
blinkyboot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f44  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  080040d4  080040d4  000140d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800432c  0800432c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800432c  0800432c  0001432c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004334  08004334  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004334  08004334  00014334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004338  08004338  00014338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800433c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  20000070  080043ac  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  080043ac  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009997  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001cb2  00000000  00000000  00029a37  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008c0  00000000  00000000  0002b6f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007d8  00000000  00000000  0002bfb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000206b1  00000000  00000000  0002c788  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007cbd  00000000  00000000  0004ce39  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c237e  00000000  00000000  00054af6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00116e74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002558  00000000  00000000  00116ef0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080040bc 	.word	0x080040bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080040bc 	.word	0x080040bc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f000 feda 	bl	800133c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f818 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 f8e8 	bl	8000760 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000590:	f000 f8bc 	bl	800070c <MX_USART3_UART_Init>
  MX_CRC_Init();
 8000594:	f000 f87c 	bl	8000690 <MX_CRC_Init>
  MX_USART2_UART_Init();
 8000598:	f000 f88e 	bl	80006b8 <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 1)
 800059c:	2101      	movs	r1, #1
 800059e:	4806      	ldr	r0, [pc, #24]	; (80005b8 <main+0x38>)
 80005a0:	f001 fe5a 	bl	8002258 <HAL_GPIO_ReadPin>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d102      	bne.n	80005b0 <main+0x30>
	  {
		  vishwaboot_jumptoApplication();
 80005aa:	f000 f98d 	bl	80008c8 <vishwaboot_jumptoApplication>
 80005ae:	e7f5      	b.n	800059c <main+0x1c>
	  }
	  else
	  {
		  vishwaboot_runBootloader();
 80005b0:	f000 f9b4 	bl	800091c <vishwaboot_runBootloader>
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 1)
 80005b4:	e7f2      	b.n	800059c <main+0x1c>
 80005b6:	bf00      	nop
 80005b8:	40020000 	.word	0x40020000

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b094      	sub	sp, #80	; 0x50
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0320 	add.w	r3, r7, #32
 80005c6:	2230      	movs	r2, #48	; 0x30
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f003 f968 	bl	80038a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	f107 030c 	add.w	r3, r7, #12
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	605a      	str	r2, [r3, #4]
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	60da      	str	r2, [r3, #12]
 80005de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e0:	2300      	movs	r3, #0
 80005e2:	60bb      	str	r3, [r7, #8]
 80005e4:	4b28      	ldr	r3, [pc, #160]	; (8000688 <SystemClock_Config+0xcc>)
 80005e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e8:	4a27      	ldr	r2, [pc, #156]	; (8000688 <SystemClock_Config+0xcc>)
 80005ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005ee:	6413      	str	r3, [r2, #64]	; 0x40
 80005f0:	4b25      	ldr	r3, [pc, #148]	; (8000688 <SystemClock_Config+0xcc>)
 80005f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	4b22      	ldr	r3, [pc, #136]	; (800068c <SystemClock_Config+0xd0>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a21      	ldr	r2, [pc, #132]	; (800068c <SystemClock_Config+0xd0>)
 8000606:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800060a:	6013      	str	r3, [r2, #0]
 800060c:	4b1f      	ldr	r3, [pc, #124]	; (800068c <SystemClock_Config+0xd0>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000618:	2301      	movs	r3, #1
 800061a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800061c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000620:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000622:	2302      	movs	r3, #2
 8000624:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000626:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800062a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800062c:	2308      	movs	r3, #8
 800062e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000630:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000634:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000636:	2302      	movs	r3, #2
 8000638:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800063a:	2307      	movs	r3, #7
 800063c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063e:	f107 0320 	add.w	r3, r7, #32
 8000642:	4618      	mov	r0, r3
 8000644:	f001 fe54 	bl	80022f0 <HAL_RCC_OscConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800064e:	f000 fcbd 	bl	8000fcc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000652:	230f      	movs	r3, #15
 8000654:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000656:	2302      	movs	r3, #2
 8000658:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065a:	2300      	movs	r3, #0
 800065c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800065e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000662:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000664:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000668:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800066a:	f107 030c 	add.w	r3, r7, #12
 800066e:	2105      	movs	r1, #5
 8000670:	4618      	mov	r0, r3
 8000672:	f002 f8ad 	bl	80027d0 <HAL_RCC_ClockConfig>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800067c:	f000 fca6 	bl	8000fcc <Error_Handler>
  }
}
 8000680:	bf00      	nop
 8000682:	3750      	adds	r7, #80	; 0x50
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	40023800 	.word	0x40023800
 800068c:	40007000 	.word	0x40007000

08000690 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <MX_CRC_Init+0x20>)
 8000696:	4a07      	ldr	r2, [pc, #28]	; (80006b4 <MX_CRC_Init+0x24>)
 8000698:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800069a:	4805      	ldr	r0, [pc, #20]	; (80006b0 <MX_CRC_Init+0x20>)
 800069c:	f000 fffb 	bl	8001696 <HAL_CRC_Init>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80006a6:	f000 fc91 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	200000e0 	.word	0x200000e0
 80006b4:	40023000 	.word	0x40023000

080006b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006bc:	4b11      	ldr	r3, [pc, #68]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006be:	4a12      	ldr	r2, [pc, #72]	; (8000708 <MX_USART2_UART_Init+0x50>)
 80006c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006c2:	4b10      	ldr	r3, [pc, #64]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006ca:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006d0:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006d6:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006dc:	4b09      	ldr	r3, [pc, #36]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006de:	220c      	movs	r2, #12
 80006e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e2:	4b08      	ldr	r3, [pc, #32]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ee:	4805      	ldr	r0, [pc, #20]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006f0:	f002 fb2e 	bl	8002d50 <HAL_UART_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006fa:	f000 fc67 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	200000e8 	.word	0x200000e8
 8000708:	40004400 	.word	0x40004400

0800070c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000710:	4b11      	ldr	r3, [pc, #68]	; (8000758 <MX_USART3_UART_Init+0x4c>)
 8000712:	4a12      	ldr	r2, [pc, #72]	; (800075c <MX_USART3_UART_Init+0x50>)
 8000714:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000716:	4b10      	ldr	r3, [pc, #64]	; (8000758 <MX_USART3_UART_Init+0x4c>)
 8000718:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800071c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800071e:	4b0e      	ldr	r3, [pc, #56]	; (8000758 <MX_USART3_UART_Init+0x4c>)
 8000720:	2200      	movs	r2, #0
 8000722:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000724:	4b0c      	ldr	r3, [pc, #48]	; (8000758 <MX_USART3_UART_Init+0x4c>)
 8000726:	2200      	movs	r2, #0
 8000728:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800072a:	4b0b      	ldr	r3, [pc, #44]	; (8000758 <MX_USART3_UART_Init+0x4c>)
 800072c:	2200      	movs	r2, #0
 800072e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000730:	4b09      	ldr	r3, [pc, #36]	; (8000758 <MX_USART3_UART_Init+0x4c>)
 8000732:	220c      	movs	r2, #12
 8000734:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000736:	4b08      	ldr	r3, [pc, #32]	; (8000758 <MX_USART3_UART_Init+0x4c>)
 8000738:	2200      	movs	r2, #0
 800073a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800073c:	4b06      	ldr	r3, [pc, #24]	; (8000758 <MX_USART3_UART_Init+0x4c>)
 800073e:	2200      	movs	r2, #0
 8000740:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000742:	4805      	ldr	r0, [pc, #20]	; (8000758 <MX_USART3_UART_Init+0x4c>)
 8000744:	f002 fb04 	bl	8002d50 <HAL_UART_Init>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800074e:	f000 fc3d 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000752:	bf00      	nop
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	200000a0 	.word	0x200000a0
 800075c:	40004800 	.word	0x40004800

08000760 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b08c      	sub	sp, #48	; 0x30
 8000764:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000766:	f107 031c 	add.w	r3, r7, #28
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	605a      	str	r2, [r3, #4]
 8000770:	609a      	str	r2, [r3, #8]
 8000772:	60da      	str	r2, [r3, #12]
 8000774:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	61bb      	str	r3, [r7, #24]
 800077a:	4b4d      	ldr	r3, [pc, #308]	; (80008b0 <MX_GPIO_Init+0x150>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	4a4c      	ldr	r2, [pc, #304]	; (80008b0 <MX_GPIO_Init+0x150>)
 8000780:	f043 0304 	orr.w	r3, r3, #4
 8000784:	6313      	str	r3, [r2, #48]	; 0x30
 8000786:	4b4a      	ldr	r3, [pc, #296]	; (80008b0 <MX_GPIO_Init+0x150>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	f003 0304 	and.w	r3, r3, #4
 800078e:	61bb      	str	r3, [r7, #24]
 8000790:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	617b      	str	r3, [r7, #20]
 8000796:	4b46      	ldr	r3, [pc, #280]	; (80008b0 <MX_GPIO_Init+0x150>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a45      	ldr	r2, [pc, #276]	; (80008b0 <MX_GPIO_Init+0x150>)
 800079c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b43      	ldr	r3, [pc, #268]	; (80008b0 <MX_GPIO_Init+0x150>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007aa:	617b      	str	r3, [r7, #20]
 80007ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	613b      	str	r3, [r7, #16]
 80007b2:	4b3f      	ldr	r3, [pc, #252]	; (80008b0 <MX_GPIO_Init+0x150>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	4a3e      	ldr	r2, [pc, #248]	; (80008b0 <MX_GPIO_Init+0x150>)
 80007b8:	f043 0301 	orr.w	r3, r3, #1
 80007bc:	6313      	str	r3, [r2, #48]	; 0x30
 80007be:	4b3c      	ldr	r3, [pc, #240]	; (80008b0 <MX_GPIO_Init+0x150>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	613b      	str	r3, [r7, #16]
 80007c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	60fb      	str	r3, [r7, #12]
 80007ce:	4b38      	ldr	r3, [pc, #224]	; (80008b0 <MX_GPIO_Init+0x150>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	4a37      	ldr	r2, [pc, #220]	; (80008b0 <MX_GPIO_Init+0x150>)
 80007d4:	f043 0302 	orr.w	r3, r3, #2
 80007d8:	6313      	str	r3, [r2, #48]	; 0x30
 80007da:	4b35      	ldr	r3, [pc, #212]	; (80008b0 <MX_GPIO_Init+0x150>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	f003 0302 	and.w	r3, r3, #2
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	60bb      	str	r3, [r7, #8]
 80007ea:	4b31      	ldr	r3, [pc, #196]	; (80008b0 <MX_GPIO_Init+0x150>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	4a30      	ldr	r2, [pc, #192]	; (80008b0 <MX_GPIO_Init+0x150>)
 80007f0:	f043 0308 	orr.w	r3, r3, #8
 80007f4:	6313      	str	r3, [r2, #48]	; 0x30
 80007f6:	4b2e      	ldr	r3, [pc, #184]	; (80008b0 <MX_GPIO_Init+0x150>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	f003 0308 	and.w	r3, r3, #8
 80007fe:	60bb      	str	r3, [r7, #8]
 8000800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	4b2a      	ldr	r3, [pc, #168]	; (80008b0 <MX_GPIO_Init+0x150>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	4a29      	ldr	r2, [pc, #164]	; (80008b0 <MX_GPIO_Init+0x150>)
 800080c:	f043 0310 	orr.w	r3, r3, #16
 8000810:	6313      	str	r3, [r2, #48]	; 0x30
 8000812:	4b27      	ldr	r3, [pc, #156]	; (80008b0 <MX_GPIO_Init+0x150>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	f003 0310 	and.w	r3, r3, #16
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800081e:	2200      	movs	r2, #0
 8000820:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000824:	4823      	ldr	r0, [pc, #140]	; (80008b4 <MX_GPIO_Init+0x154>)
 8000826:	f001 fd2f 	bl	8002288 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800082a:	2301      	movs	r3, #1
 800082c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800082e:	4b22      	ldr	r3, [pc, #136]	; (80008b8 <MX_GPIO_Init+0x158>)
 8000830:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000836:	f107 031c 	add.w	r3, r7, #28
 800083a:	4619      	mov	r1, r3
 800083c:	481f      	ldr	r0, [pc, #124]	; (80008bc <MX_GPIO_Init+0x15c>)
 800083e:	f001 fa77 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000842:	2304      	movs	r3, #4
 8000844:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000846:	2300      	movs	r3, #0
 8000848:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	2300      	movs	r3, #0
 800084c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800084e:	f107 031c 	add.w	r3, r7, #28
 8000852:	4619      	mov	r1, r3
 8000854:	481a      	ldr	r0, [pc, #104]	; (80008c0 <MX_GPIO_Init+0x160>)
 8000856:	f001 fa6b 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800085a:	f24f 0310 	movw	r3, #61456	; 0xf010
 800085e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000860:	2301      	movs	r3, #1
 8000862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000868:	2300      	movs	r3, #0
 800086a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800086c:	f107 031c 	add.w	r3, r7, #28
 8000870:	4619      	mov	r1, r3
 8000872:	4810      	ldr	r0, [pc, #64]	; (80008b4 <MX_GPIO_Init+0x154>)
 8000874:	f001 fa5c 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000878:	2320      	movs	r3, #32
 800087a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800087c:	2300      	movs	r3, #0
 800087e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000880:	2300      	movs	r3, #0
 8000882:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000884:	f107 031c 	add.w	r3, r7, #28
 8000888:	4619      	mov	r1, r3
 800088a:	480a      	ldr	r0, [pc, #40]	; (80008b4 <MX_GPIO_Init+0x154>)
 800088c:	f001 fa50 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000890:	2302      	movs	r3, #2
 8000892:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000894:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <MX_GPIO_Init+0x158>)
 8000896:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800089c:	f107 031c 	add.w	r3, r7, #28
 80008a0:	4619      	mov	r1, r3
 80008a2:	4808      	ldr	r0, [pc, #32]	; (80008c4 <MX_GPIO_Init+0x164>)
 80008a4:	f001 fa44 	bl	8001d30 <HAL_GPIO_Init>

}
 80008a8:	bf00      	nop
 80008aa:	3730      	adds	r7, #48	; 0x30
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40023800 	.word	0x40023800
 80008b4:	40020c00 	.word	0x40020c00
 80008b8:	10120000 	.word	0x10120000
 80008bc:	40020000 	.word	0x40020000
 80008c0:	40020400 	.word	0x40020400
 80008c4:	40021000 	.word	0x40021000

080008c8 <vishwaboot_jumptoApplication>:
static void printmsg(char *format,...);
uint8_t rcv_len=0;
char somedata[] = "Hello from Bootloader\r\n";
#define BL_RX_LEN  200
uint8_t bl_rx_buffer[BL_RX_LEN];
void vishwaboot_jumptoApplication(void){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af00      	add	r7, sp, #0
	void (*GotoApplResetAddress)(void);
	uint32_t msp_value;
	uint32_t resethandleradd;
	msp_value = *(volatile uint32_t*)APPL_START_ADDRESS;
 80008ce:	4b0f      	ldr	r3, [pc, #60]	; (800090c <vishwaboot_jumptoApplication+0x44>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	60fb      	str	r3, [r7, #12]
	resethandleradd =  *(volatile uint32_t*) RESET_HANDLER_ADDRESS;
 80008d4:	4b0e      	ldr	r3, [pc, #56]	; (8000910 <vishwaboot_jumptoApplication+0x48>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	60bb      	str	r3, [r7, #8]
	GotoApplResetAddress = (void*)resethandleradd;
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	607b      	str	r3, [r7, #4]
	HAL_RCC_DeInit();
 80008de:	f002 f969 	bl	8002bb4 <HAL_RCC_DeInit>
	HAL_RCC_DeInit();
 80008e2:	f002 f967 	bl	8002bb4 <HAL_RCC_DeInit>
	HAL_UART_DeInit(&huart3);
 80008e6:	480b      	ldr	r0, [pc, #44]	; (8000914 <vishwaboot_jumptoApplication+0x4c>)
 80008e8:	f002 fa7f 	bl	8002dea <HAL_UART_DeInit>
	HAL_CRC_DeInit(&hcrc);
 80008ec:	480a      	ldr	r0, [pc, #40]	; (8000918 <vishwaboot_jumptoApplication+0x50>)
 80008ee:	f000 feee 	bl	80016ce <HAL_CRC_DeInit>
	HAL_DeInit();
 80008f2:	f000 fd45 	bl	8001380 <HAL_DeInit>
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	f383 8808 	msr	MSP, r3
	__set_MSP(msp_value);
	GotoApplResetAddress();
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4798      	blx	r3
	//App_Start_Fun_Ptr();
}
 8000904:	bf00      	nop
 8000906:	3710      	adds	r7, #16
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	08008000 	.word	0x08008000
 8000910:	08008004 	.word	0x08008004
 8000914:	200000a0 	.word	0x200000a0
 8000918:	200000e0 	.word	0x200000e0

0800091c <vishwaboot_runBootloader>:

void vishwaboot_runBootloader(void){
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
//	HAL_Delay(100);
//	HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
//	HAL_GPIO_TogglePin(GPIOD, LD5_Pin);
//	HAL_Delay(100);
	HAL_GPIO_TogglePin(GPIOD, LD5_Pin);
 8000920:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000924:	4837      	ldr	r0, [pc, #220]	; (8000a04 <vishwaboot_runBootloader+0xe8>)
 8000926:	f001 fcc8 	bl	80022ba <HAL_GPIO_TogglePin>
	memset(bl_rx_buffer,0,200);
 800092a:	22c8      	movs	r2, #200	; 0xc8
 800092c:	2100      	movs	r1, #0
 800092e:	4836      	ldr	r0, [pc, #216]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 8000930:	f002 ffb6 	bl	80038a0 <memset>
	//here we will read and decode the commands coming from host
	//first read only one byte from the host , which is the "length" field of the command packet

	HAL_UART_Receive(&huart3,bl_rx_buffer,1,1000);
 8000934:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000938:	2201      	movs	r2, #1
 800093a:	4933      	ldr	r1, [pc, #204]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 800093c:	4833      	ldr	r0, [pc, #204]	; (8000a0c <vishwaboot_runBootloader+0xf0>)
 800093e:	f002 fb19 	bl	8002f74 <HAL_UART_Receive>
	rcv_len= bl_rx_buffer[0];
 8000942:	4b31      	ldr	r3, [pc, #196]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 8000944:	781a      	ldrb	r2, [r3, #0]
 8000946:	4b32      	ldr	r3, [pc, #200]	; (8000a10 <vishwaboot_runBootloader+0xf4>)
 8000948:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive(&huart3,&bl_rx_buffer[1],rcv_len,1000);
 800094a:	4b31      	ldr	r3, [pc, #196]	; (8000a10 <vishwaboot_runBootloader+0xf4>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	b29a      	uxth	r2, r3
 8000950:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000954:	492f      	ldr	r1, [pc, #188]	; (8000a14 <vishwaboot_runBootloader+0xf8>)
 8000956:	482d      	ldr	r0, [pc, #180]	; (8000a0c <vishwaboot_runBootloader+0xf0>)
 8000958:	f002 fb0c 	bl	8002f74 <HAL_UART_Receive>
	switch(bl_rx_buffer[1])
 800095c:	4b2a      	ldr	r3, [pc, #168]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 800095e:	785b      	ldrb	r3, [r3, #1]
 8000960:	3b51      	subs	r3, #81	; 0x51
 8000962:	2b0b      	cmp	r3, #11
 8000964:	d84a      	bhi.n	80009fc <vishwaboot_runBootloader+0xe0>
 8000966:	a201      	add	r2, pc, #4	; (adr r2, 800096c <vishwaboot_runBootloader+0x50>)
 8000968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800096c:	0800099d 	.word	0x0800099d
 8000970:	080009a5 	.word	0x080009a5
 8000974:	080009ad 	.word	0x080009ad
 8000978:	080009b5 	.word	0x080009b5
 800097c:	080009bd 	.word	0x080009bd
 8000980:	080009c5 	.word	0x080009c5
 8000984:	080009cd 	.word	0x080009cd
 8000988:	080009d5 	.word	0x080009d5
 800098c:	080009dd 	.word	0x080009dd
 8000990:	080009e5 	.word	0x080009e5
 8000994:	080009ed 	.word	0x080009ed
 8000998:	080009f5 	.word	0x080009f5
	{
        case BL_GET_VER:
            bootloader_handle_getver_cmd(bl_rx_buffer);
 800099c:	481a      	ldr	r0, [pc, #104]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 800099e:	f000 f83b 	bl	8000a18 <bootloader_handle_getver_cmd>
            break;
 80009a2:	e02c      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
        case BL_GET_HELP:
            bootloader_handle_gethelp_cmd(bl_rx_buffer);
 80009a4:	4818      	ldr	r0, [pc, #96]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 80009a6:	f000 f87f 	bl	8000aa8 <bootloader_handle_gethelp_cmd>
            break;
 80009aa:	e028      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
        case BL_GET_CID:
            bootloader_handle_getcid_cmd(bl_rx_buffer);
 80009ac:	4816      	ldr	r0, [pc, #88]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 80009ae:	f000 f885 	bl	8000abc <bootloader_handle_getcid_cmd>
            break;
 80009b2:	e024      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
        case BL_GET_RDP_STATUS:
            bootloader_handle_getrdp_cmd(bl_rx_buffer);
 80009b4:	4814      	ldr	r0, [pc, #80]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 80009b6:	f000 f88b 	bl	8000ad0 <bootloader_handle_getrdp_cmd>
            break;
 80009ba:	e020      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
        case BL_GO_TO_ADDR:
            bootloader_handle_go_cmd(bl_rx_buffer);
 80009bc:	4812      	ldr	r0, [pc, #72]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 80009be:	f000 f891 	bl	8000ae4 <bootloader_handle_go_cmd>
            break;
 80009c2:	e01c      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
        case BL_FLASH_ERASE:
            bootloader_handle_flash_erase_cmd(bl_rx_buffer);
 80009c4:	4810      	ldr	r0, [pc, #64]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 80009c6:	f000 f897 	bl	8000af8 <bootloader_handle_flash_erase_cmd>
            break;
 80009ca:	e018      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
        case BL_MEM_WRITE:
            bootloader_handle_mem_write_cmd(bl_rx_buffer);
 80009cc:	480e      	ldr	r0, [pc, #56]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 80009ce:	f000 f8f1 	bl	8000bb4 <bootloader_handle_mem_write_cmd>
            break;
 80009d2:	e014      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
        case BL_EN_RW_PROTECT:
            bootloader_handle_en_rw_protect(bl_rx_buffer);
 80009d4:	480c      	ldr	r0, [pc, #48]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 80009d6:	f000 f973 	bl	8000cc0 <bootloader_handle_en_rw_protect>
            break;
 80009da:	e010      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
        case BL_MEM_READ:
            bootloader_handle_mem_read(bl_rx_buffer);
 80009dc:	480a      	ldr	r0, [pc, #40]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 80009de:	f000 f979 	bl	8000cd4 <bootloader_handle_mem_read>
            break;
 80009e2:	e00c      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
        case BL_READ_SECTOR_P_STATUS:
            bootloader_handle_read_sector_protection_status(bl_rx_buffer);
 80009e4:	4808      	ldr	r0, [pc, #32]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 80009e6:	f000 f97f 	bl	8000ce8 <bootloader_handle_read_sector_protection_status>
            break;
 80009ea:	e008      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
        case BL_OTP_READ:
            bootloader_handle_read_otp(bl_rx_buffer);
 80009ec:	4806      	ldr	r0, [pc, #24]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 80009ee:	f000 f985 	bl	8000cfc <bootloader_handle_read_otp>
            break;
 80009f2:	e004      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
					case BL_DIS_R_W_PROTECT:
            bootloader_handle_dis_rw_protect(bl_rx_buffer);
 80009f4:	4804      	ldr	r0, [pc, #16]	; (8000a08 <vishwaboot_runBootloader+0xec>)
 80009f6:	f000 f98b 	bl	8000d10 <bootloader_handle_dis_rw_protect>
            break;
 80009fa:	e000      	b.n	80009fe <vishwaboot_runBootloader+0xe2>
         default:
            //printmsg("BL_DEBUG_MSG:Invalid command code received from host \n");
            break;
 80009fc:	bf00      	nop
	}

}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40020c00 	.word	0x40020c00
 8000a08:	20000128 	.word	0x20000128
 8000a0c:	200000a0 	.word	0x200000a0
 8000a10:	2000008c 	.word	0x2000008c
 8000a14:	20000129 	.word	0x20000129

08000a18 <bootloader_handle_getver_cmd>:

void  bootloader_uart_read_data(void);
void bootloader_jump_to_user_app(void);

void bootloader_handle_getver_cmd(uint8_t *bl_rx_buffer){
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
    uint8_t bl_version;

    // 1) verify the checksum
      printmsg("BL_DEBUG_MSG:bootloader_handle_getver_cmd\n");
 8000a20:	481d      	ldr	r0, [pc, #116]	; (8000a98 <bootloader_handle_getver_cmd+0x80>)
 8000a22:	f000 faad 	bl	8000f80 <printmsg>

	 //Total length of the command packet
	  uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	617b      	str	r3, [r7, #20]

	  //extract the CRC32 sent by the Host
	  uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	3b04      	subs	r3, #4
 8000a32:	687a      	ldr	r2, [r7, #4]
 8000a34:	4413      	add	r3, r2
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	613b      	str	r3, [r7, #16]

    if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	3b04      	subs	r3, #4
 8000a3e:	693a      	ldr	r2, [r7, #16]
 8000a40:	4619      	mov	r1, r3
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f000 f99a 	bl	8000d7c <bootloader_verify_crc>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d11a      	bne.n	8000a84 <bootloader_handle_getver_cmd+0x6c>
    {
        printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000a4e:	4813      	ldr	r0, [pc, #76]	; (8000a9c <bootloader_handle_getver_cmd+0x84>)
 8000a50:	f000 fa96 	bl	8000f80 <printmsg>
        // checksum is correct..
        bootloader_send_ack(bl_rx_buffer[0],1);
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	2101      	movs	r1, #1
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f000 f962 	bl	8000d24 <bootloader_send_ack>
        bl_version=get_bootloader_version();
 8000a60:	f000 f9c0 	bl	8000de4 <get_bootloader_version>
 8000a64:	4603      	mov	r3, r0
 8000a66:	73fb      	strb	r3, [r7, #15]
        printmsg("BL_DEBUG_MSG:BL_VER : %d %#x\n",bl_version,bl_version);
 8000a68:	7bfb      	ldrb	r3, [r7, #15]
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	7bfb      	ldrb	r3, [r7, #15]
 8000a6e:	461a      	mov	r2, r3
 8000a70:	480b      	ldr	r0, [pc, #44]	; (8000aa0 <bootloader_handle_getver_cmd+0x88>)
 8000a72:	f000 fa85 	bl	8000f80 <printmsg>
        bootloader_uart_write_data(&bl_version,1);
 8000a76:	f107 030f 	add.w	r3, r7, #15
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f000 f9b9 	bl	8000df4 <bootloader_uart_write_data>
    {
        printmsg("BL_DEBUG_MSG:checksum fail !!\n");
        //checksum is wrong send nack
        bootloader_send_nack();
    }
}
 8000a82:	e004      	b.n	8000a8e <bootloader_handle_getver_cmd+0x76>
        printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000a84:	4807      	ldr	r0, [pc, #28]	; (8000aa4 <bootloader_handle_getver_cmd+0x8c>)
 8000a86:	f000 fa7b 	bl	8000f80 <printmsg>
        bootloader_send_nack();
 8000a8a:	f000 f965 	bl	8000d58 <bootloader_send_nack>
}
 8000a8e:	bf00      	nop
 8000a90:	3718      	adds	r7, #24
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	080040d4 	.word	0x080040d4
 8000a9c:	08004100 	.word	0x08004100
 8000aa0:	08004124 	.word	0x08004124
 8000aa4:	08004144 	.word	0x08004144

08000aa8 <bootloader_handle_gethelp_cmd>:
void bootloader_handle_gethelp_cmd(uint8_t *pBuffer){}
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	bf00      	nop
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr

08000abc <bootloader_handle_getcid_cmd>:
void bootloader_handle_getcid_cmd(uint8_t *pBuffer){}
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
 8000ac4:	bf00      	nop
 8000ac6:	370c      	adds	r7, #12
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr

08000ad0 <bootloader_handle_getrdp_cmd>:
void bootloader_handle_getrdp_cmd(uint8_t *pBuffer){}
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	bf00      	nop
 8000ada:	370c      	adds	r7, #12
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr

08000ae4 <bootloader_handle_go_cmd>:
void bootloader_handle_go_cmd(uint8_t *pBuffer){}
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
 8000aec:	bf00      	nop
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <bootloader_handle_flash_erase_cmd>:
void bootloader_handle_flash_erase_cmd(uint8_t *pBuffer){
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b086      	sub	sp, #24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
    uint8_t erase_status = 0x00;
 8000b00:	2300      	movs	r3, #0
 8000b02:	73fb      	strb	r3, [r7, #15]
    printmsg("BL_DEBUG_MSG:bootloader_handle_flash_erase_cmd\n");
 8000b04:	4825      	ldr	r0, [pc, #148]	; (8000b9c <bootloader_handle_flash_erase_cmd+0xa4>)
 8000b06:	f000 fa3b 	bl	8000f80 <printmsg>

    //Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000b0a:	4b25      	ldr	r3, [pc, #148]	; (8000ba0 <bootloader_handle_flash_erase_cmd+0xa8>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	3b04      	subs	r3, #4
 8000b16:	4a22      	ldr	r2, [pc, #136]	; (8000ba0 <bootloader_handle_flash_erase_cmd+0xa8>)
 8000b18:	4413      	add	r3, r2
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	3b04      	subs	r3, #4
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	4619      	mov	r1, r3
 8000b26:	481e      	ldr	r0, [pc, #120]	; (8000ba0 <bootloader_handle_flash_erase_cmd+0xa8>)
 8000b28:	f000 f928 	bl	8000d7c <bootloader_verify_crc>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d12b      	bne.n	8000b8a <bootloader_handle_flash_erase_cmd+0x92>
	{
        printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000b32:	481c      	ldr	r0, [pc, #112]	; (8000ba4 <bootloader_handle_flash_erase_cmd+0xac>)
 8000b34:	f000 fa24 	bl	8000f80 <printmsg>
        bootloader_send_ack(pBuffer[0],1);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f000 f8f0 	bl	8000d24 <bootloader_send_ack>
        printmsg("BL_DEBUG_MSG:initial_sector : %d  no_ofsectors: %d\n",pBuffer[2],pBuffer[3]);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	3302      	adds	r3, #2
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	3303      	adds	r3, #3
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	461a      	mov	r2, r3
 8000b54:	4814      	ldr	r0, [pc, #80]	; (8000ba8 <bootloader_handle_flash_erase_cmd+0xb0>)
 8000b56:	f000 fa13 	bl	8000f80 <printmsg>

//        HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,1);
        erase_status = execute_flash_erase(pBuffer[2] , pBuffer[3]);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	3302      	adds	r3, #2
 8000b5e:	781a      	ldrb	r2, [r3, #0]
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	3303      	adds	r3, #3
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	4619      	mov	r1, r3
 8000b68:	4610      	mov	r0, r2
 8000b6a:	f000 f995 	bl	8000e98 <execute_flash_erase>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	73fb      	strb	r3, [r7, #15]
//        HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,0);

        printmsg("BL_DEBUG_MSG: flash erase status: %#x\n",erase_status);
 8000b72:	7bfb      	ldrb	r3, [r7, #15]
 8000b74:	4619      	mov	r1, r3
 8000b76:	480d      	ldr	r0, [pc, #52]	; (8000bac <bootloader_handle_flash_erase_cmd+0xb4>)
 8000b78:	f000 fa02 	bl	8000f80 <printmsg>

        bootloader_uart_write_data(&erase_status,1);
 8000b7c:	f107 030f 	add.w	r3, r7, #15
 8000b80:	2101      	movs	r1, #1
 8000b82:	4618      	mov	r0, r3
 8000b84:	f000 f936 	bl	8000df4 <bootloader_uart_write_data>
	}else
	{
        printmsg("BL_DEBUG_MSG:checksum fail !!\n");
        bootloader_send_nack();
	}
}
 8000b88:	e004      	b.n	8000b94 <bootloader_handle_flash_erase_cmd+0x9c>
        printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000b8a:	4809      	ldr	r0, [pc, #36]	; (8000bb0 <bootloader_handle_flash_erase_cmd+0xb8>)
 8000b8c:	f000 f9f8 	bl	8000f80 <printmsg>
        bootloader_send_nack();
 8000b90:	f000 f8e2 	bl	8000d58 <bootloader_send_nack>
}
 8000b94:	bf00      	nop
 8000b96:	3718      	adds	r7, #24
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	08004164 	.word	0x08004164
 8000ba0:	20000128 	.word	0x20000128
 8000ba4:	08004100 	.word	0x08004100
 8000ba8:	08004194 	.word	0x08004194
 8000bac:	080041c8 	.word	0x080041c8
 8000bb0:	08004144 	.word	0x08004144

08000bb4 <bootloader_handle_mem_write_cmd>:
uint32_t write_request_counter = 0;
void bootloader_handle_mem_write_cmd(uint8_t *pBuffer){
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b088      	sub	sp, #32
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
	uint8_t addr_valid = ADDR_VALID;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	77fb      	strb	r3, [r7, #31]
	uint8_t write_status = 0x00;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	73fb      	strb	r3, [r7, #15]
	uint8_t chksum =0, len=0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	77bb      	strb	r3, [r7, #30]
 8000bc8:	2300      	movs	r3, #0
 8000bca:	777b      	strb	r3, [r7, #29]
	len = pBuffer[0];
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	777b      	strb	r3, [r7, #29]
	uint8_t payload_len = pBuffer[6];
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	799b      	ldrb	r3, [r3, #6]
 8000bd6:	773b      	strb	r3, [r7, #28]

	uint32_t mem_address = *((uint32_t *) ( &pBuffer[2]) );
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000bde:	61bb      	str	r3, [r7, #24]

	chksum = pBuffer[len];
 8000be0:	7f7b      	ldrb	r3, [r7, #29]
 8000be2:	687a      	ldr	r2, [r7, #4]
 8000be4:	4413      	add	r3, r2
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	77bb      	strb	r3, [r7, #30]

    printmsg("BL_DEBUG_MSG:bootloader_handle_mem_write_cmd\n\r");
 8000bea:	482d      	ldr	r0, [pc, #180]	; (8000ca0 <bootloader_handle_mem_write_cmd+0xec>)
 8000bec:	f000 f9c8 	bl	8000f80 <printmsg>
    write_request_counter++;
 8000bf0:	4b2c      	ldr	r3, [pc, #176]	; (8000ca4 <bootloader_handle_mem_write_cmd+0xf0>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	4a2b      	ldr	r2, [pc, #172]	; (8000ca4 <bootloader_handle_mem_write_cmd+0xf0>)
 8000bf8:	6013      	str	r3, [r2, #0]
    //Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000bfa:	4b2b      	ldr	r3, [pc, #172]	; (8000ca8 <bootloader_handle_mem_write_cmd+0xf4>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	3b04      	subs	r3, #4
 8000c06:	4a28      	ldr	r2, [pc, #160]	; (8000ca8 <bootloader_handle_mem_write_cmd+0xf4>)
 8000c08:	4413      	add	r3, r2
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	613b      	str	r3, [r7, #16]


	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	3b04      	subs	r3, #4
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	4619      	mov	r1, r3
 8000c16:	4824      	ldr	r0, [pc, #144]	; (8000ca8 <bootloader_handle_mem_write_cmd+0xf4>)
 8000c18:	f000 f8b0 	bl	8000d7c <bootloader_verify_crc>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d135      	bne.n	8000c8e <bootloader_handle_mem_write_cmd+0xda>
	{
        printmsg("BL_DEBUG_MSG:checksum success !!\n\r");
 8000c22:	4822      	ldr	r0, [pc, #136]	; (8000cac <bootloader_handle_mem_write_cmd+0xf8>)
 8000c24:	f000 f9ac 	bl	8000f80 <printmsg>

        HAL_Delay(500);
 8000c28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c2c:	f000 fc2c 	bl	8001488 <HAL_Delay>
        bootloader_send_ack(pBuffer[0],1);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2101      	movs	r1, #1
 8000c36:	4618      	mov	r0, r3
 8000c38:	f000 f874 	bl	8000d24 <bootloader_send_ack>

        printmsg("BL_DEBUG_MSG: mem write address : %#x\n\r",mem_address);
 8000c3c:	69b9      	ldr	r1, [r7, #24]
 8000c3e:	481c      	ldr	r0, [pc, #112]	; (8000cb0 <bootloader_handle_mem_write_cmd+0xfc>)
 8000c40:	f000 f99e 	bl	8000f80 <printmsg>

		if( verify_address(mem_address) == ADDR_VALID )
 8000c44:	69b8      	ldr	r0, [r7, #24]
 8000c46:	f000 f8e9 	bl	8000e1c <verify_address>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d112      	bne.n	8000c76 <bootloader_handle_mem_write_cmd+0xc2>
		{

            printmsg("BL_DEBUG_MSG: valid mem write address\n\r");
 8000c50:	4818      	ldr	r0, [pc, #96]	; (8000cb4 <bootloader_handle_mem_write_cmd+0x100>)
 8000c52:	f000 f995 	bl	8000f80 <printmsg>

            //glow the led to indicate bootloader is currently writing to memory
//            HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);

            //execute mem write
            write_status = execute_mem_write(&pBuffer[7],mem_address, payload_len);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	3307      	adds	r3, #7
 8000c5a:	7f3a      	ldrb	r2, [r7, #28]
 8000c5c:	69b9      	ldr	r1, [r7, #24]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 f961 	bl	8000f26 <execute_mem_write>
 8000c64:	4603      	mov	r3, r0
 8000c66:	73fb      	strb	r3, [r7, #15]

            //turn off the led to indicate memory write is over
//            HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

            //inform host about the status
            bootloader_uart_write_data(&write_status,1);
 8000c68:	f107 030f 	add.w	r3, r7, #15
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f000 f8c0 	bl	8000df4 <bootloader_uart_write_data>
	}else
	{
        printmsg("BL_DEBUG_MSG:checksum fail !!\n\r");
        bootloader_send_nack();
	}
}
 8000c74:	e010      	b.n	8000c98 <bootloader_handle_mem_write_cmd+0xe4>
            printmsg("BL_DEBUG_MSG: invalid mem write address\n\r");
 8000c76:	4810      	ldr	r0, [pc, #64]	; (8000cb8 <bootloader_handle_mem_write_cmd+0x104>)
 8000c78:	f000 f982 	bl	8000f80 <printmsg>
            write_status = ADDR_INVALID;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	73fb      	strb	r3, [r7, #15]
            bootloader_uart_write_data(&write_status,1);
 8000c80:	f107 030f 	add.w	r3, r7, #15
 8000c84:	2101      	movs	r1, #1
 8000c86:	4618      	mov	r0, r3
 8000c88:	f000 f8b4 	bl	8000df4 <bootloader_uart_write_data>
}
 8000c8c:	e004      	b.n	8000c98 <bootloader_handle_mem_write_cmd+0xe4>
        printmsg("BL_DEBUG_MSG:checksum fail !!\n\r");
 8000c8e:	480b      	ldr	r0, [pc, #44]	; (8000cbc <bootloader_handle_mem_write_cmd+0x108>)
 8000c90:	f000 f976 	bl	8000f80 <printmsg>
        bootloader_send_nack();
 8000c94:	f000 f860 	bl	8000d58 <bootloader_send_nack>
}
 8000c98:	bf00      	nop
 8000c9a:	3720      	adds	r7, #32
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	080041f0 	.word	0x080041f0
 8000ca4:	20000090 	.word	0x20000090
 8000ca8:	20000128 	.word	0x20000128
 8000cac:	08004220 	.word	0x08004220
 8000cb0:	08004244 	.word	0x08004244
 8000cb4:	0800426c 	.word	0x0800426c
 8000cb8:	08004294 	.word	0x08004294
 8000cbc:	080042c0 	.word	0x080042c0

08000cc0 <bootloader_handle_en_rw_protect>:
void bootloader_handle_en_rw_protect(uint8_t *pBuffer){}
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <bootloader_handle_mem_read>:
void bootloader_handle_mem_read (uint8_t *pBuffer){}
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	bf00      	nop
 8000cde:	370c      	adds	r7, #12
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <bootloader_handle_read_sector_protection_status>:
void bootloader_handle_read_sector_protection_status(uint8_t *pBuffer){}
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <bootloader_handle_read_otp>:
void bootloader_handle_read_otp(uint8_t *pBuffer){}
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	bf00      	nop
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <bootloader_handle_dis_rw_protect>:
void bootloader_handle_dis_rw_protect(uint8_t *pBuffer){}
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	bf00      	nop
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <bootloader_send_ack>:

void bootloader_send_ack(uint8_t command_code, uint8_t follow_len){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	460a      	mov	r2, r1
 8000d2e:	71fb      	strb	r3, [r7, #7]
 8000d30:	4613      	mov	r3, r2
 8000d32:	71bb      	strb	r3, [r7, #6]
	 //here we send 2 byte.. first byte is ack and the second byte is len value
	uint8_t ack_buf[2];
	ack_buf[0] = BL_ACK;
 8000d34:	23a5      	movs	r3, #165	; 0xa5
 8000d36:	733b      	strb	r3, [r7, #12]
	ack_buf[1] = follow_len;
 8000d38:	79bb      	ldrb	r3, [r7, #6]
 8000d3a:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(C_UART,ack_buf,2,HAL_MAX_DELAY);
 8000d3c:	f107 010c 	add.w	r1, r7, #12
 8000d40:	f04f 33ff 	mov.w	r3, #4294967295
 8000d44:	2202      	movs	r2, #2
 8000d46:	4803      	ldr	r0, [pc, #12]	; (8000d54 <bootloader_send_ack+0x30>)
 8000d48:	f002 f87b 	bl	8002e42 <HAL_UART_Transmit>
}
 8000d4c:	bf00      	nop
 8000d4e:	3710      	adds	r7, #16
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	200000a0 	.word	0x200000a0

08000d58 <bootloader_send_nack>:
void bootloader_send_nack(void){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
	uint8_t nack = BL_NACK;
 8000d5e:	237f      	movs	r3, #127	; 0x7f
 8000d60:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(C_UART,&nack,1,HAL_MAX_DELAY);
 8000d62:	1df9      	adds	r1, r7, #7
 8000d64:	f04f 33ff 	mov.w	r3, #4294967295
 8000d68:	2201      	movs	r2, #1
 8000d6a:	4803      	ldr	r0, [pc, #12]	; (8000d78 <bootloader_send_nack+0x20>)
 8000d6c:	f002 f869 	bl	8002e42 <HAL_UART_Transmit>
}
 8000d70:	bf00      	nop
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	200000a0 	.word	0x200000a0

08000d7c <bootloader_verify_crc>:

uint8_t bootloader_verify_crc (uint8_t *pData, uint32_t len,uint32_t crc_host){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b088      	sub	sp, #32
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
    uint32_t uwCRCValue=0xff;
 8000d88:	23ff      	movs	r3, #255	; 0xff
 8000d8a:	61fb      	str	r3, [r7, #28]

    for (uint32_t i=0 ; i < len ; i++)
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	61bb      	str	r3, [r7, #24]
 8000d90:	e00f      	b.n	8000db2 <bootloader_verify_crc+0x36>
	{
        uint32_t i_data = pData[i];
 8000d92:	68fa      	ldr	r2, [r7, #12]
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	4413      	add	r3, r2
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	617b      	str	r3, [r7, #20]
        uwCRCValue = HAL_CRC_Accumulate(&hcrc, &i_data, 1);
 8000d9c:	f107 0314 	add.w	r3, r7, #20
 8000da0:	2201      	movs	r2, #1
 8000da2:	4619      	mov	r1, r3
 8000da4:	480e      	ldr	r0, [pc, #56]	; (8000de0 <bootloader_verify_crc+0x64>)
 8000da6:	f000 fcc2 	bl	800172e <HAL_CRC_Accumulate>
 8000daa:	61f8      	str	r0, [r7, #28]
    for (uint32_t i=0 ; i < len ; i++)
 8000dac:	69bb      	ldr	r3, [r7, #24]
 8000dae:	3301      	adds	r3, #1
 8000db0:	61bb      	str	r3, [r7, #24]
 8000db2:	69ba      	ldr	r2, [r7, #24]
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	429a      	cmp	r2, r3
 8000db8:	d3eb      	bcc.n	8000d92 <bootloader_verify_crc+0x16>
	}

	 /* Reset CRC Calculation Unit */
  __HAL_CRC_DR_RESET(&hcrc);
 8000dba:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <bootloader_verify_crc+0x64>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	689a      	ldr	r2, [r3, #8]
 8000dc0:	4b07      	ldr	r3, [pc, #28]	; (8000de0 <bootloader_verify_crc+0x64>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f042 0201 	orr.w	r2, r2, #1
 8000dc8:	609a      	str	r2, [r3, #8]

	if( uwCRCValue == crc_host)
 8000dca:	69fa      	ldr	r2, [r7, #28]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d101      	bne.n	8000dd6 <bootloader_verify_crc+0x5a>
	{
		return VERIFY_CRC_SUCCESS;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e000      	b.n	8000dd8 <bootloader_verify_crc+0x5c>
	}

	return VERIFY_CRC_FAIL;
 8000dd6:	2301      	movs	r3, #1
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3720      	adds	r7, #32
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	200000e0 	.word	0x200000e0

08000de4 <get_bootloader_version>:
uint8_t get_bootloader_version(void){
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
	return (uint8_t)BL_VERSION;
 8000de8:	2310      	movs	r3, #16
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr

08000df4 <bootloader_uart_write_data>:
void bootloader_uart_write_data(uint8_t *pBuffer,uint32_t len){
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	6039      	str	r1, [r7, #0]
    /*you can replace the below ST's USART driver API call with your MCUs driver API call */
	HAL_UART_Transmit(C_UART,pBuffer,len,HAL_MAX_DELAY);
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295
 8000e06:	6879      	ldr	r1, [r7, #4]
 8000e08:	4803      	ldr	r0, [pc, #12]	; (8000e18 <bootloader_uart_write_data+0x24>)
 8000e0a:	f002 f81a 	bl	8002e42 <HAL_UART_Transmit>
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	200000a0 	.word	0x200000a0

08000e1c <verify_address>:

uint16_t get_mcu_chip_id(void){}
uint8_t get_flash_rdp_level(void){}
uint8_t verify_address(uint32_t go_address){
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
	//can we jump to backup sram memory ? yes
	//can we jump to peripheral memory ? its possible , but dont allow. so no
	//can we jump to external memory ? yes.

//incomplete -poorly written .. optimize it
	if ( go_address >= SRAM1_BASE && go_address <= SRAM1_END)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000e2a:	d305      	bcc.n	8000e38 <verify_address+0x1c>
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	4a15      	ldr	r2, [pc, #84]	; (8000e84 <verify_address+0x68>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d801      	bhi.n	8000e38 <verify_address+0x1c>
	{
		return ADDR_VALID;
 8000e34:	2300      	movs	r3, #0
 8000e36:	e01e      	b.n	8000e76 <verify_address+0x5a>
	}
	else if ( go_address >= SRAM2_BASE && go_address <= SRAM2_END)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	4a13      	ldr	r2, [pc, #76]	; (8000e88 <verify_address+0x6c>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d905      	bls.n	8000e4c <verify_address+0x30>
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4a12      	ldr	r2, [pc, #72]	; (8000e8c <verify_address+0x70>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d801      	bhi.n	8000e4c <verify_address+0x30>
	{
		return ADDR_VALID;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	e014      	b.n	8000e76 <verify_address+0x5a>
	}
	else if ( go_address >= FLASH_BASE && go_address <= FLASH_END)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000e52:	d305      	bcc.n	8000e60 <verify_address+0x44>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 8000e5a:	d201      	bcs.n	8000e60 <verify_address+0x44>
	{
		return ADDR_VALID;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	e00a      	b.n	8000e76 <verify_address+0x5a>
	}
	else if ( go_address >= BKPSRAM_BASE && go_address <= BKPSRAM_END)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	4a0b      	ldr	r2, [pc, #44]	; (8000e90 <verify_address+0x74>)
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d905      	bls.n	8000e74 <verify_address+0x58>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	4a0a      	ldr	r2, [pc, #40]	; (8000e94 <verify_address+0x78>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d801      	bhi.n	8000e74 <verify_address+0x58>
	{
		return ADDR_VALID;
 8000e70:	2300      	movs	r3, #0
 8000e72:	e000      	b.n	8000e76 <verify_address+0x5a>
	}
	else
		return ADDR_INVALID;
 8000e74:	2301      	movs	r3, #1
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	2001c000 	.word	0x2001c000
 8000e88:	2001bfff 	.word	0x2001bfff
 8000e8c:	20020000 	.word	0x20020000
 8000e90:	40023fff 	.word	0x40023fff
 8000e94:	40025000 	.word	0x40025000

08000e98 <execute_flash_erase>:
uint8_t execute_flash_erase(uint8_t sector_number , uint8_t number_of_sector){
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	; 0x28
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	460a      	mov	r2, r1
 8000ea2:	71fb      	strb	r3, [r7, #7]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	71bb      	strb	r3, [r7, #6]
	FLASH_EraseInitTypeDef flashErase_handle;
	uint32_t sectorError;
	HAL_StatusTypeDef status;


	if( number_of_sector > 8 )
 8000ea8:	79bb      	ldrb	r3, [r7, #6]
 8000eaa:	2b08      	cmp	r3, #8
 8000eac:	d901      	bls.n	8000eb2 <execute_flash_erase+0x1a>
		return INVALID_SECTOR;
 8000eae:	2304      	movs	r3, #4
 8000eb0:	e035      	b.n	8000f1e <execute_flash_erase+0x86>

	if( (sector_number == 0xff ) || (sector_number <= 7) )
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	2bff      	cmp	r3, #255	; 0xff
 8000eb6:	d002      	beq.n	8000ebe <execute_flash_erase+0x26>
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	2b07      	cmp	r3, #7
 8000ebc:	d82e      	bhi.n	8000f1c <execute_flash_erase+0x84>
	{
		if(sector_number == (uint8_t) 0xff)
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	2bff      	cmp	r3, #255	; 0xff
 8000ec2:	d102      	bne.n	8000eca <execute_flash_erase+0x32>
		{
			flashErase_handle.TypeErase = FLASH_TYPEERASE_MASSERASE;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	e012      	b.n	8000ef0 <execute_flash_erase+0x58>
		}else
		{
		    /*Here we are just calculating how many sectors needs to erased */
			uint8_t remanining_sector = 8 - sector_number;
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	f1c3 0308 	rsb	r3, r3, #8
 8000ed0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if( number_of_sector > remanining_sector)
 8000ed4:	79ba      	ldrb	r2, [r7, #6]
 8000ed6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d902      	bls.n	8000ee4 <execute_flash_erase+0x4c>
            {
            	number_of_sector = remanining_sector;
 8000ede:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ee2:	71bb      	strb	r3, [r7, #6]
            }
			flashErase_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	613b      	str	r3, [r7, #16]
			flashErase_handle.Sector = sector_number; // this is the initial sector
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	61bb      	str	r3, [r7, #24]
			flashErase_handle.NbSectors = number_of_sector;
 8000eec:	79bb      	ldrb	r3, [r7, #6]
 8000eee:	61fb      	str	r3, [r7, #28]
		}
		flashErase_handle.Banks = FLASH_BANK_1;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	617b      	str	r3, [r7, #20]

		/*Get access to touch the flash registers */
		HAL_FLASH_Unlock();
 8000ef4:	f000 fc9a 	bl	800182c <HAL_FLASH_Unlock>
		flashErase_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3;  // our mcu will work on this voltage range
 8000ef8:	2302      	movs	r3, #2
 8000efa:	623b      	str	r3, [r7, #32]
		status = (uint8_t) HAL_FLASHEx_Erase(&flashErase_handle, &sectorError);
 8000efc:	f107 020c 	add.w	r2, r7, #12
 8000f00:	f107 0310 	add.w	r3, r7, #16
 8000f04:	4611      	mov	r1, r2
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 fdf0 	bl	8001aec <HAL_FLASHEx_Erase>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		HAL_FLASH_Lock();
 8000f12:	f000 fcad 	bl	8001870 <HAL_FLASH_Lock>

		return status;
 8000f16:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f1a:	e000      	b.n	8000f1e <execute_flash_erase+0x86>
	}


	return INVALID_SECTOR;
 8000f1c:	2304      	movs	r3, #4
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3728      	adds	r7, #40	; 0x28
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <execute_mem_write>:
/*This function writes the contents of pBuffer to  "mem_address" byte by byte */
//Note1 : Currently this function supports writing to Flash only .
//Note2 : This functions does not check whether "mem_address" is a valid address of the flash range.
uint8_t execute_mem_write(uint8_t *pBuffer, uint32_t mem_address, uint32_t len){
 8000f26:	b590      	push	{r4, r7, lr}
 8000f28:	b087      	sub	sp, #28
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	60f8      	str	r0, [r7, #12]
 8000f2e:	60b9      	str	r1, [r7, #8]
 8000f30:	607a      	str	r2, [r7, #4]
    uint8_t status=HAL_OK;
 8000f32:	2300      	movs	r3, #0
 8000f34:	75fb      	strb	r3, [r7, #23]

    //We have to unlock flash module to get control of registers
    HAL_FLASH_Unlock();
 8000f36:	f000 fc79 	bl	800182c <HAL_FLASH_Unlock>

    for(uint32_t i = 0 ; i <len ; i++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	613b      	str	r3, [r7, #16]
 8000f3e:	e013      	b.n	8000f68 <execute_mem_write+0x42>
    {
        //Here we program the flash byte by byte
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,mem_address+i,pBuffer[i] );
 8000f40:	68ba      	ldr	r2, [r7, #8]
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	18d1      	adds	r1, r2, r3
 8000f46:	68fa      	ldr	r2, [r7, #12]
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	f04f 0400 	mov.w	r4, #0
 8000f54:	461a      	mov	r2, r3
 8000f56:	4623      	mov	r3, r4
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f000 fc13 	bl	8001784 <HAL_FLASH_Program>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	75fb      	strb	r3, [r7, #23]
    for(uint32_t i = 0 ; i <len ; i++)
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	3301      	adds	r3, #1
 8000f66:	613b      	str	r3, [r7, #16]
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d3e7      	bcc.n	8000f40 <execute_mem_write+0x1a>
    }

    HAL_FLASH_Lock();
 8000f70:	f000 fc7e 	bl	8001870 <HAL_FLASH_Lock>

    return status;
 8000f74:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	371c      	adds	r7, #28
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd90      	pop	{r4, r7, pc}
	...

08000f80 <printmsg>:

uint16_t read_OB_rw_protection_status(void){}

/* prints formatted string to console over UART */
static void printmsg(char *format,...)
 {
 8000f80:	b40f      	push	{r0, r1, r2, r3}
 8000f82:	b580      	push	{r7, lr}
 8000f84:	b096      	sub	sp, #88	; 0x58
 8000f86:	af00      	add	r7, sp, #0
#ifndef BL_DEBUG_MSG_EN
	char str[80];

	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 8000f88:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000f8c:	607b      	str	r3, [r7, #4]
	vsprintf(str, format,args);
 8000f8e:	f107 0308 	add.w	r3, r7, #8
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000f96:	4618      	mov	r0, r3
 8000f98:	f002 fca0 	bl	80038dc <vsiprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)str, strlen(str),HAL_MAX_DELAY);
 8000f9c:	f107 0308 	add.w	r3, r7, #8
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff f915 	bl	80001d0 <strlen>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	b29a      	uxth	r2, r3
 8000faa:	f107 0108 	add.w	r1, r7, #8
 8000fae:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb2:	4805      	ldr	r0, [pc, #20]	; (8000fc8 <printmsg+0x48>)
 8000fb4:	f001 ff45 	bl	8002e42 <HAL_UART_Transmit>
	va_end(args);
#endif
 }
 8000fb8:	bf00      	nop
 8000fba:	3758      	adds	r7, #88	; 0x58
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fc2:	b004      	add	sp, #16
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	200000e8 	.word	0x200000e8

08000fcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000fd0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fd2:	e7fe      	b.n	8000fd2 <Error_Handler+0x6>

08000fd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	607b      	str	r3, [r7, #4]
 8000fde:	4b10      	ldr	r3, [pc, #64]	; (8001020 <HAL_MspInit+0x4c>)
 8000fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fe2:	4a0f      	ldr	r2, [pc, #60]	; (8001020 <HAL_MspInit+0x4c>)
 8000fe4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fe8:	6453      	str	r3, [r2, #68]	; 0x44
 8000fea:	4b0d      	ldr	r3, [pc, #52]	; (8001020 <HAL_MspInit+0x4c>)
 8000fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	603b      	str	r3, [r7, #0]
 8000ffa:	4b09      	ldr	r3, [pc, #36]	; (8001020 <HAL_MspInit+0x4c>)
 8000ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffe:	4a08      	ldr	r2, [pc, #32]	; (8001020 <HAL_MspInit+0x4c>)
 8001000:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001004:	6413      	str	r3, [r2, #64]	; 0x40
 8001006:	4b06      	ldr	r3, [pc, #24]	; (8001020 <HAL_MspInit+0x4c>)
 8001008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800100e:	603b      	str	r3, [r7, #0]
 8001010:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001012:	2007      	movs	r0, #7
 8001014:	f000 fb0c 	bl	8001630 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40023800 	.word	0x40023800

08001024 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a0b      	ldr	r2, [pc, #44]	; (8001060 <HAL_CRC_MspInit+0x3c>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d10d      	bne.n	8001052 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <HAL_CRC_MspInit+0x40>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	4a09      	ldr	r2, [pc, #36]	; (8001064 <HAL_CRC_MspInit+0x40>)
 8001040:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001044:	6313      	str	r3, [r2, #48]	; 0x30
 8001046:	4b07      	ldr	r3, [pc, #28]	; (8001064 <HAL_CRC_MspInit+0x40>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001052:	bf00      	nop
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40023000 	.word	0x40023000
 8001064:	40023800 	.word	0x40023800

08001068 <HAL_CRC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a07      	ldr	r2, [pc, #28]	; (8001094 <HAL_CRC_MspDeInit+0x2c>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d105      	bne.n	8001086 <HAL_CRC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN CRC_MspDeInit 0 */

  /* USER CODE END CRC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CRC_CLK_DISABLE();
 800107a:	4b07      	ldr	r3, [pc, #28]	; (8001098 <HAL_CRC_MspDeInit+0x30>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	4a06      	ldr	r2, [pc, #24]	; (8001098 <HAL_CRC_MspDeInit+0x30>)
 8001080:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001084:	6313      	str	r3, [r2, #48]	; 0x30
  /* USER CODE BEGIN CRC_MspDeInit 1 */

  /* USER CODE END CRC_MspDeInit 1 */
  }

}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	40023000 	.word	0x40023000
 8001098:	40023800 	.word	0x40023800

0800109c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b08c      	sub	sp, #48	; 0x30
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	f107 031c 	add.w	r3, r7, #28
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a32      	ldr	r2, [pc, #200]	; (8001184 <HAL_UART_MspInit+0xe8>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d12c      	bne.n	8001118 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	61bb      	str	r3, [r7, #24]
 80010c2:	4b31      	ldr	r3, [pc, #196]	; (8001188 <HAL_UART_MspInit+0xec>)
 80010c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c6:	4a30      	ldr	r2, [pc, #192]	; (8001188 <HAL_UART_MspInit+0xec>)
 80010c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010cc:	6413      	str	r3, [r2, #64]	; 0x40
 80010ce:	4b2e      	ldr	r3, [pc, #184]	; (8001188 <HAL_UART_MspInit+0xec>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d6:	61bb      	str	r3, [r7, #24]
 80010d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
 80010de:	4b2a      	ldr	r3, [pc, #168]	; (8001188 <HAL_UART_MspInit+0xec>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	4a29      	ldr	r2, [pc, #164]	; (8001188 <HAL_UART_MspInit+0xec>)
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ea:	4b27      	ldr	r3, [pc, #156]	; (8001188 <HAL_UART_MspInit+0xec>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	617b      	str	r3, [r7, #20]
 80010f4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010f6:	230c      	movs	r3, #12
 80010f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fa:	2302      	movs	r3, #2
 80010fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001102:	2303      	movs	r3, #3
 8001104:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001106:	2307      	movs	r3, #7
 8001108:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110a:	f107 031c 	add.w	r3, r7, #28
 800110e:	4619      	mov	r1, r3
 8001110:	481e      	ldr	r0, [pc, #120]	; (800118c <HAL_UART_MspInit+0xf0>)
 8001112:	f000 fe0d 	bl	8001d30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001116:	e031      	b.n	800117c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a1c      	ldr	r2, [pc, #112]	; (8001190 <HAL_UART_MspInit+0xf4>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d12c      	bne.n	800117c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
 8001126:	4b18      	ldr	r3, [pc, #96]	; (8001188 <HAL_UART_MspInit+0xec>)
 8001128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112a:	4a17      	ldr	r2, [pc, #92]	; (8001188 <HAL_UART_MspInit+0xec>)
 800112c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001130:	6413      	str	r3, [r2, #64]	; 0x40
 8001132:	4b15      	ldr	r3, [pc, #84]	; (8001188 <HAL_UART_MspInit+0xec>)
 8001134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001136:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800113a:	613b      	str	r3, [r7, #16]
 800113c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	4b11      	ldr	r3, [pc, #68]	; (8001188 <HAL_UART_MspInit+0xec>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	4a10      	ldr	r2, [pc, #64]	; (8001188 <HAL_UART_MspInit+0xec>)
 8001148:	f043 0302 	orr.w	r3, r3, #2
 800114c:	6313      	str	r3, [r2, #48]	; 0x30
 800114e:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <HAL_UART_MspInit+0xec>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	f003 0302 	and.w	r3, r3, #2
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800115a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800115e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001160:	2302      	movs	r3, #2
 8001162:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001168:	2303      	movs	r3, #3
 800116a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800116c:	2307      	movs	r3, #7
 800116e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001170:	f107 031c 	add.w	r3, r7, #28
 8001174:	4619      	mov	r1, r3
 8001176:	4807      	ldr	r0, [pc, #28]	; (8001194 <HAL_UART_MspInit+0xf8>)
 8001178:	f000 fdda 	bl	8001d30 <HAL_GPIO_Init>
}
 800117c:	bf00      	nop
 800117e:	3730      	adds	r7, #48	; 0x30
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40004400 	.word	0x40004400
 8001188:	40023800 	.word	0x40023800
 800118c:	40020000 	.word	0x40020000
 8001190:	40004800 	.word	0x40004800
 8001194:	40020400 	.word	0x40020400

08001198 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a10      	ldr	r2, [pc, #64]	; (80011e8 <HAL_UART_MspDeInit+0x50>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d10a      	bne.n	80011c0 <HAL_UART_MspDeInit+0x28>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80011aa:	4b10      	ldr	r3, [pc, #64]	; (80011ec <HAL_UART_MspDeInit+0x54>)
 80011ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ae:	4a0f      	ldr	r2, [pc, #60]	; (80011ec <HAL_UART_MspDeInit+0x54>)
 80011b0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80011b4:	6413      	str	r3, [r2, #64]	; 0x40

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80011b6:	210c      	movs	r1, #12
 80011b8:	480d      	ldr	r0, [pc, #52]	; (80011f0 <HAL_UART_MspDeInit+0x58>)
 80011ba:	f000 ff53 	bl	8002064 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 80011be:	e00f      	b.n	80011e0 <HAL_UART_MspDeInit+0x48>
  else if(huart->Instance==USART3)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a0b      	ldr	r2, [pc, #44]	; (80011f4 <HAL_UART_MspDeInit+0x5c>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d10a      	bne.n	80011e0 <HAL_UART_MspDeInit+0x48>
    __HAL_RCC_USART3_CLK_DISABLE();
 80011ca:	4b08      	ldr	r3, [pc, #32]	; (80011ec <HAL_UART_MspDeInit+0x54>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ce:	4a07      	ldr	r2, [pc, #28]	; (80011ec <HAL_UART_MspDeInit+0x54>)
 80011d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011d4:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 80011d6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80011da:	4807      	ldr	r0, [pc, #28]	; (80011f8 <HAL_UART_MspDeInit+0x60>)
 80011dc:	f000 ff42 	bl	8002064 <HAL_GPIO_DeInit>
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40004400 	.word	0x40004400
 80011ec:	40023800 	.word	0x40023800
 80011f0:	40020000 	.word	0x40020000
 80011f4:	40004800 	.word	0x40004800
 80011f8:	40020400 	.word	0x40020400

080011fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001200:	e7fe      	b.n	8001200 <NMI_Handler+0x4>

08001202 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001202:	b480      	push	{r7}
 8001204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001206:	e7fe      	b.n	8001206 <HardFault_Handler+0x4>

08001208 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800120c:	e7fe      	b.n	800120c <MemManage_Handler+0x4>

0800120e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800120e:	b480      	push	{r7}
 8001210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001212:	e7fe      	b.n	8001212 <BusFault_Handler+0x4>

08001214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001218:	e7fe      	b.n	8001218 <UsageFault_Handler+0x4>

0800121a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800121a:	b480      	push	{r7}
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001248:	f000 f8fe 	bl	8001448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}

08001250 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001258:	4a14      	ldr	r2, [pc, #80]	; (80012ac <_sbrk+0x5c>)
 800125a:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <_sbrk+0x60>)
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001264:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <_sbrk+0x64>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d102      	bne.n	8001272 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <_sbrk+0x64>)
 800126e:	4a12      	ldr	r2, [pc, #72]	; (80012b8 <_sbrk+0x68>)
 8001270:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001272:	4b10      	ldr	r3, [pc, #64]	; (80012b4 <_sbrk+0x64>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4413      	add	r3, r2
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	429a      	cmp	r2, r3
 800127e:	d207      	bcs.n	8001290 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001280:	f002 fae4 	bl	800384c <__errno>
 8001284:	4602      	mov	r2, r0
 8001286:	230c      	movs	r3, #12
 8001288:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800128a:	f04f 33ff 	mov.w	r3, #4294967295
 800128e:	e009      	b.n	80012a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001290:	4b08      	ldr	r3, [pc, #32]	; (80012b4 <_sbrk+0x64>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001296:	4b07      	ldr	r3, [pc, #28]	; (80012b4 <_sbrk+0x64>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4413      	add	r3, r2
 800129e:	4a05      	ldr	r2, [pc, #20]	; (80012b4 <_sbrk+0x64>)
 80012a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012a2:	68fb      	ldr	r3, [r7, #12]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20020000 	.word	0x20020000
 80012b0:	00000400 	.word	0x00000400
 80012b4:	20000094 	.word	0x20000094
 80012b8:	20000218 	.word	0x20000218

080012bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012c0:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <SystemInit+0x28>)
 80012c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012c6:	4a07      	ldr	r2, [pc, #28]	; (80012e4 <SystemInit+0x28>)
 80012c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012d0:	4b04      	ldr	r3, [pc, #16]	; (80012e4 <SystemInit+0x28>)
 80012d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012d6:	609a      	str	r2, [r3, #8]
#endif
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80012e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001320 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80012ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80012ee:	e003      	b.n	80012f8 <LoopCopyDataInit>

080012f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80012f0:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80012f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80012f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80012f6:	3104      	adds	r1, #4

080012f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80012f8:	480b      	ldr	r0, [pc, #44]	; (8001328 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80012fa:	4b0c      	ldr	r3, [pc, #48]	; (800132c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80012fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80012fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001300:	d3f6      	bcc.n	80012f0 <CopyDataInit>
  ldr  r2, =_sbss
 8001302:	4a0b      	ldr	r2, [pc, #44]	; (8001330 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001304:	e002      	b.n	800130c <LoopFillZerobss>

08001306 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001306:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001308:	f842 3b04 	str.w	r3, [r2], #4

0800130c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800130c:	4b09      	ldr	r3, [pc, #36]	; (8001334 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800130e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001310:	d3f9      	bcc.n	8001306 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001312:	f7ff ffd3 	bl	80012bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001316:	f002 fa9f 	bl	8003858 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800131a:	f7ff f931 	bl	8000580 <main>
  bx  lr    
 800131e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001320:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001324:	0800433c 	.word	0x0800433c
  ldr  r0, =_sdata
 8001328:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800132c:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001330:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001334:	20000218 	.word	0x20000218

08001338 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001338:	e7fe      	b.n	8001338 <ADC_IRQHandler>
	...

0800133c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001340:	4b0e      	ldr	r3, [pc, #56]	; (800137c <HAL_Init+0x40>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a0d      	ldr	r2, [pc, #52]	; (800137c <HAL_Init+0x40>)
 8001346:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800134a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800134c:	4b0b      	ldr	r3, [pc, #44]	; (800137c <HAL_Init+0x40>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a0a      	ldr	r2, [pc, #40]	; (800137c <HAL_Init+0x40>)
 8001352:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001356:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001358:	4b08      	ldr	r3, [pc, #32]	; (800137c <HAL_Init+0x40>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a07      	ldr	r2, [pc, #28]	; (800137c <HAL_Init+0x40>)
 800135e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001362:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001364:	2003      	movs	r0, #3
 8001366:	f000 f963 	bl	8001630 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800136a:	2000      	movs	r0, #0
 800136c:	f000 f83c 	bl	80013e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001370:	f7ff fe30 	bl	8000fd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40023c00 	.word	0x40023c00

08001380 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001384:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <HAL_DeInit+0x54>)
 8001386:	f04f 32ff 	mov.w	r2, #4294967295
 800138a:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 800138c:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <HAL_DeInit+0x54>)
 800138e:	2200      	movs	r2, #0
 8001390:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8001392:	4b10      	ldr	r3, [pc, #64]	; (80013d4 <HAL_DeInit+0x54>)
 8001394:	f04f 32ff 	mov.w	r2, #4294967295
 8001398:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800139a:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <HAL_DeInit+0x54>)
 800139c:	2200      	movs	r2, #0
 800139e:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 80013a0:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <HAL_DeInit+0x54>)
 80013a2:	f04f 32ff 	mov.w	r2, #4294967295
 80013a6:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80013a8:	4b0a      	ldr	r3, [pc, #40]	; (80013d4 <HAL_DeInit+0x54>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80013ae:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <HAL_DeInit+0x54>)
 80013b0:	f04f 32ff 	mov.w	r2, #4294967295
 80013b4:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80013b6:	4b07      	ldr	r3, [pc, #28]	; (80013d4 <HAL_DeInit+0x54>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80013bc:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <HAL_DeInit+0x54>)
 80013be:	f04f 32ff 	mov.w	r2, #4294967295
 80013c2:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80013c4:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <HAL_DeInit+0x54>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80013ca:	f000 f805 	bl	80013d8 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 80013ce:	2300      	movs	r3, #0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	40023800 	.word	0x40023800

080013d8 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
	...

080013e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013f0:	4b12      	ldr	r3, [pc, #72]	; (800143c <HAL_InitTick+0x54>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	4b12      	ldr	r3, [pc, #72]	; (8001440 <HAL_InitTick+0x58>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	4619      	mov	r1, r3
 80013fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001402:	fbb2 f3f3 	udiv	r3, r2, r3
 8001406:	4618      	mov	r0, r3
 8001408:	f000 f939 	bl	800167e <HAL_SYSTICK_Config>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e00e      	b.n	8001434 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2b0f      	cmp	r3, #15
 800141a:	d80a      	bhi.n	8001432 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800141c:	2200      	movs	r2, #0
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	f04f 30ff 	mov.w	r0, #4294967295
 8001424:	f000 f90f 	bl	8001646 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001428:	4a06      	ldr	r2, [pc, #24]	; (8001444 <HAL_InitTick+0x5c>)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	e000      	b.n	8001434 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
}
 8001434:	4618      	mov	r0, r3
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000000 	.word	0x20000000
 8001440:	20000008 	.word	0x20000008
 8001444:	20000004 	.word	0x20000004

08001448 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800144c:	4b06      	ldr	r3, [pc, #24]	; (8001468 <HAL_IncTick+0x20>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	461a      	mov	r2, r3
 8001452:	4b06      	ldr	r3, [pc, #24]	; (800146c <HAL_IncTick+0x24>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4413      	add	r3, r2
 8001458:	4a04      	ldr	r2, [pc, #16]	; (800146c <HAL_IncTick+0x24>)
 800145a:	6013      	str	r3, [r2, #0]
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	20000008 	.word	0x20000008
 800146c:	200001f0 	.word	0x200001f0

08001470 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  return uwTick;
 8001474:	4b03      	ldr	r3, [pc, #12]	; (8001484 <HAL_GetTick+0x14>)
 8001476:	681b      	ldr	r3, [r3, #0]
}
 8001478:	4618      	mov	r0, r3
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	200001f0 	.word	0x200001f0

08001488 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001490:	f7ff ffee 	bl	8001470 <HAL_GetTick>
 8001494:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014a0:	d005      	beq.n	80014ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014a2:	4b09      	ldr	r3, [pc, #36]	; (80014c8 <HAL_Delay+0x40>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	461a      	mov	r2, r3
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4413      	add	r3, r2
 80014ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014ae:	bf00      	nop
 80014b0:	f7ff ffde 	bl	8001470 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	68fa      	ldr	r2, [r7, #12]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d8f7      	bhi.n	80014b0 <HAL_Delay+0x28>
  {
  }
}
 80014c0:	bf00      	nop
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000008 	.word	0x20000008

080014cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f003 0307 	and.w	r3, r3, #7
 80014da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014dc:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <__NVIC_SetPriorityGrouping+0x44>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014e2:	68ba      	ldr	r2, [r7, #8]
 80014e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014e8:	4013      	ands	r3, r2
 80014ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014fe:	4a04      	ldr	r2, [pc, #16]	; (8001510 <__NVIC_SetPriorityGrouping+0x44>)
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	60d3      	str	r3, [r2, #12]
}
 8001504:	bf00      	nop
 8001506:	3714      	adds	r7, #20
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001518:	4b04      	ldr	r3, [pc, #16]	; (800152c <__NVIC_GetPriorityGrouping+0x18>)
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	0a1b      	lsrs	r3, r3, #8
 800151e:	f003 0307 	and.w	r3, r3, #7
}
 8001522:	4618      	mov	r0, r3
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	e000ed00 	.word	0xe000ed00

08001530 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	6039      	str	r1, [r7, #0]
 800153a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800153c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001540:	2b00      	cmp	r3, #0
 8001542:	db0a      	blt.n	800155a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	b2da      	uxtb	r2, r3
 8001548:	490c      	ldr	r1, [pc, #48]	; (800157c <__NVIC_SetPriority+0x4c>)
 800154a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154e:	0112      	lsls	r2, r2, #4
 8001550:	b2d2      	uxtb	r2, r2
 8001552:	440b      	add	r3, r1
 8001554:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001558:	e00a      	b.n	8001570 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	b2da      	uxtb	r2, r3
 800155e:	4908      	ldr	r1, [pc, #32]	; (8001580 <__NVIC_SetPriority+0x50>)
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	f003 030f 	and.w	r3, r3, #15
 8001566:	3b04      	subs	r3, #4
 8001568:	0112      	lsls	r2, r2, #4
 800156a:	b2d2      	uxtb	r2, r2
 800156c:	440b      	add	r3, r1
 800156e:	761a      	strb	r2, [r3, #24]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	e000e100 	.word	0xe000e100
 8001580:	e000ed00 	.word	0xe000ed00

08001584 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001584:	b480      	push	{r7}
 8001586:	b089      	sub	sp, #36	; 0x24
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f003 0307 	and.w	r3, r3, #7
 8001596:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	f1c3 0307 	rsb	r3, r3, #7
 800159e:	2b04      	cmp	r3, #4
 80015a0:	bf28      	it	cs
 80015a2:	2304      	movcs	r3, #4
 80015a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	3304      	adds	r3, #4
 80015aa:	2b06      	cmp	r3, #6
 80015ac:	d902      	bls.n	80015b4 <NVIC_EncodePriority+0x30>
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	3b03      	subs	r3, #3
 80015b2:	e000      	b.n	80015b6 <NVIC_EncodePriority+0x32>
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b8:	f04f 32ff 	mov.w	r2, #4294967295
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	43da      	mvns	r2, r3
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	401a      	ands	r2, r3
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015cc:	f04f 31ff 	mov.w	r1, #4294967295
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	fa01 f303 	lsl.w	r3, r1, r3
 80015d6:	43d9      	mvns	r1, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015dc:	4313      	orrs	r3, r2
         );
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3724      	adds	r7, #36	; 0x24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
	...

080015ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015fc:	d301      	bcc.n	8001602 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015fe:	2301      	movs	r3, #1
 8001600:	e00f      	b.n	8001622 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001602:	4a0a      	ldr	r2, [pc, #40]	; (800162c <SysTick_Config+0x40>)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3b01      	subs	r3, #1
 8001608:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800160a:	210f      	movs	r1, #15
 800160c:	f04f 30ff 	mov.w	r0, #4294967295
 8001610:	f7ff ff8e 	bl	8001530 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001614:	4b05      	ldr	r3, [pc, #20]	; (800162c <SysTick_Config+0x40>)
 8001616:	2200      	movs	r2, #0
 8001618:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800161a:	4b04      	ldr	r3, [pc, #16]	; (800162c <SysTick_Config+0x40>)
 800161c:	2207      	movs	r2, #7
 800161e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	e000e010 	.word	0xe000e010

08001630 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff ff47 	bl	80014cc <__NVIC_SetPriorityGrouping>
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001646:	b580      	push	{r7, lr}
 8001648:	b086      	sub	sp, #24
 800164a:	af00      	add	r7, sp, #0
 800164c:	4603      	mov	r3, r0
 800164e:	60b9      	str	r1, [r7, #8]
 8001650:	607a      	str	r2, [r7, #4]
 8001652:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001658:	f7ff ff5c 	bl	8001514 <__NVIC_GetPriorityGrouping>
 800165c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	68b9      	ldr	r1, [r7, #8]
 8001662:	6978      	ldr	r0, [r7, #20]
 8001664:	f7ff ff8e 	bl	8001584 <NVIC_EncodePriority>
 8001668:	4602      	mov	r2, r0
 800166a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166e:	4611      	mov	r1, r2
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff ff5d 	bl	8001530 <__NVIC_SetPriority>
}
 8001676:	bf00      	nop
 8001678:	3718      	adds	r7, #24
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b082      	sub	sp, #8
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f7ff ffb0 	bl	80015ec <SysTick_Config>
 800168c:	4603      	mov	r3, r0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b082      	sub	sp, #8
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d101      	bne.n	80016a8 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e00e      	b.n	80016c6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	795b      	ldrb	r3, [r3, #5]
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d105      	bne.n	80016be <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f7ff fcb3 	bl	8001024 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2201      	movs	r2, #1
 80016c2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_CRC_DeInit>:
  * @brief  DeInitialize the CRC peripheral.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b082      	sub	sp, #8
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d101      	bne.n	80016e0 <HAL_CRC_DeInit+0x12>
  {
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e022      	b.n	8001726 <HAL_CRC_DeInit+0x58>

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  /* Check the CRC peripheral state */
  if (hcrc->State == HAL_CRC_STATE_BUSY)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	795b      	ldrb	r3, [r3, #5]
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d101      	bne.n	80016ee <HAL_CRC_DeInit+0x20>
  {
    return HAL_BUSY;
 80016ea:	2302      	movs	r3, #2
 80016ec:	e01b      	b.n	8001726 <HAL_CRC_DeInit+0x58>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2202      	movs	r2, #2
 80016f2:	715a      	strb	r2, [r3, #5]

  /* Reset CRC calculation unit */
  __HAL_CRC_DR_RESET(hcrc);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	689a      	ldr	r2, [r3, #8]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f042 0201 	orr.w	r2, r2, #1
 8001702:	609a      	str	r2, [r3, #8]

  /* Reset IDR register content */
  CLEAR_BIT(hcrc->Instance->IDR, CRC_IDR_IDR);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	791b      	ldrb	r3, [r3, #4]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2200      	movs	r2, #0
 8001710:	711a      	strb	r2, [r3, #4]

  /* DeInit the low level hardware */
  HAL_CRC_MspDeInit(hcrc);
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f7ff fca8 	bl	8001068 <HAL_CRC_MspDeInit>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_RESET;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	715a      	strb	r2, [r3, #5]

  /* Process unlocked */
  __HAL_UNLOCK(hcrc);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800172e:	b480      	push	{r7}
 8001730:	b087      	sub	sp, #28
 8001732:	af00      	add	r7, sp, #0
 8001734:	60f8      	str	r0, [r7, #12]
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800173a:	2300      	movs	r3, #0
 800173c:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2202      	movs	r2, #2
 8001742:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]
 8001748:	e00a      	b.n	8001760 <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	441a      	add	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	6812      	ldr	r2, [r2, #0]
 8001758:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	3301      	adds	r3, #1
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	697a      	ldr	r2, [r7, #20]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	429a      	cmp	r2, r3
 8001766:	d3f0      	bcc.n	800174a <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	2201      	movs	r2, #1
 8001774:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8001776:	693b      	ldr	r3, [r7, #16]
}
 8001778:	4618      	mov	r0, r3
 800177a:	371c      	adds	r7, #28
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001796:	4b23      	ldr	r3, [pc, #140]	; (8001824 <HAL_FLASH_Program+0xa0>)
 8001798:	7e1b      	ldrb	r3, [r3, #24]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d101      	bne.n	80017a2 <HAL_FLASH_Program+0x1e>
 800179e:	2302      	movs	r3, #2
 80017a0:	e03b      	b.n	800181a <HAL_FLASH_Program+0x96>
 80017a2:	4b20      	ldr	r3, [pc, #128]	; (8001824 <HAL_FLASH_Program+0xa0>)
 80017a4:	2201      	movs	r2, #1
 80017a6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017ac:	f000 f870 	bl	8001890 <FLASH_WaitForLastOperation>
 80017b0:	4603      	mov	r3, r0
 80017b2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80017b4:	7dfb      	ldrb	r3, [r7, #23]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d12b      	bne.n	8001812 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d105      	bne.n	80017cc <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80017c0:	783b      	ldrb	r3, [r7, #0]
 80017c2:	4619      	mov	r1, r3
 80017c4:	68b8      	ldr	r0, [r7, #8]
 80017c6:	f000 f919 	bl	80019fc <FLASH_Program_Byte>
 80017ca:	e016      	b.n	80017fa <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d105      	bne.n	80017de <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80017d2:	883b      	ldrh	r3, [r7, #0]
 80017d4:	4619      	mov	r1, r3
 80017d6:	68b8      	ldr	r0, [r7, #8]
 80017d8:	f000 f8ec 	bl	80019b4 <FLASH_Program_HalfWord>
 80017dc:	e00d      	b.n	80017fa <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d105      	bne.n	80017f0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	4619      	mov	r1, r3
 80017e8:	68b8      	ldr	r0, [r7, #8]
 80017ea:	f000 f8c1 	bl	8001970 <FLASH_Program_Word>
 80017ee:	e004      	b.n	80017fa <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80017f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80017f4:	68b8      	ldr	r0, [r7, #8]
 80017f6:	f000 f88b 	bl	8001910 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017fa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017fe:	f000 f847 	bl	8001890 <FLASH_WaitForLastOperation>
 8001802:	4603      	mov	r3, r0
 8001804:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001806:	4b08      	ldr	r3, [pc, #32]	; (8001828 <HAL_FLASH_Program+0xa4>)
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	4a07      	ldr	r2, [pc, #28]	; (8001828 <HAL_FLASH_Program+0xa4>)
 800180c:	f023 0301 	bic.w	r3, r3, #1
 8001810:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001812:	4b04      	ldr	r3, [pc, #16]	; (8001824 <HAL_FLASH_Program+0xa0>)
 8001814:	2200      	movs	r2, #0
 8001816:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001818:	7dfb      	ldrb	r3, [r7, #23]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	200001f4 	.word	0x200001f4
 8001828:	40023c00 	.word	0x40023c00

0800182c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001832:	2300      	movs	r3, #0
 8001834:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001836:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <HAL_FLASH_Unlock+0x38>)
 8001838:	691b      	ldr	r3, [r3, #16]
 800183a:	2b00      	cmp	r3, #0
 800183c:	da0b      	bge.n	8001856 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <HAL_FLASH_Unlock+0x38>)
 8001840:	4a09      	ldr	r2, [pc, #36]	; (8001868 <HAL_FLASH_Unlock+0x3c>)
 8001842:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001844:	4b07      	ldr	r3, [pc, #28]	; (8001864 <HAL_FLASH_Unlock+0x38>)
 8001846:	4a09      	ldr	r2, [pc, #36]	; (800186c <HAL_FLASH_Unlock+0x40>)
 8001848:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800184a:	4b06      	ldr	r3, [pc, #24]	; (8001864 <HAL_FLASH_Unlock+0x38>)
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	2b00      	cmp	r3, #0
 8001850:	da01      	bge.n	8001856 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001856:	79fb      	ldrb	r3, [r7, #7]
}
 8001858:	4618      	mov	r0, r3
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	40023c00 	.word	0x40023c00
 8001868:	45670123 	.word	0x45670123
 800186c:	cdef89ab 	.word	0xcdef89ab

08001870 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001874:	4b05      	ldr	r3, [pc, #20]	; (800188c <HAL_FLASH_Lock+0x1c>)
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	4a04      	ldr	r2, [pc, #16]	; (800188c <HAL_FLASH_Lock+0x1c>)
 800187a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800187e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	40023c00 	.word	0x40023c00

08001890 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001898:	2300      	movs	r3, #0
 800189a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800189c:	4b1a      	ldr	r3, [pc, #104]	; (8001908 <FLASH_WaitForLastOperation+0x78>)
 800189e:	2200      	movs	r2, #0
 80018a0:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80018a2:	f7ff fde5 	bl	8001470 <HAL_GetTick>
 80018a6:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80018a8:	e010      	b.n	80018cc <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018b0:	d00c      	beq.n	80018cc <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d007      	beq.n	80018c8 <FLASH_WaitForLastOperation+0x38>
 80018b8:	f7ff fdda 	bl	8001470 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d201      	bcs.n	80018cc <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80018c8:	2303      	movs	r3, #3
 80018ca:	e019      	b.n	8001900 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80018cc:	4b0f      	ldr	r3, [pc, #60]	; (800190c <FLASH_WaitForLastOperation+0x7c>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d1e8      	bne.n	80018aa <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <FLASH_WaitForLastOperation+0x7c>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	f003 0301 	and.w	r3, r3, #1
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d002      	beq.n	80018ea <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80018e4:	4b09      	ldr	r3, [pc, #36]	; (800190c <FLASH_WaitForLastOperation+0x7c>)
 80018e6:	2201      	movs	r2, #1
 80018e8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80018ea:	4b08      	ldr	r3, [pc, #32]	; (800190c <FLASH_WaitForLastOperation+0x7c>)
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d003      	beq.n	80018fe <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80018f6:	f000 f8a3 	bl	8001a40 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e000      	b.n	8001900 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80018fe:	2300      	movs	r3, #0
  
}  
 8001900:	4618      	mov	r0, r3
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	200001f4 	.word	0x200001f4
 800190c:	40023c00 	.word	0x40023c00

08001910 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001910:	b490      	push	{r4, r7}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800191c:	4b13      	ldr	r3, [pc, #76]	; (800196c <FLASH_Program_DoubleWord+0x5c>)
 800191e:	691b      	ldr	r3, [r3, #16]
 8001920:	4a12      	ldr	r2, [pc, #72]	; (800196c <FLASH_Program_DoubleWord+0x5c>)
 8001922:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001926:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001928:	4b10      	ldr	r3, [pc, #64]	; (800196c <FLASH_Program_DoubleWord+0x5c>)
 800192a:	691b      	ldr	r3, [r3, #16]
 800192c:	4a0f      	ldr	r2, [pc, #60]	; (800196c <FLASH_Program_DoubleWord+0x5c>)
 800192e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001932:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001934:	4b0d      	ldr	r3, [pc, #52]	; (800196c <FLASH_Program_DoubleWord+0x5c>)
 8001936:	691b      	ldr	r3, [r3, #16]
 8001938:	4a0c      	ldr	r2, [pc, #48]	; (800196c <FLASH_Program_DoubleWord+0x5c>)
 800193a:	f043 0301 	orr.w	r3, r3, #1
 800193e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001946:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800194a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800194e:	f04f 0300 	mov.w	r3, #0
 8001952:	f04f 0400 	mov.w	r4, #0
 8001956:	0013      	movs	r3, r2
 8001958:	2400      	movs	r4, #0
 800195a:	68fa      	ldr	r2, [r7, #12]
 800195c:	3204      	adds	r2, #4
 800195e:	6013      	str	r3, [r2, #0]
}
 8001960:	bf00      	nop
 8001962:	3710      	adds	r7, #16
 8001964:	46bd      	mov	sp, r7
 8001966:	bc90      	pop	{r4, r7}
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	40023c00 	.word	0x40023c00

08001970 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800197a:	4b0d      	ldr	r3, [pc, #52]	; (80019b0 <FLASH_Program_Word+0x40>)
 800197c:	691b      	ldr	r3, [r3, #16]
 800197e:	4a0c      	ldr	r2, [pc, #48]	; (80019b0 <FLASH_Program_Word+0x40>)
 8001980:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001984:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001986:	4b0a      	ldr	r3, [pc, #40]	; (80019b0 <FLASH_Program_Word+0x40>)
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	4a09      	ldr	r2, [pc, #36]	; (80019b0 <FLASH_Program_Word+0x40>)
 800198c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001990:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001992:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <FLASH_Program_Word+0x40>)
 8001994:	691b      	ldr	r3, [r3, #16]
 8001996:	4a06      	ldr	r2, [pc, #24]	; (80019b0 <FLASH_Program_Word+0x40>)
 8001998:	f043 0301 	orr.w	r3, r3, #1
 800199c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	683a      	ldr	r2, [r7, #0]
 80019a2:	601a      	str	r2, [r3, #0]
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	40023c00 	.word	0x40023c00

080019b4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	460b      	mov	r3, r1
 80019be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80019c0:	4b0d      	ldr	r3, [pc, #52]	; (80019f8 <FLASH_Program_HalfWord+0x44>)
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	4a0c      	ldr	r2, [pc, #48]	; (80019f8 <FLASH_Program_HalfWord+0x44>)
 80019c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80019cc:	4b0a      	ldr	r3, [pc, #40]	; (80019f8 <FLASH_Program_HalfWord+0x44>)
 80019ce:	691b      	ldr	r3, [r3, #16]
 80019d0:	4a09      	ldr	r2, [pc, #36]	; (80019f8 <FLASH_Program_HalfWord+0x44>)
 80019d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80019d8:	4b07      	ldr	r3, [pc, #28]	; (80019f8 <FLASH_Program_HalfWord+0x44>)
 80019da:	691b      	ldr	r3, [r3, #16]
 80019dc:	4a06      	ldr	r2, [pc, #24]	; (80019f8 <FLASH_Program_HalfWord+0x44>)
 80019de:	f043 0301 	orr.w	r3, r3, #1
 80019e2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	887a      	ldrh	r2, [r7, #2]
 80019e8:	801a      	strh	r2, [r3, #0]
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40023c00 	.word	0x40023c00

080019fc <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	460b      	mov	r3, r1
 8001a06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001a08:	4b0c      	ldr	r3, [pc, #48]	; (8001a3c <FLASH_Program_Byte+0x40>)
 8001a0a:	691b      	ldr	r3, [r3, #16]
 8001a0c:	4a0b      	ldr	r2, [pc, #44]	; (8001a3c <FLASH_Program_Byte+0x40>)
 8001a0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001a14:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <FLASH_Program_Byte+0x40>)
 8001a16:	4a09      	ldr	r2, [pc, #36]	; (8001a3c <FLASH_Program_Byte+0x40>)
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001a1c:	4b07      	ldr	r3, [pc, #28]	; (8001a3c <FLASH_Program_Byte+0x40>)
 8001a1e:	691b      	ldr	r3, [r3, #16]
 8001a20:	4a06      	ldr	r2, [pc, #24]	; (8001a3c <FLASH_Program_Byte+0x40>)
 8001a22:	f043 0301 	orr.w	r3, r3, #1
 8001a26:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	78fa      	ldrb	r2, [r7, #3]
 8001a2c:	701a      	strb	r2, [r3, #0]
}
 8001a2e:	bf00      	nop
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	40023c00 	.word	0x40023c00

08001a40 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001a44:	4b27      	ldr	r3, [pc, #156]	; (8001ae4 <FLASH_SetErrorCode+0xa4>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	f003 0310 	and.w	r3, r3, #16
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d008      	beq.n	8001a62 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001a50:	4b25      	ldr	r3, [pc, #148]	; (8001ae8 <FLASH_SetErrorCode+0xa8>)
 8001a52:	69db      	ldr	r3, [r3, #28]
 8001a54:	f043 0310 	orr.w	r3, r3, #16
 8001a58:	4a23      	ldr	r2, [pc, #140]	; (8001ae8 <FLASH_SetErrorCode+0xa8>)
 8001a5a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001a5c:	4b21      	ldr	r3, [pc, #132]	; (8001ae4 <FLASH_SetErrorCode+0xa4>)
 8001a5e:	2210      	movs	r2, #16
 8001a60:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001a62:	4b20      	ldr	r3, [pc, #128]	; (8001ae4 <FLASH_SetErrorCode+0xa4>)
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	f003 0320 	and.w	r3, r3, #32
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d008      	beq.n	8001a80 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001a6e:	4b1e      	ldr	r3, [pc, #120]	; (8001ae8 <FLASH_SetErrorCode+0xa8>)
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	f043 0308 	orr.w	r3, r3, #8
 8001a76:	4a1c      	ldr	r2, [pc, #112]	; (8001ae8 <FLASH_SetErrorCode+0xa8>)
 8001a78:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ae4 <FLASH_SetErrorCode+0xa4>)
 8001a7c:	2220      	movs	r2, #32
 8001a7e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001a80:	4b18      	ldr	r3, [pc, #96]	; (8001ae4 <FLASH_SetErrorCode+0xa4>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d008      	beq.n	8001a9e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001a8c:	4b16      	ldr	r3, [pc, #88]	; (8001ae8 <FLASH_SetErrorCode+0xa8>)
 8001a8e:	69db      	ldr	r3, [r3, #28]
 8001a90:	f043 0304 	orr.w	r3, r3, #4
 8001a94:	4a14      	ldr	r2, [pc, #80]	; (8001ae8 <FLASH_SetErrorCode+0xa8>)
 8001a96:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001a98:	4b12      	ldr	r3, [pc, #72]	; (8001ae4 <FLASH_SetErrorCode+0xa4>)
 8001a9a:	2240      	movs	r2, #64	; 0x40
 8001a9c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001a9e:	4b11      	ldr	r3, [pc, #68]	; (8001ae4 <FLASH_SetErrorCode+0xa4>)
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d008      	beq.n	8001abc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001aaa:	4b0f      	ldr	r3, [pc, #60]	; (8001ae8 <FLASH_SetErrorCode+0xa8>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	f043 0302 	orr.w	r3, r3, #2
 8001ab2:	4a0d      	ldr	r2, [pc, #52]	; (8001ae8 <FLASH_SetErrorCode+0xa8>)
 8001ab4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001ab6:	4b0b      	ldr	r3, [pc, #44]	; (8001ae4 <FLASH_SetErrorCode+0xa4>)
 8001ab8:	2280      	movs	r2, #128	; 0x80
 8001aba:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001abc:	4b09      	ldr	r3, [pc, #36]	; (8001ae4 <FLASH_SetErrorCode+0xa4>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	f003 0302 	and.w	r3, r3, #2
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d008      	beq.n	8001ada <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001ac8:	4b07      	ldr	r3, [pc, #28]	; (8001ae8 <FLASH_SetErrorCode+0xa8>)
 8001aca:	69db      	ldr	r3, [r3, #28]
 8001acc:	f043 0320 	orr.w	r3, r3, #32
 8001ad0:	4a05      	ldr	r2, [pc, #20]	; (8001ae8 <FLASH_SetErrorCode+0xa8>)
 8001ad2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001ad4:	4b03      	ldr	r3, [pc, #12]	; (8001ae4 <FLASH_SetErrorCode+0xa4>)
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	60da      	str	r2, [r3, #12]
  }
}
 8001ada:	bf00      	nop
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	40023c00 	.word	0x40023c00
 8001ae8:	200001f4 	.word	0x200001f4

08001aec <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001afe:	4b31      	ldr	r3, [pc, #196]	; (8001bc4 <HAL_FLASHEx_Erase+0xd8>)
 8001b00:	7e1b      	ldrb	r3, [r3, #24]
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d101      	bne.n	8001b0a <HAL_FLASHEx_Erase+0x1e>
 8001b06:	2302      	movs	r3, #2
 8001b08:	e058      	b.n	8001bbc <HAL_FLASHEx_Erase+0xd0>
 8001b0a:	4b2e      	ldr	r3, [pc, #184]	; (8001bc4 <HAL_FLASHEx_Erase+0xd8>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b10:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b14:	f7ff febc 	bl	8001890 <FLASH_WaitForLastOperation>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d148      	bne.n	8001bb4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	f04f 32ff 	mov.w	r2, #4294967295
 8001b28:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d115      	bne.n	8001b5e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	691b      	ldr	r3, [r3, #16]
 8001b36:	b2da      	uxtb	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4610      	mov	r0, r2
 8001b40:	f000 f844 	bl	8001bcc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b44:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b48:	f7ff fea2 	bl	8001890 <FLASH_WaitForLastOperation>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001b50:	4b1d      	ldr	r3, [pc, #116]	; (8001bc8 <HAL_FLASHEx_Erase+0xdc>)
 8001b52:	691b      	ldr	r3, [r3, #16]
 8001b54:	4a1c      	ldr	r2, [pc, #112]	; (8001bc8 <HAL_FLASHEx_Erase+0xdc>)
 8001b56:	f023 0304 	bic.w	r3, r3, #4
 8001b5a:	6113      	str	r3, [r2, #16]
 8001b5c:	e028      	b.n	8001bb0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	60bb      	str	r3, [r7, #8]
 8001b64:	e01c      	b.n	8001ba0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	68b8      	ldr	r0, [r7, #8]
 8001b70:	f000 f850 	bl	8001c14 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b74:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b78:	f7ff fe8a 	bl	8001890 <FLASH_WaitForLastOperation>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001b80:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <HAL_FLASHEx_Erase+0xdc>)
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	4a10      	ldr	r2, [pc, #64]	; (8001bc8 <HAL_FLASHEx_Erase+0xdc>)
 8001b86:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8001b8a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001b8c:	7bfb      	ldrb	r3, [r7, #15]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d003      	beq.n	8001b9a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	68ba      	ldr	r2, [r7, #8]
 8001b96:	601a      	str	r2, [r3, #0]
          break;
 8001b98:	e00a      	b.n	8001bb0 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	60bb      	str	r3, [r7, #8]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	68da      	ldr	r2, [r3, #12]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	4413      	add	r3, r2
 8001baa:	68ba      	ldr	r2, [r7, #8]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d3da      	bcc.n	8001b66 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8001bb0:	f000 f878 	bl	8001ca4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001bb4:	4b03      	ldr	r3, [pc, #12]	; (8001bc4 <HAL_FLASHEx_Erase+0xd8>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	761a      	strb	r2, [r3, #24]

  return status;
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3710      	adds	r7, #16
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	200001f4 	.word	0x200001f4
 8001bc8:	40023c00 	.word	0x40023c00

08001bcc <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	6039      	str	r1, [r7, #0]
 8001bd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001bd8:	4b0d      	ldr	r3, [pc, #52]	; (8001c10 <FLASH_MassErase+0x44>)
 8001bda:	691b      	ldr	r3, [r3, #16]
 8001bdc:	4a0c      	ldr	r2, [pc, #48]	; (8001c10 <FLASH_MassErase+0x44>)
 8001bde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001be2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001be4:	4b0a      	ldr	r3, [pc, #40]	; (8001c10 <FLASH_MassErase+0x44>)
 8001be6:	691b      	ldr	r3, [r3, #16]
 8001be8:	4a09      	ldr	r2, [pc, #36]	; (8001c10 <FLASH_MassErase+0x44>)
 8001bea:	f043 0304 	orr.w	r3, r3, #4
 8001bee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8001bf0:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <FLASH_MassErase+0x44>)
 8001bf2:	691a      	ldr	r2, [r3, #16]
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	021b      	lsls	r3, r3, #8
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	4a05      	ldr	r2, [pc, #20]	; (8001c10 <FLASH_MassErase+0x44>)
 8001bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c00:	6113      	str	r3, [r2, #16]
}
 8001c02:	bf00      	nop
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	40023c00 	.word	0x40023c00

08001c14 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001c24:	78fb      	ldrb	r3, [r7, #3]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d102      	bne.n	8001c30 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60fb      	str	r3, [r7, #12]
 8001c2e:	e010      	b.n	8001c52 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d103      	bne.n	8001c3e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001c36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	e009      	b.n	8001c52 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001c3e:	78fb      	ldrb	r3, [r7, #3]
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d103      	bne.n	8001c4c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001c44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	e002      	b.n	8001c52 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001c4c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c50:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c52:	4b13      	ldr	r3, [pc, #76]	; (8001ca0 <FLASH_Erase_Sector+0x8c>)
 8001c54:	691b      	ldr	r3, [r3, #16]
 8001c56:	4a12      	ldr	r2, [pc, #72]	; (8001ca0 <FLASH_Erase_Sector+0x8c>)
 8001c58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c5c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001c5e:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <FLASH_Erase_Sector+0x8c>)
 8001c60:	691a      	ldr	r2, [r3, #16]
 8001c62:	490f      	ldr	r1, [pc, #60]	; (8001ca0 <FLASH_Erase_Sector+0x8c>)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001c6a:	4b0d      	ldr	r3, [pc, #52]	; (8001ca0 <FLASH_Erase_Sector+0x8c>)
 8001c6c:	691b      	ldr	r3, [r3, #16]
 8001c6e:	4a0c      	ldr	r2, [pc, #48]	; (8001ca0 <FLASH_Erase_Sector+0x8c>)
 8001c70:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001c74:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001c76:	4b0a      	ldr	r3, [pc, #40]	; (8001ca0 <FLASH_Erase_Sector+0x8c>)
 8001c78:	691a      	ldr	r2, [r3, #16]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	4a07      	ldr	r2, [pc, #28]	; (8001ca0 <FLASH_Erase_Sector+0x8c>)
 8001c82:	f043 0302 	orr.w	r3, r3, #2
 8001c86:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001c88:	4b05      	ldr	r3, [pc, #20]	; (8001ca0 <FLASH_Erase_Sector+0x8c>)
 8001c8a:	691b      	ldr	r3, [r3, #16]
 8001c8c:	4a04      	ldr	r2, [pc, #16]	; (8001ca0 <FLASH_Erase_Sector+0x8c>)
 8001c8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c92:	6113      	str	r3, [r2, #16]
}
 8001c94:	bf00      	nop
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	40023c00 	.word	0x40023c00

08001ca4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8001ca8:	4b20      	ldr	r3, [pc, #128]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d017      	beq.n	8001ce4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001cb4:	4b1d      	ldr	r3, [pc, #116]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a1c      	ldr	r2, [pc, #112]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001cba:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001cbe:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001cc0:	4b1a      	ldr	r3, [pc, #104]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a19      	ldr	r2, [pc, #100]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001cc6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001cca:	6013      	str	r3, [r2, #0]
 8001ccc:	4b17      	ldr	r3, [pc, #92]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a16      	ldr	r2, [pc, #88]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001cd2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001cd6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cd8:	4b14      	ldr	r3, [pc, #80]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a13      	ldr	r2, [pc, #76]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001cde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ce2:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001ce4:	4b11      	ldr	r3, [pc, #68]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d017      	beq.n	8001d20 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001cf0:	4b0e      	ldr	r3, [pc, #56]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a0d      	ldr	r2, [pc, #52]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001cf6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001cfa:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001cfc:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a0a      	ldr	r2, [pc, #40]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001d02:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d06:	6013      	str	r3, [r2, #0]
 8001d08:	4b08      	ldr	r3, [pc, #32]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a07      	ldr	r2, [pc, #28]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001d0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d12:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d14:	4b05      	ldr	r3, [pc, #20]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a04      	ldr	r2, [pc, #16]	; (8001d2c <FLASH_FlushCaches+0x88>)
 8001d1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d1e:	6013      	str	r3, [r2, #0]
  }
}
 8001d20:	bf00      	nop
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	40023c00 	.word	0x40023c00

08001d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b089      	sub	sp, #36	; 0x24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d42:	2300      	movs	r3, #0
 8001d44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
 8001d4a:	e16b      	b.n	8002024 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	f040 815a 	bne.w	800201e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d00b      	beq.n	8001d8a <HAL_GPIO_Init+0x5a>
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d007      	beq.n	8001d8a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d7e:	2b11      	cmp	r3, #17
 8001d80:	d003      	beq.n	8001d8a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	2b12      	cmp	r3, #18
 8001d88:	d130      	bne.n	8001dec <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	2203      	movs	r2, #3
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	68da      	ldr	r2, [r3, #12]
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	091b      	lsrs	r3, r3, #4
 8001dd6:	f003 0201 	and.w	r2, r3, #1
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	69ba      	ldr	r2, [r7, #24]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	2203      	movs	r2, #3
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4013      	ands	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	689a      	ldr	r2, [r3, #8]
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d003      	beq.n	8001e2c <HAL_GPIO_Init+0xfc>
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	2b12      	cmp	r3, #18
 8001e2a:	d123      	bne.n	8001e74 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	08da      	lsrs	r2, r3, #3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3208      	adds	r2, #8
 8001e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	f003 0307 	and.w	r3, r3, #7
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	220f      	movs	r2, #15
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	69ba      	ldr	r2, [r7, #24]
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	691a      	ldr	r2, [r3, #16]
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	08da      	lsrs	r2, r3, #3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	3208      	adds	r2, #8
 8001e6e:	69b9      	ldr	r1, [r7, #24]
 8001e70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	2203      	movs	r2, #3
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	43db      	mvns	r3, r3
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f003 0203 	and.w	r2, r3, #3
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	f000 80b4 	beq.w	800201e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60fb      	str	r3, [r7, #12]
 8001eba:	4b5f      	ldr	r3, [pc, #380]	; (8002038 <HAL_GPIO_Init+0x308>)
 8001ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ebe:	4a5e      	ldr	r2, [pc, #376]	; (8002038 <HAL_GPIO_Init+0x308>)
 8001ec0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ec4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ec6:	4b5c      	ldr	r3, [pc, #368]	; (8002038 <HAL_GPIO_Init+0x308>)
 8001ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ece:	60fb      	str	r3, [r7, #12]
 8001ed0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ed2:	4a5a      	ldr	r2, [pc, #360]	; (800203c <HAL_GPIO_Init+0x30c>)
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	089b      	lsrs	r3, r3, #2
 8001ed8:	3302      	adds	r3, #2
 8001eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	f003 0303 	and.w	r3, r3, #3
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	220f      	movs	r2, #15
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a51      	ldr	r2, [pc, #324]	; (8002040 <HAL_GPIO_Init+0x310>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d02b      	beq.n	8001f56 <HAL_GPIO_Init+0x226>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a50      	ldr	r2, [pc, #320]	; (8002044 <HAL_GPIO_Init+0x314>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d025      	beq.n	8001f52 <HAL_GPIO_Init+0x222>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a4f      	ldr	r2, [pc, #316]	; (8002048 <HAL_GPIO_Init+0x318>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d01f      	beq.n	8001f4e <HAL_GPIO_Init+0x21e>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a4e      	ldr	r2, [pc, #312]	; (800204c <HAL_GPIO_Init+0x31c>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d019      	beq.n	8001f4a <HAL_GPIO_Init+0x21a>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a4d      	ldr	r2, [pc, #308]	; (8002050 <HAL_GPIO_Init+0x320>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d013      	beq.n	8001f46 <HAL_GPIO_Init+0x216>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a4c      	ldr	r2, [pc, #304]	; (8002054 <HAL_GPIO_Init+0x324>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d00d      	beq.n	8001f42 <HAL_GPIO_Init+0x212>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a4b      	ldr	r2, [pc, #300]	; (8002058 <HAL_GPIO_Init+0x328>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d007      	beq.n	8001f3e <HAL_GPIO_Init+0x20e>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a4a      	ldr	r2, [pc, #296]	; (800205c <HAL_GPIO_Init+0x32c>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d101      	bne.n	8001f3a <HAL_GPIO_Init+0x20a>
 8001f36:	2307      	movs	r3, #7
 8001f38:	e00e      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f3a:	2308      	movs	r3, #8
 8001f3c:	e00c      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f3e:	2306      	movs	r3, #6
 8001f40:	e00a      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f42:	2305      	movs	r3, #5
 8001f44:	e008      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f46:	2304      	movs	r3, #4
 8001f48:	e006      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e004      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	e002      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <HAL_GPIO_Init+0x228>
 8001f56:	2300      	movs	r3, #0
 8001f58:	69fa      	ldr	r2, [r7, #28]
 8001f5a:	f002 0203 	and.w	r2, r2, #3
 8001f5e:	0092      	lsls	r2, r2, #2
 8001f60:	4093      	lsls	r3, r2
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f68:	4934      	ldr	r1, [pc, #208]	; (800203c <HAL_GPIO_Init+0x30c>)
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	089b      	lsrs	r3, r3, #2
 8001f6e:	3302      	adds	r3, #2
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f76:	4b3a      	ldr	r3, [pc, #232]	; (8002060 <HAL_GPIO_Init+0x330>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	4013      	ands	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d003      	beq.n	8001f9a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f9a:	4a31      	ldr	r2, [pc, #196]	; (8002060 <HAL_GPIO_Init+0x330>)
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001fa0:	4b2f      	ldr	r3, [pc, #188]	; (8002060 <HAL_GPIO_Init+0x330>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	43db      	mvns	r3, r3
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	4013      	ands	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d003      	beq.n	8001fc4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001fbc:	69ba      	ldr	r2, [r7, #24]
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fc4:	4a26      	ldr	r2, [pc, #152]	; (8002060 <HAL_GPIO_Init+0x330>)
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fca:	4b25      	ldr	r3, [pc, #148]	; (8002060 <HAL_GPIO_Init+0x330>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	43db      	mvns	r3, r3
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fe6:	69ba      	ldr	r2, [r7, #24]
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fee:	4a1c      	ldr	r2, [pc, #112]	; (8002060 <HAL_GPIO_Init+0x330>)
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ff4:	4b1a      	ldr	r3, [pc, #104]	; (8002060 <HAL_GPIO_Init+0x330>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d003      	beq.n	8002018 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	4313      	orrs	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002018:	4a11      	ldr	r2, [pc, #68]	; (8002060 <HAL_GPIO_Init+0x330>)
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	3301      	adds	r3, #1
 8002022:	61fb      	str	r3, [r7, #28]
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	2b0f      	cmp	r3, #15
 8002028:	f67f ae90 	bls.w	8001d4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800202c:	bf00      	nop
 800202e:	3724      	adds	r7, #36	; 0x24
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	40023800 	.word	0x40023800
 800203c:	40013800 	.word	0x40013800
 8002040:	40020000 	.word	0x40020000
 8002044:	40020400 	.word	0x40020400
 8002048:	40020800 	.word	0x40020800
 800204c:	40020c00 	.word	0x40020c00
 8002050:	40021000 	.word	0x40021000
 8002054:	40021400 	.word	0x40021400
 8002058:	40021800 	.word	0x40021800
 800205c:	40021c00 	.word	0x40021c00
 8002060:	40013c00 	.word	0x40013c00

08002064 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002064:	b480      	push	{r7}
 8002066:	b087      	sub	sp, #28
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800206e:	2300      	movs	r3, #0
 8002070:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002072:	2300      	movs	r3, #0
 8002074:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002076:	2300      	movs	r3, #0
 8002078:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	e0cd      	b.n	800221c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002080:	2201      	movs	r2, #1
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	4013      	ands	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	429a      	cmp	r2, r3
 8002098:	f040 80bd 	bne.w	8002216 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800209c:	4a64      	ldr	r2, [pc, #400]	; (8002230 <HAL_GPIO_DeInit+0x1cc>)
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	089b      	lsrs	r3, r3, #2
 80020a2:	3302      	adds	r3, #2
 80020a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020a8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	f003 0303 	and.w	r3, r3, #3
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	220f      	movs	r2, #15
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	68ba      	ldr	r2, [r7, #8]
 80020ba:	4013      	ands	r3, r2
 80020bc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a5c      	ldr	r2, [pc, #368]	; (8002234 <HAL_GPIO_DeInit+0x1d0>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d02b      	beq.n	800211e <HAL_GPIO_DeInit+0xba>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a5b      	ldr	r2, [pc, #364]	; (8002238 <HAL_GPIO_DeInit+0x1d4>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d025      	beq.n	800211a <HAL_GPIO_DeInit+0xb6>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a5a      	ldr	r2, [pc, #360]	; (800223c <HAL_GPIO_DeInit+0x1d8>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d01f      	beq.n	8002116 <HAL_GPIO_DeInit+0xb2>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a59      	ldr	r2, [pc, #356]	; (8002240 <HAL_GPIO_DeInit+0x1dc>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d019      	beq.n	8002112 <HAL_GPIO_DeInit+0xae>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a58      	ldr	r2, [pc, #352]	; (8002244 <HAL_GPIO_DeInit+0x1e0>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d013      	beq.n	800210e <HAL_GPIO_DeInit+0xaa>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a57      	ldr	r2, [pc, #348]	; (8002248 <HAL_GPIO_DeInit+0x1e4>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d00d      	beq.n	800210a <HAL_GPIO_DeInit+0xa6>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a56      	ldr	r2, [pc, #344]	; (800224c <HAL_GPIO_DeInit+0x1e8>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d007      	beq.n	8002106 <HAL_GPIO_DeInit+0xa2>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a55      	ldr	r2, [pc, #340]	; (8002250 <HAL_GPIO_DeInit+0x1ec>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d101      	bne.n	8002102 <HAL_GPIO_DeInit+0x9e>
 80020fe:	2307      	movs	r3, #7
 8002100:	e00e      	b.n	8002120 <HAL_GPIO_DeInit+0xbc>
 8002102:	2308      	movs	r3, #8
 8002104:	e00c      	b.n	8002120 <HAL_GPIO_DeInit+0xbc>
 8002106:	2306      	movs	r3, #6
 8002108:	e00a      	b.n	8002120 <HAL_GPIO_DeInit+0xbc>
 800210a:	2305      	movs	r3, #5
 800210c:	e008      	b.n	8002120 <HAL_GPIO_DeInit+0xbc>
 800210e:	2304      	movs	r3, #4
 8002110:	e006      	b.n	8002120 <HAL_GPIO_DeInit+0xbc>
 8002112:	2303      	movs	r3, #3
 8002114:	e004      	b.n	8002120 <HAL_GPIO_DeInit+0xbc>
 8002116:	2302      	movs	r3, #2
 8002118:	e002      	b.n	8002120 <HAL_GPIO_DeInit+0xbc>
 800211a:	2301      	movs	r3, #1
 800211c:	e000      	b.n	8002120 <HAL_GPIO_DeInit+0xbc>
 800211e:	2300      	movs	r3, #0
 8002120:	697a      	ldr	r2, [r7, #20]
 8002122:	f002 0203 	and.w	r2, r2, #3
 8002126:	0092      	lsls	r2, r2, #2
 8002128:	4093      	lsls	r3, r2
 800212a:	68ba      	ldr	r2, [r7, #8]
 800212c:	429a      	cmp	r2, r3
 800212e:	d132      	bne.n	8002196 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002130:	4b48      	ldr	r3, [pc, #288]	; (8002254 <HAL_GPIO_DeInit+0x1f0>)
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	43db      	mvns	r3, r3
 8002138:	4946      	ldr	r1, [pc, #280]	; (8002254 <HAL_GPIO_DeInit+0x1f0>)
 800213a:	4013      	ands	r3, r2
 800213c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800213e:	4b45      	ldr	r3, [pc, #276]	; (8002254 <HAL_GPIO_DeInit+0x1f0>)
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	43db      	mvns	r3, r3
 8002146:	4943      	ldr	r1, [pc, #268]	; (8002254 <HAL_GPIO_DeInit+0x1f0>)
 8002148:	4013      	ands	r3, r2
 800214a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800214c:	4b41      	ldr	r3, [pc, #260]	; (8002254 <HAL_GPIO_DeInit+0x1f0>)
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	43db      	mvns	r3, r3
 8002154:	493f      	ldr	r1, [pc, #252]	; (8002254 <HAL_GPIO_DeInit+0x1f0>)
 8002156:	4013      	ands	r3, r2
 8002158:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800215a:	4b3e      	ldr	r3, [pc, #248]	; (8002254 <HAL_GPIO_DeInit+0x1f0>)
 800215c:	68da      	ldr	r2, [r3, #12]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	43db      	mvns	r3, r3
 8002162:	493c      	ldr	r1, [pc, #240]	; (8002254 <HAL_GPIO_DeInit+0x1f0>)
 8002164:	4013      	ands	r3, r2
 8002166:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	f003 0303 	and.w	r3, r3, #3
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	220f      	movs	r2, #15
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002178:	4a2d      	ldr	r2, [pc, #180]	; (8002230 <HAL_GPIO_DeInit+0x1cc>)
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	089b      	lsrs	r3, r3, #2
 800217e:	3302      	adds	r3, #2
 8002180:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	43da      	mvns	r2, r3
 8002188:	4829      	ldr	r0, [pc, #164]	; (8002230 <HAL_GPIO_DeInit+0x1cc>)
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	089b      	lsrs	r3, r3, #2
 800218e:	400a      	ands	r2, r1
 8002190:	3302      	adds	r3, #2
 8002192:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	2103      	movs	r1, #3
 80021a0:	fa01 f303 	lsl.w	r3, r1, r3
 80021a4:	43db      	mvns	r3, r3
 80021a6:	401a      	ands	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	08da      	lsrs	r2, r3, #3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3208      	adds	r2, #8
 80021b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	f003 0307 	and.w	r3, r3, #7
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	220f      	movs	r2, #15
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43db      	mvns	r3, r3
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	08d2      	lsrs	r2, r2, #3
 80021cc:	4019      	ands	r1, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	3208      	adds	r2, #8
 80021d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68da      	ldr	r2, [r3, #12]
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	2103      	movs	r1, #3
 80021e0:	fa01 f303 	lsl.w	r3, r1, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	401a      	ands	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685a      	ldr	r2, [r3, #4]
 80021f0:	2101      	movs	r1, #1
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	fa01 f303 	lsl.w	r3, r1, r3
 80021f8:	43db      	mvns	r3, r3
 80021fa:	401a      	ands	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689a      	ldr	r2, [r3, #8]
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	2103      	movs	r1, #3
 800220a:	fa01 f303 	lsl.w	r3, r1, r3
 800220e:	43db      	mvns	r3, r3
 8002210:	401a      	ands	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	3301      	adds	r3, #1
 800221a:	617b      	str	r3, [r7, #20]
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	2b0f      	cmp	r3, #15
 8002220:	f67f af2e 	bls.w	8002080 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002224:	bf00      	nop
 8002226:	371c      	adds	r7, #28
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr
 8002230:	40013800 	.word	0x40013800
 8002234:	40020000 	.word	0x40020000
 8002238:	40020400 	.word	0x40020400
 800223c:	40020800 	.word	0x40020800
 8002240:	40020c00 	.word	0x40020c00
 8002244:	40021000 	.word	0x40021000
 8002248:	40021400 	.word	0x40021400
 800224c:	40021800 	.word	0x40021800
 8002250:	40021c00 	.word	0x40021c00
 8002254:	40013c00 	.word	0x40013c00

08002258 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	460b      	mov	r3, r1
 8002262:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	691a      	ldr	r2, [r3, #16]
 8002268:	887b      	ldrh	r3, [r7, #2]
 800226a:	4013      	ands	r3, r2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d002      	beq.n	8002276 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002270:	2301      	movs	r3, #1
 8002272:	73fb      	strb	r3, [r7, #15]
 8002274:	e001      	b.n	800227a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002276:	2300      	movs	r3, #0
 8002278:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800227a:	7bfb      	ldrb	r3, [r7, #15]
}
 800227c:	4618      	mov	r0, r3
 800227e:	3714      	adds	r7, #20
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	460b      	mov	r3, r1
 8002292:	807b      	strh	r3, [r7, #2]
 8002294:	4613      	mov	r3, r2
 8002296:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002298:	787b      	ldrb	r3, [r7, #1]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d003      	beq.n	80022a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800229e:	887a      	ldrh	r2, [r7, #2]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022a4:	e003      	b.n	80022ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022a6:	887b      	ldrh	r3, [r7, #2]
 80022a8:	041a      	lsls	r2, r3, #16
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	619a      	str	r2, [r3, #24]
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80022ba:	b480      	push	{r7}
 80022bc:	b083      	sub	sp, #12
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
 80022c2:	460b      	mov	r3, r1
 80022c4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	695a      	ldr	r2, [r3, #20]
 80022ca:	887b      	ldrh	r3, [r7, #2]
 80022cc:	401a      	ands	r2, r3
 80022ce:	887b      	ldrh	r3, [r7, #2]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d104      	bne.n	80022de <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80022d4:	887b      	ldrh	r3, [r7, #2]
 80022d6:	041a      	lsls	r2, r3, #16
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80022dc:	e002      	b.n	80022e4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80022de:	887a      	ldrh	r2, [r7, #2]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	619a      	str	r2, [r3, #24]
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e25b      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	2b00      	cmp	r3, #0
 800230c:	d075      	beq.n	80023fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800230e:	4ba3      	ldr	r3, [pc, #652]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f003 030c 	and.w	r3, r3, #12
 8002316:	2b04      	cmp	r3, #4
 8002318:	d00c      	beq.n	8002334 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800231a:	4ba0      	ldr	r3, [pc, #640]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002322:	2b08      	cmp	r3, #8
 8002324:	d112      	bne.n	800234c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002326:	4b9d      	ldr	r3, [pc, #628]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800232e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002332:	d10b      	bne.n	800234c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002334:	4b99      	ldr	r3, [pc, #612]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d05b      	beq.n	80023f8 <HAL_RCC_OscConfig+0x108>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d157      	bne.n	80023f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e236      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002354:	d106      	bne.n	8002364 <HAL_RCC_OscConfig+0x74>
 8002356:	4b91      	ldr	r3, [pc, #580]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a90      	ldr	r2, [pc, #576]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800235c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002360:	6013      	str	r3, [r2, #0]
 8002362:	e01d      	b.n	80023a0 <HAL_RCC_OscConfig+0xb0>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800236c:	d10c      	bne.n	8002388 <HAL_RCC_OscConfig+0x98>
 800236e:	4b8b      	ldr	r3, [pc, #556]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a8a      	ldr	r2, [pc, #552]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002374:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002378:	6013      	str	r3, [r2, #0]
 800237a:	4b88      	ldr	r3, [pc, #544]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a87      	ldr	r2, [pc, #540]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002380:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002384:	6013      	str	r3, [r2, #0]
 8002386:	e00b      	b.n	80023a0 <HAL_RCC_OscConfig+0xb0>
 8002388:	4b84      	ldr	r3, [pc, #528]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a83      	ldr	r2, [pc, #524]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800238e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002392:	6013      	str	r3, [r2, #0]
 8002394:	4b81      	ldr	r3, [pc, #516]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a80      	ldr	r2, [pc, #512]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800239a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800239e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d013      	beq.n	80023d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a8:	f7ff f862 	bl	8001470 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023b0:	f7ff f85e 	bl	8001470 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b64      	cmp	r3, #100	; 0x64
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e1fb      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023c2:	4b76      	ldr	r3, [pc, #472]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d0f0      	beq.n	80023b0 <HAL_RCC_OscConfig+0xc0>
 80023ce:	e014      	b.n	80023fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d0:	f7ff f84e 	bl	8001470 <HAL_GetTick>
 80023d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023d6:	e008      	b.n	80023ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023d8:	f7ff f84a 	bl	8001470 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b64      	cmp	r3, #100	; 0x64
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e1e7      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023ea:	4b6c      	ldr	r3, [pc, #432]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1f0      	bne.n	80023d8 <HAL_RCC_OscConfig+0xe8>
 80023f6:	e000      	b.n	80023fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d063      	beq.n	80024ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002406:	4b65      	ldr	r3, [pc, #404]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f003 030c 	and.w	r3, r3, #12
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00b      	beq.n	800242a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002412:	4b62      	ldr	r3, [pc, #392]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800241a:	2b08      	cmp	r3, #8
 800241c:	d11c      	bne.n	8002458 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800241e:	4b5f      	ldr	r3, [pc, #380]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d116      	bne.n	8002458 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800242a:	4b5c      	ldr	r3, [pc, #368]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d005      	beq.n	8002442 <HAL_RCC_OscConfig+0x152>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d001      	beq.n	8002442 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e1bb      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002442:	4b56      	ldr	r3, [pc, #344]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	4952      	ldr	r1, [pc, #328]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002452:	4313      	orrs	r3, r2
 8002454:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002456:	e03a      	b.n	80024ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d020      	beq.n	80024a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002460:	4b4f      	ldr	r3, [pc, #316]	; (80025a0 <HAL_RCC_OscConfig+0x2b0>)
 8002462:	2201      	movs	r2, #1
 8002464:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002466:	f7ff f803 	bl	8001470 <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800246c:	e008      	b.n	8002480 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800246e:	f7fe ffff 	bl	8001470 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e19c      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002480:	4b46      	ldr	r3, [pc, #280]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d0f0      	beq.n	800246e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800248c:	4b43      	ldr	r3, [pc, #268]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	00db      	lsls	r3, r3, #3
 800249a:	4940      	ldr	r1, [pc, #256]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800249c:	4313      	orrs	r3, r2
 800249e:	600b      	str	r3, [r1, #0]
 80024a0:	e015      	b.n	80024ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024a2:	4b3f      	ldr	r3, [pc, #252]	; (80025a0 <HAL_RCC_OscConfig+0x2b0>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a8:	f7fe ffe2 	bl	8001470 <HAL_GetTick>
 80024ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024b0:	f7fe ffde 	bl	8001470 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e17b      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024c2:	4b36      	ldr	r3, [pc, #216]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1f0      	bne.n	80024b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0308 	and.w	r3, r3, #8
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d030      	beq.n	800253c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d016      	beq.n	8002510 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024e2:	4b30      	ldr	r3, [pc, #192]	; (80025a4 <HAL_RCC_OscConfig+0x2b4>)
 80024e4:	2201      	movs	r2, #1
 80024e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024e8:	f7fe ffc2 	bl	8001470 <HAL_GetTick>
 80024ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024f0:	f7fe ffbe 	bl	8001470 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e15b      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002502:	4b26      	ldr	r3, [pc, #152]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002504:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d0f0      	beq.n	80024f0 <HAL_RCC_OscConfig+0x200>
 800250e:	e015      	b.n	800253c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002510:	4b24      	ldr	r3, [pc, #144]	; (80025a4 <HAL_RCC_OscConfig+0x2b4>)
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002516:	f7fe ffab 	bl	8001470 <HAL_GetTick>
 800251a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800251c:	e008      	b.n	8002530 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800251e:	f7fe ffa7 	bl	8001470 <HAL_GetTick>
 8002522:	4602      	mov	r2, r0
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	2b02      	cmp	r3, #2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e144      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002530:	4b1a      	ldr	r3, [pc, #104]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1f0      	bne.n	800251e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 80a0 	beq.w	800268a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800254a:	2300      	movs	r3, #0
 800254c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800254e:	4b13      	ldr	r3, [pc, #76]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10f      	bne.n	800257a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	4b0f      	ldr	r3, [pc, #60]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	4a0e      	ldr	r2, [pc, #56]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002568:	6413      	str	r3, [r2, #64]	; 0x40
 800256a:	4b0c      	ldr	r3, [pc, #48]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002576:	2301      	movs	r3, #1
 8002578:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800257a:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <HAL_RCC_OscConfig+0x2b8>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002582:	2b00      	cmp	r3, #0
 8002584:	d121      	bne.n	80025ca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002586:	4b08      	ldr	r3, [pc, #32]	; (80025a8 <HAL_RCC_OscConfig+0x2b8>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a07      	ldr	r2, [pc, #28]	; (80025a8 <HAL_RCC_OscConfig+0x2b8>)
 800258c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002592:	f7fe ff6d 	bl	8001470 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002598:	e011      	b.n	80025be <HAL_RCC_OscConfig+0x2ce>
 800259a:	bf00      	nop
 800259c:	40023800 	.word	0x40023800
 80025a0:	42470000 	.word	0x42470000
 80025a4:	42470e80 	.word	0x42470e80
 80025a8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025ac:	f7fe ff60 	bl	8001470 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e0fd      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025be:	4b81      	ldr	r3, [pc, #516]	; (80027c4 <HAL_RCC_OscConfig+0x4d4>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d0f0      	beq.n	80025ac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d106      	bne.n	80025e0 <HAL_RCC_OscConfig+0x2f0>
 80025d2:	4b7d      	ldr	r3, [pc, #500]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d6:	4a7c      	ldr	r2, [pc, #496]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6713      	str	r3, [r2, #112]	; 0x70
 80025de:	e01c      	b.n	800261a <HAL_RCC_OscConfig+0x32a>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	2b05      	cmp	r3, #5
 80025e6:	d10c      	bne.n	8002602 <HAL_RCC_OscConfig+0x312>
 80025e8:	4b77      	ldr	r3, [pc, #476]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ec:	4a76      	ldr	r2, [pc, #472]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025ee:	f043 0304 	orr.w	r3, r3, #4
 80025f2:	6713      	str	r3, [r2, #112]	; 0x70
 80025f4:	4b74      	ldr	r3, [pc, #464]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f8:	4a73      	ldr	r2, [pc, #460]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025fa:	f043 0301 	orr.w	r3, r3, #1
 80025fe:	6713      	str	r3, [r2, #112]	; 0x70
 8002600:	e00b      	b.n	800261a <HAL_RCC_OscConfig+0x32a>
 8002602:	4b71      	ldr	r3, [pc, #452]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002606:	4a70      	ldr	r2, [pc, #448]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002608:	f023 0301 	bic.w	r3, r3, #1
 800260c:	6713      	str	r3, [r2, #112]	; 0x70
 800260e:	4b6e      	ldr	r3, [pc, #440]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002612:	4a6d      	ldr	r2, [pc, #436]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002614:	f023 0304 	bic.w	r3, r3, #4
 8002618:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d015      	beq.n	800264e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002622:	f7fe ff25 	bl	8001470 <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002628:	e00a      	b.n	8002640 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800262a:	f7fe ff21 	bl	8001470 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	f241 3288 	movw	r2, #5000	; 0x1388
 8002638:	4293      	cmp	r3, r2
 800263a:	d901      	bls.n	8002640 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e0bc      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002640:	4b61      	ldr	r3, [pc, #388]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002642:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d0ee      	beq.n	800262a <HAL_RCC_OscConfig+0x33a>
 800264c:	e014      	b.n	8002678 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800264e:	f7fe ff0f 	bl	8001470 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002654:	e00a      	b.n	800266c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002656:	f7fe ff0b 	bl	8001470 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	f241 3288 	movw	r2, #5000	; 0x1388
 8002664:	4293      	cmp	r3, r2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e0a6      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800266c:	4b56      	ldr	r3, [pc, #344]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 800266e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1ee      	bne.n	8002656 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002678:	7dfb      	ldrb	r3, [r7, #23]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d105      	bne.n	800268a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800267e:	4b52      	ldr	r3, [pc, #328]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	4a51      	ldr	r2, [pc, #324]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002684:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002688:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	2b00      	cmp	r3, #0
 8002690:	f000 8092 	beq.w	80027b8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002694:	4b4c      	ldr	r3, [pc, #304]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 030c 	and.w	r3, r3, #12
 800269c:	2b08      	cmp	r3, #8
 800269e:	d05c      	beq.n	800275a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d141      	bne.n	800272c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026a8:	4b48      	ldr	r3, [pc, #288]	; (80027cc <HAL_RCC_OscConfig+0x4dc>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ae:	f7fe fedf 	bl	8001470 <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026b6:	f7fe fedb 	bl	8001470 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e078      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026c8:	4b3f      	ldr	r3, [pc, #252]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1f0      	bne.n	80026b6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	69da      	ldr	r2, [r3, #28]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6a1b      	ldr	r3, [r3, #32]
 80026dc:	431a      	orrs	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e2:	019b      	lsls	r3, r3, #6
 80026e4:	431a      	orrs	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ea:	085b      	lsrs	r3, r3, #1
 80026ec:	3b01      	subs	r3, #1
 80026ee:	041b      	lsls	r3, r3, #16
 80026f0:	431a      	orrs	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f6:	061b      	lsls	r3, r3, #24
 80026f8:	4933      	ldr	r1, [pc, #204]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026fe:	4b33      	ldr	r3, [pc, #204]	; (80027cc <HAL_RCC_OscConfig+0x4dc>)
 8002700:	2201      	movs	r2, #1
 8002702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002704:	f7fe feb4 	bl	8001470 <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800270c:	f7fe feb0 	bl	8001470 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e04d      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800271e:	4b2a      	ldr	r3, [pc, #168]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d0f0      	beq.n	800270c <HAL_RCC_OscConfig+0x41c>
 800272a:	e045      	b.n	80027b8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800272c:	4b27      	ldr	r3, [pc, #156]	; (80027cc <HAL_RCC_OscConfig+0x4dc>)
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002732:	f7fe fe9d 	bl	8001470 <HAL_GetTick>
 8002736:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002738:	e008      	b.n	800274c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800273a:	f7fe fe99 	bl	8001470 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d901      	bls.n	800274c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e036      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800274c:	4b1e      	ldr	r3, [pc, #120]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d1f0      	bne.n	800273a <HAL_RCC_OscConfig+0x44a>
 8002758:	e02e      	b.n	80027b8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	2b01      	cmp	r3, #1
 8002760:	d101      	bne.n	8002766 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e029      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002766:	4b18      	ldr	r3, [pc, #96]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	429a      	cmp	r2, r3
 8002778:	d11c      	bne.n	80027b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002784:	429a      	cmp	r2, r3
 8002786:	d115      	bne.n	80027b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800278e:	4013      	ands	r3, r2
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002794:	4293      	cmp	r3, r2
 8002796:	d10d      	bne.n	80027b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d106      	bne.n	80027b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d001      	beq.n	80027b8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e000      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3718      	adds	r7, #24
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40007000 	.word	0x40007000
 80027c8:	40023800 	.word	0x40023800
 80027cc:	42470060 	.word	0x42470060

080027d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e0cc      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027e4:	4b68      	ldr	r3, [pc, #416]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 030f 	and.w	r3, r3, #15
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d90c      	bls.n	800280c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f2:	4b65      	ldr	r3, [pc, #404]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fa:	4b63      	ldr	r3, [pc, #396]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 030f 	and.w	r3, r3, #15
 8002802:	683a      	ldr	r2, [r7, #0]
 8002804:	429a      	cmp	r2, r3
 8002806:	d001      	beq.n	800280c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e0b8      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d020      	beq.n	800285a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	d005      	beq.n	8002830 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002824:	4b59      	ldr	r3, [pc, #356]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	4a58      	ldr	r2, [pc, #352]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800282a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800282e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0308 	and.w	r3, r3, #8
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800283c:	4b53      	ldr	r3, [pc, #332]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	4a52      	ldr	r2, [pc, #328]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002846:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002848:	4b50      	ldr	r3, [pc, #320]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	494d      	ldr	r1, [pc, #308]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002856:	4313      	orrs	r3, r2
 8002858:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d044      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d107      	bne.n	800287e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800286e:	4b47      	ldr	r3, [pc, #284]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d119      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e07f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b02      	cmp	r3, #2
 8002884:	d003      	beq.n	800288e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800288a:	2b03      	cmp	r3, #3
 800288c:	d107      	bne.n	800289e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800288e:	4b3f      	ldr	r3, [pc, #252]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d109      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e06f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800289e:	4b3b      	ldr	r3, [pc, #236]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e067      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028ae:	4b37      	ldr	r3, [pc, #220]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f023 0203 	bic.w	r2, r3, #3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	4934      	ldr	r1, [pc, #208]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028c0:	f7fe fdd6 	bl	8001470 <HAL_GetTick>
 80028c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c6:	e00a      	b.n	80028de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c8:	f7fe fdd2 	bl	8001470 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e04f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028de:	4b2b      	ldr	r3, [pc, #172]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f003 020c 	and.w	r2, r3, #12
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d1eb      	bne.n	80028c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028f0:	4b25      	ldr	r3, [pc, #148]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 030f 	and.w	r3, r3, #15
 80028f8:	683a      	ldr	r2, [r7, #0]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d20c      	bcs.n	8002918 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028fe:	4b22      	ldr	r3, [pc, #136]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	b2d2      	uxtb	r2, r2
 8002904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002906:	4b20      	ldr	r3, [pc, #128]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	683a      	ldr	r2, [r7, #0]
 8002910:	429a      	cmp	r2, r3
 8002912:	d001      	beq.n	8002918 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e032      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	2b00      	cmp	r3, #0
 8002922:	d008      	beq.n	8002936 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002924:	4b19      	ldr	r3, [pc, #100]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	4916      	ldr	r1, [pc, #88]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002932:	4313      	orrs	r3, r2
 8002934:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0308 	and.w	r3, r3, #8
 800293e:	2b00      	cmp	r3, #0
 8002940:	d009      	beq.n	8002956 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002942:	4b12      	ldr	r3, [pc, #72]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	490e      	ldr	r1, [pc, #56]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002952:	4313      	orrs	r3, r2
 8002954:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002956:	f000 f821 	bl	800299c <HAL_RCC_GetSysClockFreq>
 800295a:	4601      	mov	r1, r0
 800295c:	4b0b      	ldr	r3, [pc, #44]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	091b      	lsrs	r3, r3, #4
 8002962:	f003 030f 	and.w	r3, r3, #15
 8002966:	4a0a      	ldr	r2, [pc, #40]	; (8002990 <HAL_RCC_ClockConfig+0x1c0>)
 8002968:	5cd3      	ldrb	r3, [r2, r3]
 800296a:	fa21 f303 	lsr.w	r3, r1, r3
 800296e:	4a09      	ldr	r2, [pc, #36]	; (8002994 <HAL_RCC_ClockConfig+0x1c4>)
 8002970:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002972:	4b09      	ldr	r3, [pc, #36]	; (8002998 <HAL_RCC_ClockConfig+0x1c8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f7fe fd36 	bl	80013e8 <HAL_InitTick>

  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40023c00 	.word	0x40023c00
 800298c:	40023800 	.word	0x40023800
 8002990:	080042e0 	.word	0x080042e0
 8002994:	20000000 	.word	0x20000000
 8002998:	20000004 	.word	0x20000004

0800299c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800299c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80029a2:	2300      	movs	r3, #0
 80029a4:	607b      	str	r3, [r7, #4]
 80029a6:	2300      	movs	r3, #0
 80029a8:	60fb      	str	r3, [r7, #12]
 80029aa:	2300      	movs	r3, #0
 80029ac:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029b2:	4b63      	ldr	r3, [pc, #396]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	d007      	beq.n	80029ce <HAL_RCC_GetSysClockFreq+0x32>
 80029be:	2b08      	cmp	r3, #8
 80029c0:	d008      	beq.n	80029d4 <HAL_RCC_GetSysClockFreq+0x38>
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f040 80b4 	bne.w	8002b30 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029c8:	4b5e      	ldr	r3, [pc, #376]	; (8002b44 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80029ca:	60bb      	str	r3, [r7, #8]
       break;
 80029cc:	e0b3      	b.n	8002b36 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029ce:	4b5e      	ldr	r3, [pc, #376]	; (8002b48 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80029d0:	60bb      	str	r3, [r7, #8]
      break;
 80029d2:	e0b0      	b.n	8002b36 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029d4:	4b5a      	ldr	r3, [pc, #360]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029dc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029de:	4b58      	ldr	r3, [pc, #352]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d04a      	beq.n	8002a80 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029ea:	4b55      	ldr	r3, [pc, #340]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	099b      	lsrs	r3, r3, #6
 80029f0:	f04f 0400 	mov.w	r4, #0
 80029f4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80029f8:	f04f 0200 	mov.w	r2, #0
 80029fc:	ea03 0501 	and.w	r5, r3, r1
 8002a00:	ea04 0602 	and.w	r6, r4, r2
 8002a04:	4629      	mov	r1, r5
 8002a06:	4632      	mov	r2, r6
 8002a08:	f04f 0300 	mov.w	r3, #0
 8002a0c:	f04f 0400 	mov.w	r4, #0
 8002a10:	0154      	lsls	r4, r2, #5
 8002a12:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002a16:	014b      	lsls	r3, r1, #5
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4622      	mov	r2, r4
 8002a1c:	1b49      	subs	r1, r1, r5
 8002a1e:	eb62 0206 	sbc.w	r2, r2, r6
 8002a22:	f04f 0300 	mov.w	r3, #0
 8002a26:	f04f 0400 	mov.w	r4, #0
 8002a2a:	0194      	lsls	r4, r2, #6
 8002a2c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002a30:	018b      	lsls	r3, r1, #6
 8002a32:	1a5b      	subs	r3, r3, r1
 8002a34:	eb64 0402 	sbc.w	r4, r4, r2
 8002a38:	f04f 0100 	mov.w	r1, #0
 8002a3c:	f04f 0200 	mov.w	r2, #0
 8002a40:	00e2      	lsls	r2, r4, #3
 8002a42:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002a46:	00d9      	lsls	r1, r3, #3
 8002a48:	460b      	mov	r3, r1
 8002a4a:	4614      	mov	r4, r2
 8002a4c:	195b      	adds	r3, r3, r5
 8002a4e:	eb44 0406 	adc.w	r4, r4, r6
 8002a52:	f04f 0100 	mov.w	r1, #0
 8002a56:	f04f 0200 	mov.w	r2, #0
 8002a5a:	0262      	lsls	r2, r4, #9
 8002a5c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002a60:	0259      	lsls	r1, r3, #9
 8002a62:	460b      	mov	r3, r1
 8002a64:	4614      	mov	r4, r2
 8002a66:	4618      	mov	r0, r3
 8002a68:	4621      	mov	r1, r4
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f04f 0400 	mov.w	r4, #0
 8002a70:	461a      	mov	r2, r3
 8002a72:	4623      	mov	r3, r4
 8002a74:	f7fd fc04 	bl	8000280 <__aeabi_uldivmod>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	460c      	mov	r4, r1
 8002a7c:	60fb      	str	r3, [r7, #12]
 8002a7e:	e049      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a80:	4b2f      	ldr	r3, [pc, #188]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	099b      	lsrs	r3, r3, #6
 8002a86:	f04f 0400 	mov.w	r4, #0
 8002a8a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002a8e:	f04f 0200 	mov.w	r2, #0
 8002a92:	ea03 0501 	and.w	r5, r3, r1
 8002a96:	ea04 0602 	and.w	r6, r4, r2
 8002a9a:	4629      	mov	r1, r5
 8002a9c:	4632      	mov	r2, r6
 8002a9e:	f04f 0300 	mov.w	r3, #0
 8002aa2:	f04f 0400 	mov.w	r4, #0
 8002aa6:	0154      	lsls	r4, r2, #5
 8002aa8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002aac:	014b      	lsls	r3, r1, #5
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4622      	mov	r2, r4
 8002ab2:	1b49      	subs	r1, r1, r5
 8002ab4:	eb62 0206 	sbc.w	r2, r2, r6
 8002ab8:	f04f 0300 	mov.w	r3, #0
 8002abc:	f04f 0400 	mov.w	r4, #0
 8002ac0:	0194      	lsls	r4, r2, #6
 8002ac2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002ac6:	018b      	lsls	r3, r1, #6
 8002ac8:	1a5b      	subs	r3, r3, r1
 8002aca:	eb64 0402 	sbc.w	r4, r4, r2
 8002ace:	f04f 0100 	mov.w	r1, #0
 8002ad2:	f04f 0200 	mov.w	r2, #0
 8002ad6:	00e2      	lsls	r2, r4, #3
 8002ad8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002adc:	00d9      	lsls	r1, r3, #3
 8002ade:	460b      	mov	r3, r1
 8002ae0:	4614      	mov	r4, r2
 8002ae2:	195b      	adds	r3, r3, r5
 8002ae4:	eb44 0406 	adc.w	r4, r4, r6
 8002ae8:	f04f 0100 	mov.w	r1, #0
 8002aec:	f04f 0200 	mov.w	r2, #0
 8002af0:	02a2      	lsls	r2, r4, #10
 8002af2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002af6:	0299      	lsls	r1, r3, #10
 8002af8:	460b      	mov	r3, r1
 8002afa:	4614      	mov	r4, r2
 8002afc:	4618      	mov	r0, r3
 8002afe:	4621      	mov	r1, r4
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f04f 0400 	mov.w	r4, #0
 8002b06:	461a      	mov	r2, r3
 8002b08:	4623      	mov	r3, r4
 8002b0a:	f7fd fbb9 	bl	8000280 <__aeabi_uldivmod>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	460c      	mov	r4, r1
 8002b12:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b14:	4b0a      	ldr	r3, [pc, #40]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	0c1b      	lsrs	r3, r3, #16
 8002b1a:	f003 0303 	and.w	r3, r3, #3
 8002b1e:	3301      	adds	r3, #1
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b2c:	60bb      	str	r3, [r7, #8]
      break;
 8002b2e:	e002      	b.n	8002b36 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b30:	4b04      	ldr	r3, [pc, #16]	; (8002b44 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002b32:	60bb      	str	r3, [r7, #8]
      break;
 8002b34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b36:	68bb      	ldr	r3, [r7, #8]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b40:	40023800 	.word	0x40023800
 8002b44:	00f42400 	.word	0x00f42400
 8002b48:	007a1200 	.word	0x007a1200

08002b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b50:	4b03      	ldr	r3, [pc, #12]	; (8002b60 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b52:	681b      	ldr	r3, [r3, #0]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	20000000 	.word	0x20000000

08002b64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002b68:	f7ff fff0 	bl	8002b4c <HAL_RCC_GetHCLKFreq>
 8002b6c:	4601      	mov	r1, r0
 8002b6e:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	0a9b      	lsrs	r3, r3, #10
 8002b74:	f003 0307 	and.w	r3, r3, #7
 8002b78:	4a03      	ldr	r2, [pc, #12]	; (8002b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b7a:	5cd3      	ldrb	r3, [r2, r3]
 8002b7c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40023800 	.word	0x40023800
 8002b88:	080042f0 	.word	0x080042f0

08002b8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b90:	f7ff ffdc 	bl	8002b4c <HAL_RCC_GetHCLKFreq>
 8002b94:	4601      	mov	r1, r0
 8002b96:	4b05      	ldr	r3, [pc, #20]	; (8002bac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	0b5b      	lsrs	r3, r3, #13
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	4a03      	ldr	r2, [pc, #12]	; (8002bb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ba2:	5cd3      	ldrb	r3, [r2, r3]
 8002ba4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	080042f0 	.word	0x080042f0

08002bb4 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002bba:	f7fe fc59 	bl	8001470 <HAL_GetTick>
 8002bbe:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002bc0:	4b5d      	ldr	r3, [pc, #372]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a5c      	ldr	r2, [pc, #368]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002bcc:	e008      	b.n	8002be0 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bce:	f7fe fc4f 	bl	8001470 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d901      	bls.n	8002be0 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e0a7      	b.n	8002d30 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002be0:	4b55      	ldr	r3, [pc, #340]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0f0      	beq.n	8002bce <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8002bec:	4b52      	ldr	r3, [pc, #328]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a51      	ldr	r2, [pc, #324]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002bf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bf6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002bf8:	f7fe fc3a 	bl	8001470 <HAL_GetTick>
 8002bfc:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8002bfe:	4b4e      	ldr	r3, [pc, #312]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002c04:	e00a      	b.n	8002c1c <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c06:	f7fe fc33 	bl	8001470 <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d901      	bls.n	8002c1c <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e089      	b.n	8002d30 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002c1c:	4b46      	ldr	r3, [pc, #280]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f003 030c 	and.w	r3, r3, #12
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d1ee      	bne.n	8002c06 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002c28:	f7fe fc22 	bl	8001470 <HAL_GetTick>
 8002c2c:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8002c2e:	4b42      	ldr	r3, [pc, #264]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a41      	ldr	r2, [pc, #260]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002c34:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8002c38:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c3c:	f7fe fc18 	bl	8001470 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b64      	cmp	r3, #100	; 0x64
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e070      	b.n	8002d30 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002c4e:	4b3a      	ldr	r3, [pc, #232]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1f0      	bne.n	8002c3c <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002c5a:	f7fe fc09 	bl	8001470 <HAL_GetTick>
 8002c5e:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002c60:	4b35      	ldr	r3, [pc, #212]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a34      	ldr	r2, [pc, #208]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002c66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c6a:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002c6c:	e008      	b.n	8002c80 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c6e:	f7fe fbff 	bl	8001470 <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d901      	bls.n	8002c80 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e057      	b.n	8002d30 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002c80:	4b2d      	ldr	r3, [pc, #180]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1f0      	bne.n	8002c6e <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002c8c:	f7fe fbf0 	bl	8001470 <HAL_GetTick>
 8002c90:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8002c92:	4b29      	ldr	r3, [pc, #164]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a28      	ldr	r2, [pc, #160]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002c98:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002c9c:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ca0:	f7fe fbe6 	bl	8001470 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e03e      	b.n	8002d30 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8002cb2:	4b21      	ldr	r3, [pc, #132]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 8002cbe:	4b1e      	ldr	r3, [pc, #120]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002cc0:	4a1e      	ldr	r2, [pc, #120]	; (8002d3c <HAL_RCC_DeInit+0x188>)
 8002cc2:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8002cc4:	4b1c      	ldr	r3, [pc, #112]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002cc6:	4a1e      	ldr	r2, [pc, #120]	; (8002d40 <HAL_RCC_DeInit+0x18c>)
 8002cc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8002ccc:	4b1a      	ldr	r3, [pc, #104]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	4a19      	ldr	r2, [pc, #100]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002cd2:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8002cd6:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8002cd8:	4b17      	ldr	r3, [pc, #92]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	4a16      	ldr	r2, [pc, #88]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002cde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ce2:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8002ce4:	4b14      	ldr	r3, [pc, #80]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	4a13      	ldr	r2, [pc, #76]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002cea:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 8002cee:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8002cf0:	4b11      	ldr	r3, [pc, #68]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	4a10      	ldr	r2, [pc, #64]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002cf6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002cfa:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002cfc:	4b0e      	ldr	r3, [pc, #56]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002cfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d00:	4a0d      	ldr	r2, [pc, #52]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002d02:	f023 0301 	bic.w	r3, r3, #1
 8002d06:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8002d08:	4b0b      	ldr	r3, [pc, #44]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002d0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d0c:	4a0a      	ldr	r2, [pc, #40]	; (8002d38 <HAL_RCC_DeInit+0x184>)
 8002d0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d12:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8002d14:	4b0b      	ldr	r3, [pc, #44]	; (8002d44 <HAL_RCC_DeInit+0x190>)
 8002d16:	4a0c      	ldr	r2, [pc, #48]	; (8002d48 <HAL_RCC_DeInit+0x194>)
 8002d18:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d1a:	4b0c      	ldr	r3, [pc, #48]	; (8002d4c <HAL_RCC_DeInit+0x198>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7fe fb62 	bl	80013e8 <HAL_InitTick>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e000      	b.n	8002d30 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8002d2e:	2300      	movs	r3, #0
  }
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	40023800 	.word	0x40023800
 8002d3c:	04003010 	.word	0x04003010
 8002d40:	20003000 	.word	0x20003000
 8002d44:	20000000 	.word	0x20000000
 8002d48:	00f42400 	.word	0x00f42400
 8002d4c:	20000004 	.word	0x20000004

08002d50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e03f      	b.n	8002de2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d106      	bne.n	8002d7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f7fe f990 	bl	800109c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2224      	movs	r2, #36	; 0x24
 8002d80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68da      	ldr	r2, [r3, #12]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f000 f9dd 	bl	8003154 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	691a      	ldr	r2, [r3, #16]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002da8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	695a      	ldr	r2, [r3, #20]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002db8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68da      	ldr	r2, [r3, #12]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002dc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b082      	sub	sp, #8
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e01e      	b.n	8002e3a <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2224      	movs	r2, #36	; 0x24
 8002e00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68da      	ldr	r2, [r3, #12]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e12:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f7fe f9bf 	bl	8001198 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b088      	sub	sp, #32
 8002e46:	af02      	add	r7, sp, #8
 8002e48:	60f8      	str	r0, [r7, #12]
 8002e4a:	60b9      	str	r1, [r7, #8]
 8002e4c:	603b      	str	r3, [r7, #0]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	2b20      	cmp	r3, #32
 8002e60:	f040 8083 	bne.w	8002f6a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d002      	beq.n	8002e70 <HAL_UART_Transmit+0x2e>
 8002e6a:	88fb      	ldrh	r3, [r7, #6]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e07b      	b.n	8002f6c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d101      	bne.n	8002e82 <HAL_UART_Transmit+0x40>
 8002e7e:	2302      	movs	r3, #2
 8002e80:	e074      	b.n	8002f6c <HAL_UART_Transmit+0x12a>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2221      	movs	r2, #33	; 0x21
 8002e94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002e98:	f7fe faea 	bl	8001470 <HAL_GetTick>
 8002e9c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	88fa      	ldrh	r2, [r7, #6]
 8002ea2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	88fa      	ldrh	r2, [r7, #6]
 8002ea8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002eb2:	e042      	b.n	8002f3a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eca:	d122      	bne.n	8002f12 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	2180      	movs	r1, #128	; 0x80
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 f8f2 	bl	80030c0 <UART_WaitOnFlagUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e042      	b.n	8002f6c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	881b      	ldrh	r3, [r3, #0]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ef8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d103      	bne.n	8002f0a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	3302      	adds	r3, #2
 8002f06:	60bb      	str	r3, [r7, #8]
 8002f08:	e017      	b.n	8002f3a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	60bb      	str	r3, [r7, #8]
 8002f10:	e013      	b.n	8002f3a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	9300      	str	r3, [sp, #0]
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	2180      	movs	r1, #128	; 0x80
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f000 f8cf 	bl	80030c0 <UART_WaitOnFlagUntilTimeout>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e01f      	b.n	8002f6c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	1c5a      	adds	r2, r3, #1
 8002f30:	60ba      	str	r2, [r7, #8]
 8002f32:	781a      	ldrb	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1b7      	bne.n	8002eb4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	9300      	str	r3, [sp, #0]
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2140      	movs	r1, #64	; 0x40
 8002f4e:	68f8      	ldr	r0, [r7, #12]
 8002f50:	f000 f8b6 	bl	80030c0 <UART_WaitOnFlagUntilTimeout>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e006      	b.n	8002f6c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2220      	movs	r2, #32
 8002f62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002f66:	2300      	movs	r3, #0
 8002f68:	e000      	b.n	8002f6c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002f6a:	2302      	movs	r3, #2
  }
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3718      	adds	r7, #24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b088      	sub	sp, #32
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	603b      	str	r3, [r7, #0]
 8002f80:	4613      	mov	r3, r2
 8002f82:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002f84:	2300      	movs	r3, #0
 8002f86:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	2b20      	cmp	r3, #32
 8002f92:	f040 8090 	bne.w	80030b6 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d002      	beq.n	8002fa2 <HAL_UART_Receive+0x2e>
 8002f9c:	88fb      	ldrh	r3, [r7, #6]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e088      	b.n	80030b8 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d101      	bne.n	8002fb4 <HAL_UART_Receive+0x40>
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	e081      	b.n	80030b8 <HAL_UART_Receive+0x144>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2222      	movs	r2, #34	; 0x22
 8002fc6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002fca:	f7fe fa51 	bl	8001470 <HAL_GetTick>
 8002fce:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	88fa      	ldrh	r2, [r7, #6]
 8002fd4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	88fa      	ldrh	r2, [r7, #6]
 8002fda:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002fe4:	e05c      	b.n	80030a0 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	3b01      	subs	r3, #1
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ffc:	d12b      	bne.n	8003056 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	2200      	movs	r2, #0
 8003006:	2120      	movs	r1, #32
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 f859 	bl	80030c0 <UART_WaitOnFlagUntilTimeout>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e04f      	b.n	80030b8 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d10c      	bne.n	800303e <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	b29b      	uxth	r3, r3
 800302c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003030:	b29a      	uxth	r2, r3
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	3302      	adds	r3, #2
 800303a:	60bb      	str	r3, [r7, #8]
 800303c:	e030      	b.n	80030a0 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	b29b      	uxth	r3, r3
 8003046:	b2db      	uxtb	r3, r3
 8003048:	b29a      	uxth	r2, r3
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	3301      	adds	r3, #1
 8003052:	60bb      	str	r3, [r7, #8]
 8003054:	e024      	b.n	80030a0 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	9300      	str	r3, [sp, #0]
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	2200      	movs	r2, #0
 800305e:	2120      	movs	r1, #32
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f000 f82d 	bl	80030c0 <UART_WaitOnFlagUntilTimeout>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d001      	beq.n	8003070 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e023      	b.n	80030b8 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	691b      	ldr	r3, [r3, #16]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d108      	bne.n	800308a <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6859      	ldr	r1, [r3, #4]
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	1c5a      	adds	r2, r3, #1
 8003082:	60ba      	str	r2, [r7, #8]
 8003084:	b2ca      	uxtb	r2, r1
 8003086:	701a      	strb	r2, [r3, #0]
 8003088:	e00a      	b.n	80030a0 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	b2da      	uxtb	r2, r3
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	1c59      	adds	r1, r3, #1
 8003096:	60b9      	str	r1, [r7, #8]
 8003098:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d19d      	bne.n	8002fe6 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2220      	movs	r2, #32
 80030ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80030b2:	2300      	movs	r3, #0
 80030b4:	e000      	b.n	80030b8 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80030b6:	2302      	movs	r3, #2
  }
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3718      	adds	r7, #24
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	603b      	str	r3, [r7, #0]
 80030cc:	4613      	mov	r3, r2
 80030ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030d0:	e02c      	b.n	800312c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d8:	d028      	beq.n	800312c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d007      	beq.n	80030f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80030e0:	f7fe f9c6 	bl	8001470 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d21d      	bcs.n	800312c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68da      	ldr	r2, [r3, #12]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80030fe:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	695a      	ldr	r2, [r3, #20]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f022 0201 	bic.w	r2, r2, #1
 800310e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2220      	movs	r2, #32
 8003114:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2220      	movs	r2, #32
 800311c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e00f      	b.n	800314c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	4013      	ands	r3, r2
 8003136:	68ba      	ldr	r2, [r7, #8]
 8003138:	429a      	cmp	r2, r3
 800313a:	bf0c      	ite	eq
 800313c:	2301      	moveq	r3, #1
 800313e:	2300      	movne	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	461a      	mov	r2, r3
 8003144:	79fb      	ldrb	r3, [r7, #7]
 8003146:	429a      	cmp	r2, r3
 8003148:	d0c3      	beq.n	80030d2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800314a:	2300      	movs	r3, #0
}
 800314c:	4618      	mov	r0, r3
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003158:	b085      	sub	sp, #20
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	68da      	ldr	r2, [r3, #12]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	430a      	orrs	r2, r1
 8003172:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	689a      	ldr	r2, [r3, #8]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	431a      	orrs	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	431a      	orrs	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	69db      	ldr	r3, [r3, #28]
 8003188:	4313      	orrs	r3, r2
 800318a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003196:	f023 030c 	bic.w	r3, r3, #12
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	6812      	ldr	r2, [r2, #0]
 800319e:	68f9      	ldr	r1, [r7, #12]
 80031a0:	430b      	orrs	r3, r1
 80031a2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	699a      	ldr	r2, [r3, #24]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031c2:	f040 818b 	bne.w	80034dc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4ac1      	ldr	r2, [pc, #772]	; (80034d0 <UART_SetConfig+0x37c>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d005      	beq.n	80031dc <UART_SetConfig+0x88>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4abf      	ldr	r2, [pc, #764]	; (80034d4 <UART_SetConfig+0x380>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	f040 80bd 	bne.w	8003356 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80031dc:	f7ff fcd6 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 80031e0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	461d      	mov	r5, r3
 80031e6:	f04f 0600 	mov.w	r6, #0
 80031ea:	46a8      	mov	r8, r5
 80031ec:	46b1      	mov	r9, r6
 80031ee:	eb18 0308 	adds.w	r3, r8, r8
 80031f2:	eb49 0409 	adc.w	r4, r9, r9
 80031f6:	4698      	mov	r8, r3
 80031f8:	46a1      	mov	r9, r4
 80031fa:	eb18 0805 	adds.w	r8, r8, r5
 80031fe:	eb49 0906 	adc.w	r9, r9, r6
 8003202:	f04f 0100 	mov.w	r1, #0
 8003206:	f04f 0200 	mov.w	r2, #0
 800320a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800320e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003212:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003216:	4688      	mov	r8, r1
 8003218:	4691      	mov	r9, r2
 800321a:	eb18 0005 	adds.w	r0, r8, r5
 800321e:	eb49 0106 	adc.w	r1, r9, r6
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	461d      	mov	r5, r3
 8003228:	f04f 0600 	mov.w	r6, #0
 800322c:	196b      	adds	r3, r5, r5
 800322e:	eb46 0406 	adc.w	r4, r6, r6
 8003232:	461a      	mov	r2, r3
 8003234:	4623      	mov	r3, r4
 8003236:	f7fd f823 	bl	8000280 <__aeabi_uldivmod>
 800323a:	4603      	mov	r3, r0
 800323c:	460c      	mov	r4, r1
 800323e:	461a      	mov	r2, r3
 8003240:	4ba5      	ldr	r3, [pc, #660]	; (80034d8 <UART_SetConfig+0x384>)
 8003242:	fba3 2302 	umull	r2, r3, r3, r2
 8003246:	095b      	lsrs	r3, r3, #5
 8003248:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	461d      	mov	r5, r3
 8003250:	f04f 0600 	mov.w	r6, #0
 8003254:	46a9      	mov	r9, r5
 8003256:	46b2      	mov	sl, r6
 8003258:	eb19 0309 	adds.w	r3, r9, r9
 800325c:	eb4a 040a 	adc.w	r4, sl, sl
 8003260:	4699      	mov	r9, r3
 8003262:	46a2      	mov	sl, r4
 8003264:	eb19 0905 	adds.w	r9, r9, r5
 8003268:	eb4a 0a06 	adc.w	sl, sl, r6
 800326c:	f04f 0100 	mov.w	r1, #0
 8003270:	f04f 0200 	mov.w	r2, #0
 8003274:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003278:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800327c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003280:	4689      	mov	r9, r1
 8003282:	4692      	mov	sl, r2
 8003284:	eb19 0005 	adds.w	r0, r9, r5
 8003288:	eb4a 0106 	adc.w	r1, sl, r6
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	461d      	mov	r5, r3
 8003292:	f04f 0600 	mov.w	r6, #0
 8003296:	196b      	adds	r3, r5, r5
 8003298:	eb46 0406 	adc.w	r4, r6, r6
 800329c:	461a      	mov	r2, r3
 800329e:	4623      	mov	r3, r4
 80032a0:	f7fc ffee 	bl	8000280 <__aeabi_uldivmod>
 80032a4:	4603      	mov	r3, r0
 80032a6:	460c      	mov	r4, r1
 80032a8:	461a      	mov	r2, r3
 80032aa:	4b8b      	ldr	r3, [pc, #556]	; (80034d8 <UART_SetConfig+0x384>)
 80032ac:	fba3 1302 	umull	r1, r3, r3, r2
 80032b0:	095b      	lsrs	r3, r3, #5
 80032b2:	2164      	movs	r1, #100	; 0x64
 80032b4:	fb01 f303 	mul.w	r3, r1, r3
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	3332      	adds	r3, #50	; 0x32
 80032be:	4a86      	ldr	r2, [pc, #536]	; (80034d8 <UART_SetConfig+0x384>)
 80032c0:	fba2 2303 	umull	r2, r3, r2, r3
 80032c4:	095b      	lsrs	r3, r3, #5
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80032cc:	4498      	add	r8, r3
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	461d      	mov	r5, r3
 80032d2:	f04f 0600 	mov.w	r6, #0
 80032d6:	46a9      	mov	r9, r5
 80032d8:	46b2      	mov	sl, r6
 80032da:	eb19 0309 	adds.w	r3, r9, r9
 80032de:	eb4a 040a 	adc.w	r4, sl, sl
 80032e2:	4699      	mov	r9, r3
 80032e4:	46a2      	mov	sl, r4
 80032e6:	eb19 0905 	adds.w	r9, r9, r5
 80032ea:	eb4a 0a06 	adc.w	sl, sl, r6
 80032ee:	f04f 0100 	mov.w	r1, #0
 80032f2:	f04f 0200 	mov.w	r2, #0
 80032f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032fa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80032fe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003302:	4689      	mov	r9, r1
 8003304:	4692      	mov	sl, r2
 8003306:	eb19 0005 	adds.w	r0, r9, r5
 800330a:	eb4a 0106 	adc.w	r1, sl, r6
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	461d      	mov	r5, r3
 8003314:	f04f 0600 	mov.w	r6, #0
 8003318:	196b      	adds	r3, r5, r5
 800331a:	eb46 0406 	adc.w	r4, r6, r6
 800331e:	461a      	mov	r2, r3
 8003320:	4623      	mov	r3, r4
 8003322:	f7fc ffad 	bl	8000280 <__aeabi_uldivmod>
 8003326:	4603      	mov	r3, r0
 8003328:	460c      	mov	r4, r1
 800332a:	461a      	mov	r2, r3
 800332c:	4b6a      	ldr	r3, [pc, #424]	; (80034d8 <UART_SetConfig+0x384>)
 800332e:	fba3 1302 	umull	r1, r3, r3, r2
 8003332:	095b      	lsrs	r3, r3, #5
 8003334:	2164      	movs	r1, #100	; 0x64
 8003336:	fb01 f303 	mul.w	r3, r1, r3
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	00db      	lsls	r3, r3, #3
 800333e:	3332      	adds	r3, #50	; 0x32
 8003340:	4a65      	ldr	r2, [pc, #404]	; (80034d8 <UART_SetConfig+0x384>)
 8003342:	fba2 2303 	umull	r2, r3, r2, r3
 8003346:	095b      	lsrs	r3, r3, #5
 8003348:	f003 0207 	and.w	r2, r3, #7
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4442      	add	r2, r8
 8003352:	609a      	str	r2, [r3, #8]
 8003354:	e26f      	b.n	8003836 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003356:	f7ff fc05 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 800335a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	461d      	mov	r5, r3
 8003360:	f04f 0600 	mov.w	r6, #0
 8003364:	46a8      	mov	r8, r5
 8003366:	46b1      	mov	r9, r6
 8003368:	eb18 0308 	adds.w	r3, r8, r8
 800336c:	eb49 0409 	adc.w	r4, r9, r9
 8003370:	4698      	mov	r8, r3
 8003372:	46a1      	mov	r9, r4
 8003374:	eb18 0805 	adds.w	r8, r8, r5
 8003378:	eb49 0906 	adc.w	r9, r9, r6
 800337c:	f04f 0100 	mov.w	r1, #0
 8003380:	f04f 0200 	mov.w	r2, #0
 8003384:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003388:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800338c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003390:	4688      	mov	r8, r1
 8003392:	4691      	mov	r9, r2
 8003394:	eb18 0005 	adds.w	r0, r8, r5
 8003398:	eb49 0106 	adc.w	r1, r9, r6
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	461d      	mov	r5, r3
 80033a2:	f04f 0600 	mov.w	r6, #0
 80033a6:	196b      	adds	r3, r5, r5
 80033a8:	eb46 0406 	adc.w	r4, r6, r6
 80033ac:	461a      	mov	r2, r3
 80033ae:	4623      	mov	r3, r4
 80033b0:	f7fc ff66 	bl	8000280 <__aeabi_uldivmod>
 80033b4:	4603      	mov	r3, r0
 80033b6:	460c      	mov	r4, r1
 80033b8:	461a      	mov	r2, r3
 80033ba:	4b47      	ldr	r3, [pc, #284]	; (80034d8 <UART_SetConfig+0x384>)
 80033bc:	fba3 2302 	umull	r2, r3, r3, r2
 80033c0:	095b      	lsrs	r3, r3, #5
 80033c2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	461d      	mov	r5, r3
 80033ca:	f04f 0600 	mov.w	r6, #0
 80033ce:	46a9      	mov	r9, r5
 80033d0:	46b2      	mov	sl, r6
 80033d2:	eb19 0309 	adds.w	r3, r9, r9
 80033d6:	eb4a 040a 	adc.w	r4, sl, sl
 80033da:	4699      	mov	r9, r3
 80033dc:	46a2      	mov	sl, r4
 80033de:	eb19 0905 	adds.w	r9, r9, r5
 80033e2:	eb4a 0a06 	adc.w	sl, sl, r6
 80033e6:	f04f 0100 	mov.w	r1, #0
 80033ea:	f04f 0200 	mov.w	r2, #0
 80033ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80033f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80033f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80033fa:	4689      	mov	r9, r1
 80033fc:	4692      	mov	sl, r2
 80033fe:	eb19 0005 	adds.w	r0, r9, r5
 8003402:	eb4a 0106 	adc.w	r1, sl, r6
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	461d      	mov	r5, r3
 800340c:	f04f 0600 	mov.w	r6, #0
 8003410:	196b      	adds	r3, r5, r5
 8003412:	eb46 0406 	adc.w	r4, r6, r6
 8003416:	461a      	mov	r2, r3
 8003418:	4623      	mov	r3, r4
 800341a:	f7fc ff31 	bl	8000280 <__aeabi_uldivmod>
 800341e:	4603      	mov	r3, r0
 8003420:	460c      	mov	r4, r1
 8003422:	461a      	mov	r2, r3
 8003424:	4b2c      	ldr	r3, [pc, #176]	; (80034d8 <UART_SetConfig+0x384>)
 8003426:	fba3 1302 	umull	r1, r3, r3, r2
 800342a:	095b      	lsrs	r3, r3, #5
 800342c:	2164      	movs	r1, #100	; 0x64
 800342e:	fb01 f303 	mul.w	r3, r1, r3
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	3332      	adds	r3, #50	; 0x32
 8003438:	4a27      	ldr	r2, [pc, #156]	; (80034d8 <UART_SetConfig+0x384>)
 800343a:	fba2 2303 	umull	r2, r3, r2, r3
 800343e:	095b      	lsrs	r3, r3, #5
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003446:	4498      	add	r8, r3
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	461d      	mov	r5, r3
 800344c:	f04f 0600 	mov.w	r6, #0
 8003450:	46a9      	mov	r9, r5
 8003452:	46b2      	mov	sl, r6
 8003454:	eb19 0309 	adds.w	r3, r9, r9
 8003458:	eb4a 040a 	adc.w	r4, sl, sl
 800345c:	4699      	mov	r9, r3
 800345e:	46a2      	mov	sl, r4
 8003460:	eb19 0905 	adds.w	r9, r9, r5
 8003464:	eb4a 0a06 	adc.w	sl, sl, r6
 8003468:	f04f 0100 	mov.w	r1, #0
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003474:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003478:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800347c:	4689      	mov	r9, r1
 800347e:	4692      	mov	sl, r2
 8003480:	eb19 0005 	adds.w	r0, r9, r5
 8003484:	eb4a 0106 	adc.w	r1, sl, r6
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	461d      	mov	r5, r3
 800348e:	f04f 0600 	mov.w	r6, #0
 8003492:	196b      	adds	r3, r5, r5
 8003494:	eb46 0406 	adc.w	r4, r6, r6
 8003498:	461a      	mov	r2, r3
 800349a:	4623      	mov	r3, r4
 800349c:	f7fc fef0 	bl	8000280 <__aeabi_uldivmod>
 80034a0:	4603      	mov	r3, r0
 80034a2:	460c      	mov	r4, r1
 80034a4:	461a      	mov	r2, r3
 80034a6:	4b0c      	ldr	r3, [pc, #48]	; (80034d8 <UART_SetConfig+0x384>)
 80034a8:	fba3 1302 	umull	r1, r3, r3, r2
 80034ac:	095b      	lsrs	r3, r3, #5
 80034ae:	2164      	movs	r1, #100	; 0x64
 80034b0:	fb01 f303 	mul.w	r3, r1, r3
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	3332      	adds	r3, #50	; 0x32
 80034ba:	4a07      	ldr	r2, [pc, #28]	; (80034d8 <UART_SetConfig+0x384>)
 80034bc:	fba2 2303 	umull	r2, r3, r2, r3
 80034c0:	095b      	lsrs	r3, r3, #5
 80034c2:	f003 0207 	and.w	r2, r3, #7
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4442      	add	r2, r8
 80034cc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80034ce:	e1b2      	b.n	8003836 <UART_SetConfig+0x6e2>
 80034d0:	40011000 	.word	0x40011000
 80034d4:	40011400 	.word	0x40011400
 80034d8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4ad7      	ldr	r2, [pc, #860]	; (8003840 <UART_SetConfig+0x6ec>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d005      	beq.n	80034f2 <UART_SetConfig+0x39e>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4ad6      	ldr	r2, [pc, #856]	; (8003844 <UART_SetConfig+0x6f0>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	f040 80d1 	bne.w	8003694 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80034f2:	f7ff fb4b 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 80034f6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	469a      	mov	sl, r3
 80034fc:	f04f 0b00 	mov.w	fp, #0
 8003500:	46d0      	mov	r8, sl
 8003502:	46d9      	mov	r9, fp
 8003504:	eb18 0308 	adds.w	r3, r8, r8
 8003508:	eb49 0409 	adc.w	r4, r9, r9
 800350c:	4698      	mov	r8, r3
 800350e:	46a1      	mov	r9, r4
 8003510:	eb18 080a 	adds.w	r8, r8, sl
 8003514:	eb49 090b 	adc.w	r9, r9, fp
 8003518:	f04f 0100 	mov.w	r1, #0
 800351c:	f04f 0200 	mov.w	r2, #0
 8003520:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003524:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003528:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800352c:	4688      	mov	r8, r1
 800352e:	4691      	mov	r9, r2
 8003530:	eb1a 0508 	adds.w	r5, sl, r8
 8003534:	eb4b 0609 	adc.w	r6, fp, r9
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	4619      	mov	r1, r3
 800353e:	f04f 0200 	mov.w	r2, #0
 8003542:	f04f 0300 	mov.w	r3, #0
 8003546:	f04f 0400 	mov.w	r4, #0
 800354a:	0094      	lsls	r4, r2, #2
 800354c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003550:	008b      	lsls	r3, r1, #2
 8003552:	461a      	mov	r2, r3
 8003554:	4623      	mov	r3, r4
 8003556:	4628      	mov	r0, r5
 8003558:	4631      	mov	r1, r6
 800355a:	f7fc fe91 	bl	8000280 <__aeabi_uldivmod>
 800355e:	4603      	mov	r3, r0
 8003560:	460c      	mov	r4, r1
 8003562:	461a      	mov	r2, r3
 8003564:	4bb8      	ldr	r3, [pc, #736]	; (8003848 <UART_SetConfig+0x6f4>)
 8003566:	fba3 2302 	umull	r2, r3, r3, r2
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	469b      	mov	fp, r3
 8003574:	f04f 0c00 	mov.w	ip, #0
 8003578:	46d9      	mov	r9, fp
 800357a:	46e2      	mov	sl, ip
 800357c:	eb19 0309 	adds.w	r3, r9, r9
 8003580:	eb4a 040a 	adc.w	r4, sl, sl
 8003584:	4699      	mov	r9, r3
 8003586:	46a2      	mov	sl, r4
 8003588:	eb19 090b 	adds.w	r9, r9, fp
 800358c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003590:	f04f 0100 	mov.w	r1, #0
 8003594:	f04f 0200 	mov.w	r2, #0
 8003598:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800359c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80035a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80035a4:	4689      	mov	r9, r1
 80035a6:	4692      	mov	sl, r2
 80035a8:	eb1b 0509 	adds.w	r5, fp, r9
 80035ac:	eb4c 060a 	adc.w	r6, ip, sl
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	4619      	mov	r1, r3
 80035b6:	f04f 0200 	mov.w	r2, #0
 80035ba:	f04f 0300 	mov.w	r3, #0
 80035be:	f04f 0400 	mov.w	r4, #0
 80035c2:	0094      	lsls	r4, r2, #2
 80035c4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80035c8:	008b      	lsls	r3, r1, #2
 80035ca:	461a      	mov	r2, r3
 80035cc:	4623      	mov	r3, r4
 80035ce:	4628      	mov	r0, r5
 80035d0:	4631      	mov	r1, r6
 80035d2:	f7fc fe55 	bl	8000280 <__aeabi_uldivmod>
 80035d6:	4603      	mov	r3, r0
 80035d8:	460c      	mov	r4, r1
 80035da:	461a      	mov	r2, r3
 80035dc:	4b9a      	ldr	r3, [pc, #616]	; (8003848 <UART_SetConfig+0x6f4>)
 80035de:	fba3 1302 	umull	r1, r3, r3, r2
 80035e2:	095b      	lsrs	r3, r3, #5
 80035e4:	2164      	movs	r1, #100	; 0x64
 80035e6:	fb01 f303 	mul.w	r3, r1, r3
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	011b      	lsls	r3, r3, #4
 80035ee:	3332      	adds	r3, #50	; 0x32
 80035f0:	4a95      	ldr	r2, [pc, #596]	; (8003848 <UART_SetConfig+0x6f4>)
 80035f2:	fba2 2303 	umull	r2, r3, r2, r3
 80035f6:	095b      	lsrs	r3, r3, #5
 80035f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035fc:	4498      	add	r8, r3
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	469b      	mov	fp, r3
 8003602:	f04f 0c00 	mov.w	ip, #0
 8003606:	46d9      	mov	r9, fp
 8003608:	46e2      	mov	sl, ip
 800360a:	eb19 0309 	adds.w	r3, r9, r9
 800360e:	eb4a 040a 	adc.w	r4, sl, sl
 8003612:	4699      	mov	r9, r3
 8003614:	46a2      	mov	sl, r4
 8003616:	eb19 090b 	adds.w	r9, r9, fp
 800361a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800361e:	f04f 0100 	mov.w	r1, #0
 8003622:	f04f 0200 	mov.w	r2, #0
 8003626:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800362a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800362e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003632:	4689      	mov	r9, r1
 8003634:	4692      	mov	sl, r2
 8003636:	eb1b 0509 	adds.w	r5, fp, r9
 800363a:	eb4c 060a 	adc.w	r6, ip, sl
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	4619      	mov	r1, r3
 8003644:	f04f 0200 	mov.w	r2, #0
 8003648:	f04f 0300 	mov.w	r3, #0
 800364c:	f04f 0400 	mov.w	r4, #0
 8003650:	0094      	lsls	r4, r2, #2
 8003652:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003656:	008b      	lsls	r3, r1, #2
 8003658:	461a      	mov	r2, r3
 800365a:	4623      	mov	r3, r4
 800365c:	4628      	mov	r0, r5
 800365e:	4631      	mov	r1, r6
 8003660:	f7fc fe0e 	bl	8000280 <__aeabi_uldivmod>
 8003664:	4603      	mov	r3, r0
 8003666:	460c      	mov	r4, r1
 8003668:	461a      	mov	r2, r3
 800366a:	4b77      	ldr	r3, [pc, #476]	; (8003848 <UART_SetConfig+0x6f4>)
 800366c:	fba3 1302 	umull	r1, r3, r3, r2
 8003670:	095b      	lsrs	r3, r3, #5
 8003672:	2164      	movs	r1, #100	; 0x64
 8003674:	fb01 f303 	mul.w	r3, r1, r3
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	011b      	lsls	r3, r3, #4
 800367c:	3332      	adds	r3, #50	; 0x32
 800367e:	4a72      	ldr	r2, [pc, #456]	; (8003848 <UART_SetConfig+0x6f4>)
 8003680:	fba2 2303 	umull	r2, r3, r2, r3
 8003684:	095b      	lsrs	r3, r3, #5
 8003686:	f003 020f 	and.w	r2, r3, #15
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4442      	add	r2, r8
 8003690:	609a      	str	r2, [r3, #8]
 8003692:	e0d0      	b.n	8003836 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003694:	f7ff fa66 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 8003698:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	469a      	mov	sl, r3
 800369e:	f04f 0b00 	mov.w	fp, #0
 80036a2:	46d0      	mov	r8, sl
 80036a4:	46d9      	mov	r9, fp
 80036a6:	eb18 0308 	adds.w	r3, r8, r8
 80036aa:	eb49 0409 	adc.w	r4, r9, r9
 80036ae:	4698      	mov	r8, r3
 80036b0:	46a1      	mov	r9, r4
 80036b2:	eb18 080a 	adds.w	r8, r8, sl
 80036b6:	eb49 090b 	adc.w	r9, r9, fp
 80036ba:	f04f 0100 	mov.w	r1, #0
 80036be:	f04f 0200 	mov.w	r2, #0
 80036c2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80036c6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80036ca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80036ce:	4688      	mov	r8, r1
 80036d0:	4691      	mov	r9, r2
 80036d2:	eb1a 0508 	adds.w	r5, sl, r8
 80036d6:	eb4b 0609 	adc.w	r6, fp, r9
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	4619      	mov	r1, r3
 80036e0:	f04f 0200 	mov.w	r2, #0
 80036e4:	f04f 0300 	mov.w	r3, #0
 80036e8:	f04f 0400 	mov.w	r4, #0
 80036ec:	0094      	lsls	r4, r2, #2
 80036ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80036f2:	008b      	lsls	r3, r1, #2
 80036f4:	461a      	mov	r2, r3
 80036f6:	4623      	mov	r3, r4
 80036f8:	4628      	mov	r0, r5
 80036fa:	4631      	mov	r1, r6
 80036fc:	f7fc fdc0 	bl	8000280 <__aeabi_uldivmod>
 8003700:	4603      	mov	r3, r0
 8003702:	460c      	mov	r4, r1
 8003704:	461a      	mov	r2, r3
 8003706:	4b50      	ldr	r3, [pc, #320]	; (8003848 <UART_SetConfig+0x6f4>)
 8003708:	fba3 2302 	umull	r2, r3, r3, r2
 800370c:	095b      	lsrs	r3, r3, #5
 800370e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	469b      	mov	fp, r3
 8003716:	f04f 0c00 	mov.w	ip, #0
 800371a:	46d9      	mov	r9, fp
 800371c:	46e2      	mov	sl, ip
 800371e:	eb19 0309 	adds.w	r3, r9, r9
 8003722:	eb4a 040a 	adc.w	r4, sl, sl
 8003726:	4699      	mov	r9, r3
 8003728:	46a2      	mov	sl, r4
 800372a:	eb19 090b 	adds.w	r9, r9, fp
 800372e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003732:	f04f 0100 	mov.w	r1, #0
 8003736:	f04f 0200 	mov.w	r2, #0
 800373a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800373e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003742:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003746:	4689      	mov	r9, r1
 8003748:	4692      	mov	sl, r2
 800374a:	eb1b 0509 	adds.w	r5, fp, r9
 800374e:	eb4c 060a 	adc.w	r6, ip, sl
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	4619      	mov	r1, r3
 8003758:	f04f 0200 	mov.w	r2, #0
 800375c:	f04f 0300 	mov.w	r3, #0
 8003760:	f04f 0400 	mov.w	r4, #0
 8003764:	0094      	lsls	r4, r2, #2
 8003766:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800376a:	008b      	lsls	r3, r1, #2
 800376c:	461a      	mov	r2, r3
 800376e:	4623      	mov	r3, r4
 8003770:	4628      	mov	r0, r5
 8003772:	4631      	mov	r1, r6
 8003774:	f7fc fd84 	bl	8000280 <__aeabi_uldivmod>
 8003778:	4603      	mov	r3, r0
 800377a:	460c      	mov	r4, r1
 800377c:	461a      	mov	r2, r3
 800377e:	4b32      	ldr	r3, [pc, #200]	; (8003848 <UART_SetConfig+0x6f4>)
 8003780:	fba3 1302 	umull	r1, r3, r3, r2
 8003784:	095b      	lsrs	r3, r3, #5
 8003786:	2164      	movs	r1, #100	; 0x64
 8003788:	fb01 f303 	mul.w	r3, r1, r3
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	3332      	adds	r3, #50	; 0x32
 8003792:	4a2d      	ldr	r2, [pc, #180]	; (8003848 <UART_SetConfig+0x6f4>)
 8003794:	fba2 2303 	umull	r2, r3, r2, r3
 8003798:	095b      	lsrs	r3, r3, #5
 800379a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800379e:	4498      	add	r8, r3
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	469b      	mov	fp, r3
 80037a4:	f04f 0c00 	mov.w	ip, #0
 80037a8:	46d9      	mov	r9, fp
 80037aa:	46e2      	mov	sl, ip
 80037ac:	eb19 0309 	adds.w	r3, r9, r9
 80037b0:	eb4a 040a 	adc.w	r4, sl, sl
 80037b4:	4699      	mov	r9, r3
 80037b6:	46a2      	mov	sl, r4
 80037b8:	eb19 090b 	adds.w	r9, r9, fp
 80037bc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80037c0:	f04f 0100 	mov.w	r1, #0
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80037d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80037d4:	4689      	mov	r9, r1
 80037d6:	4692      	mov	sl, r2
 80037d8:	eb1b 0509 	adds.w	r5, fp, r9
 80037dc:	eb4c 060a 	adc.w	r6, ip, sl
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	4619      	mov	r1, r3
 80037e6:	f04f 0200 	mov.w	r2, #0
 80037ea:	f04f 0300 	mov.w	r3, #0
 80037ee:	f04f 0400 	mov.w	r4, #0
 80037f2:	0094      	lsls	r4, r2, #2
 80037f4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80037f8:	008b      	lsls	r3, r1, #2
 80037fa:	461a      	mov	r2, r3
 80037fc:	4623      	mov	r3, r4
 80037fe:	4628      	mov	r0, r5
 8003800:	4631      	mov	r1, r6
 8003802:	f7fc fd3d 	bl	8000280 <__aeabi_uldivmod>
 8003806:	4603      	mov	r3, r0
 8003808:	460c      	mov	r4, r1
 800380a:	461a      	mov	r2, r3
 800380c:	4b0e      	ldr	r3, [pc, #56]	; (8003848 <UART_SetConfig+0x6f4>)
 800380e:	fba3 1302 	umull	r1, r3, r3, r2
 8003812:	095b      	lsrs	r3, r3, #5
 8003814:	2164      	movs	r1, #100	; 0x64
 8003816:	fb01 f303 	mul.w	r3, r1, r3
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	011b      	lsls	r3, r3, #4
 800381e:	3332      	adds	r3, #50	; 0x32
 8003820:	4a09      	ldr	r2, [pc, #36]	; (8003848 <UART_SetConfig+0x6f4>)
 8003822:	fba2 2303 	umull	r2, r3, r2, r3
 8003826:	095b      	lsrs	r3, r3, #5
 8003828:	f003 020f 	and.w	r2, r3, #15
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4442      	add	r2, r8
 8003832:	609a      	str	r2, [r3, #8]
}
 8003834:	e7ff      	b.n	8003836 <UART_SetConfig+0x6e2>
 8003836:	bf00      	nop
 8003838:	3714      	adds	r7, #20
 800383a:	46bd      	mov	sp, r7
 800383c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003840:	40011000 	.word	0x40011000
 8003844:	40011400 	.word	0x40011400
 8003848:	51eb851f 	.word	0x51eb851f

0800384c <__errno>:
 800384c:	4b01      	ldr	r3, [pc, #4]	; (8003854 <__errno+0x8>)
 800384e:	6818      	ldr	r0, [r3, #0]
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	2000000c 	.word	0x2000000c

08003858 <__libc_init_array>:
 8003858:	b570      	push	{r4, r5, r6, lr}
 800385a:	4e0d      	ldr	r6, [pc, #52]	; (8003890 <__libc_init_array+0x38>)
 800385c:	4c0d      	ldr	r4, [pc, #52]	; (8003894 <__libc_init_array+0x3c>)
 800385e:	1ba4      	subs	r4, r4, r6
 8003860:	10a4      	asrs	r4, r4, #2
 8003862:	2500      	movs	r5, #0
 8003864:	42a5      	cmp	r5, r4
 8003866:	d109      	bne.n	800387c <__libc_init_array+0x24>
 8003868:	4e0b      	ldr	r6, [pc, #44]	; (8003898 <__libc_init_array+0x40>)
 800386a:	4c0c      	ldr	r4, [pc, #48]	; (800389c <__libc_init_array+0x44>)
 800386c:	f000 fc26 	bl	80040bc <_init>
 8003870:	1ba4      	subs	r4, r4, r6
 8003872:	10a4      	asrs	r4, r4, #2
 8003874:	2500      	movs	r5, #0
 8003876:	42a5      	cmp	r5, r4
 8003878:	d105      	bne.n	8003886 <__libc_init_array+0x2e>
 800387a:	bd70      	pop	{r4, r5, r6, pc}
 800387c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003880:	4798      	blx	r3
 8003882:	3501      	adds	r5, #1
 8003884:	e7ee      	b.n	8003864 <__libc_init_array+0xc>
 8003886:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800388a:	4798      	blx	r3
 800388c:	3501      	adds	r5, #1
 800388e:	e7f2      	b.n	8003876 <__libc_init_array+0x1e>
 8003890:	08004334 	.word	0x08004334
 8003894:	08004334 	.word	0x08004334
 8003898:	08004334 	.word	0x08004334
 800389c:	08004338 	.word	0x08004338

080038a0 <memset>:
 80038a0:	4402      	add	r2, r0
 80038a2:	4603      	mov	r3, r0
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d100      	bne.n	80038aa <memset+0xa>
 80038a8:	4770      	bx	lr
 80038aa:	f803 1b01 	strb.w	r1, [r3], #1
 80038ae:	e7f9      	b.n	80038a4 <memset+0x4>

080038b0 <_vsiprintf_r>:
 80038b0:	b500      	push	{lr}
 80038b2:	b09b      	sub	sp, #108	; 0x6c
 80038b4:	9100      	str	r1, [sp, #0]
 80038b6:	9104      	str	r1, [sp, #16]
 80038b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80038bc:	9105      	str	r1, [sp, #20]
 80038be:	9102      	str	r1, [sp, #8]
 80038c0:	4905      	ldr	r1, [pc, #20]	; (80038d8 <_vsiprintf_r+0x28>)
 80038c2:	9103      	str	r1, [sp, #12]
 80038c4:	4669      	mov	r1, sp
 80038c6:	f000 f86d 	bl	80039a4 <_svfiprintf_r>
 80038ca:	9b00      	ldr	r3, [sp, #0]
 80038cc:	2200      	movs	r2, #0
 80038ce:	701a      	strb	r2, [r3, #0]
 80038d0:	b01b      	add	sp, #108	; 0x6c
 80038d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80038d6:	bf00      	nop
 80038d8:	ffff0208 	.word	0xffff0208

080038dc <vsiprintf>:
 80038dc:	4613      	mov	r3, r2
 80038de:	460a      	mov	r2, r1
 80038e0:	4601      	mov	r1, r0
 80038e2:	4802      	ldr	r0, [pc, #8]	; (80038ec <vsiprintf+0x10>)
 80038e4:	6800      	ldr	r0, [r0, #0]
 80038e6:	f7ff bfe3 	b.w	80038b0 <_vsiprintf_r>
 80038ea:	bf00      	nop
 80038ec:	2000000c 	.word	0x2000000c

080038f0 <__ssputs_r>:
 80038f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038f4:	688e      	ldr	r6, [r1, #8]
 80038f6:	429e      	cmp	r6, r3
 80038f8:	4682      	mov	sl, r0
 80038fa:	460c      	mov	r4, r1
 80038fc:	4690      	mov	r8, r2
 80038fe:	4699      	mov	r9, r3
 8003900:	d837      	bhi.n	8003972 <__ssputs_r+0x82>
 8003902:	898a      	ldrh	r2, [r1, #12]
 8003904:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003908:	d031      	beq.n	800396e <__ssputs_r+0x7e>
 800390a:	6825      	ldr	r5, [r4, #0]
 800390c:	6909      	ldr	r1, [r1, #16]
 800390e:	1a6f      	subs	r7, r5, r1
 8003910:	6965      	ldr	r5, [r4, #20]
 8003912:	2302      	movs	r3, #2
 8003914:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003918:	fb95 f5f3 	sdiv	r5, r5, r3
 800391c:	f109 0301 	add.w	r3, r9, #1
 8003920:	443b      	add	r3, r7
 8003922:	429d      	cmp	r5, r3
 8003924:	bf38      	it	cc
 8003926:	461d      	movcc	r5, r3
 8003928:	0553      	lsls	r3, r2, #21
 800392a:	d530      	bpl.n	800398e <__ssputs_r+0x9e>
 800392c:	4629      	mov	r1, r5
 800392e:	f000 fb2b 	bl	8003f88 <_malloc_r>
 8003932:	4606      	mov	r6, r0
 8003934:	b950      	cbnz	r0, 800394c <__ssputs_r+0x5c>
 8003936:	230c      	movs	r3, #12
 8003938:	f8ca 3000 	str.w	r3, [sl]
 800393c:	89a3      	ldrh	r3, [r4, #12]
 800393e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003942:	81a3      	strh	r3, [r4, #12]
 8003944:	f04f 30ff 	mov.w	r0, #4294967295
 8003948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800394c:	463a      	mov	r2, r7
 800394e:	6921      	ldr	r1, [r4, #16]
 8003950:	f000 faa8 	bl	8003ea4 <memcpy>
 8003954:	89a3      	ldrh	r3, [r4, #12]
 8003956:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800395a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800395e:	81a3      	strh	r3, [r4, #12]
 8003960:	6126      	str	r6, [r4, #16]
 8003962:	6165      	str	r5, [r4, #20]
 8003964:	443e      	add	r6, r7
 8003966:	1bed      	subs	r5, r5, r7
 8003968:	6026      	str	r6, [r4, #0]
 800396a:	60a5      	str	r5, [r4, #8]
 800396c:	464e      	mov	r6, r9
 800396e:	454e      	cmp	r6, r9
 8003970:	d900      	bls.n	8003974 <__ssputs_r+0x84>
 8003972:	464e      	mov	r6, r9
 8003974:	4632      	mov	r2, r6
 8003976:	4641      	mov	r1, r8
 8003978:	6820      	ldr	r0, [r4, #0]
 800397a:	f000 fa9e 	bl	8003eba <memmove>
 800397e:	68a3      	ldr	r3, [r4, #8]
 8003980:	1b9b      	subs	r3, r3, r6
 8003982:	60a3      	str	r3, [r4, #8]
 8003984:	6823      	ldr	r3, [r4, #0]
 8003986:	441e      	add	r6, r3
 8003988:	6026      	str	r6, [r4, #0]
 800398a:	2000      	movs	r0, #0
 800398c:	e7dc      	b.n	8003948 <__ssputs_r+0x58>
 800398e:	462a      	mov	r2, r5
 8003990:	f000 fb54 	bl	800403c <_realloc_r>
 8003994:	4606      	mov	r6, r0
 8003996:	2800      	cmp	r0, #0
 8003998:	d1e2      	bne.n	8003960 <__ssputs_r+0x70>
 800399a:	6921      	ldr	r1, [r4, #16]
 800399c:	4650      	mov	r0, sl
 800399e:	f000 faa5 	bl	8003eec <_free_r>
 80039a2:	e7c8      	b.n	8003936 <__ssputs_r+0x46>

080039a4 <_svfiprintf_r>:
 80039a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039a8:	461d      	mov	r5, r3
 80039aa:	898b      	ldrh	r3, [r1, #12]
 80039ac:	061f      	lsls	r7, r3, #24
 80039ae:	b09d      	sub	sp, #116	; 0x74
 80039b0:	4680      	mov	r8, r0
 80039b2:	460c      	mov	r4, r1
 80039b4:	4616      	mov	r6, r2
 80039b6:	d50f      	bpl.n	80039d8 <_svfiprintf_r+0x34>
 80039b8:	690b      	ldr	r3, [r1, #16]
 80039ba:	b96b      	cbnz	r3, 80039d8 <_svfiprintf_r+0x34>
 80039bc:	2140      	movs	r1, #64	; 0x40
 80039be:	f000 fae3 	bl	8003f88 <_malloc_r>
 80039c2:	6020      	str	r0, [r4, #0]
 80039c4:	6120      	str	r0, [r4, #16]
 80039c6:	b928      	cbnz	r0, 80039d4 <_svfiprintf_r+0x30>
 80039c8:	230c      	movs	r3, #12
 80039ca:	f8c8 3000 	str.w	r3, [r8]
 80039ce:	f04f 30ff 	mov.w	r0, #4294967295
 80039d2:	e0c8      	b.n	8003b66 <_svfiprintf_r+0x1c2>
 80039d4:	2340      	movs	r3, #64	; 0x40
 80039d6:	6163      	str	r3, [r4, #20]
 80039d8:	2300      	movs	r3, #0
 80039da:	9309      	str	r3, [sp, #36]	; 0x24
 80039dc:	2320      	movs	r3, #32
 80039de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80039e2:	2330      	movs	r3, #48	; 0x30
 80039e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80039e8:	9503      	str	r5, [sp, #12]
 80039ea:	f04f 0b01 	mov.w	fp, #1
 80039ee:	4637      	mov	r7, r6
 80039f0:	463d      	mov	r5, r7
 80039f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80039f6:	b10b      	cbz	r3, 80039fc <_svfiprintf_r+0x58>
 80039f8:	2b25      	cmp	r3, #37	; 0x25
 80039fa:	d13e      	bne.n	8003a7a <_svfiprintf_r+0xd6>
 80039fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8003a00:	d00b      	beq.n	8003a1a <_svfiprintf_r+0x76>
 8003a02:	4653      	mov	r3, sl
 8003a04:	4632      	mov	r2, r6
 8003a06:	4621      	mov	r1, r4
 8003a08:	4640      	mov	r0, r8
 8003a0a:	f7ff ff71 	bl	80038f0 <__ssputs_r>
 8003a0e:	3001      	adds	r0, #1
 8003a10:	f000 80a4 	beq.w	8003b5c <_svfiprintf_r+0x1b8>
 8003a14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a16:	4453      	add	r3, sl
 8003a18:	9309      	str	r3, [sp, #36]	; 0x24
 8003a1a:	783b      	ldrb	r3, [r7, #0]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	f000 809d 	beq.w	8003b5c <_svfiprintf_r+0x1b8>
 8003a22:	2300      	movs	r3, #0
 8003a24:	f04f 32ff 	mov.w	r2, #4294967295
 8003a28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a2c:	9304      	str	r3, [sp, #16]
 8003a2e:	9307      	str	r3, [sp, #28]
 8003a30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003a34:	931a      	str	r3, [sp, #104]	; 0x68
 8003a36:	462f      	mov	r7, r5
 8003a38:	2205      	movs	r2, #5
 8003a3a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003a3e:	4850      	ldr	r0, [pc, #320]	; (8003b80 <_svfiprintf_r+0x1dc>)
 8003a40:	f7fc fbce 	bl	80001e0 <memchr>
 8003a44:	9b04      	ldr	r3, [sp, #16]
 8003a46:	b9d0      	cbnz	r0, 8003a7e <_svfiprintf_r+0xda>
 8003a48:	06d9      	lsls	r1, r3, #27
 8003a4a:	bf44      	itt	mi
 8003a4c:	2220      	movmi	r2, #32
 8003a4e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003a52:	071a      	lsls	r2, r3, #28
 8003a54:	bf44      	itt	mi
 8003a56:	222b      	movmi	r2, #43	; 0x2b
 8003a58:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003a5c:	782a      	ldrb	r2, [r5, #0]
 8003a5e:	2a2a      	cmp	r2, #42	; 0x2a
 8003a60:	d015      	beq.n	8003a8e <_svfiprintf_r+0xea>
 8003a62:	9a07      	ldr	r2, [sp, #28]
 8003a64:	462f      	mov	r7, r5
 8003a66:	2000      	movs	r0, #0
 8003a68:	250a      	movs	r5, #10
 8003a6a:	4639      	mov	r1, r7
 8003a6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a70:	3b30      	subs	r3, #48	; 0x30
 8003a72:	2b09      	cmp	r3, #9
 8003a74:	d94d      	bls.n	8003b12 <_svfiprintf_r+0x16e>
 8003a76:	b1b8      	cbz	r0, 8003aa8 <_svfiprintf_r+0x104>
 8003a78:	e00f      	b.n	8003a9a <_svfiprintf_r+0xf6>
 8003a7a:	462f      	mov	r7, r5
 8003a7c:	e7b8      	b.n	80039f0 <_svfiprintf_r+0x4c>
 8003a7e:	4a40      	ldr	r2, [pc, #256]	; (8003b80 <_svfiprintf_r+0x1dc>)
 8003a80:	1a80      	subs	r0, r0, r2
 8003a82:	fa0b f000 	lsl.w	r0, fp, r0
 8003a86:	4318      	orrs	r0, r3
 8003a88:	9004      	str	r0, [sp, #16]
 8003a8a:	463d      	mov	r5, r7
 8003a8c:	e7d3      	b.n	8003a36 <_svfiprintf_r+0x92>
 8003a8e:	9a03      	ldr	r2, [sp, #12]
 8003a90:	1d11      	adds	r1, r2, #4
 8003a92:	6812      	ldr	r2, [r2, #0]
 8003a94:	9103      	str	r1, [sp, #12]
 8003a96:	2a00      	cmp	r2, #0
 8003a98:	db01      	blt.n	8003a9e <_svfiprintf_r+0xfa>
 8003a9a:	9207      	str	r2, [sp, #28]
 8003a9c:	e004      	b.n	8003aa8 <_svfiprintf_r+0x104>
 8003a9e:	4252      	negs	r2, r2
 8003aa0:	f043 0302 	orr.w	r3, r3, #2
 8003aa4:	9207      	str	r2, [sp, #28]
 8003aa6:	9304      	str	r3, [sp, #16]
 8003aa8:	783b      	ldrb	r3, [r7, #0]
 8003aaa:	2b2e      	cmp	r3, #46	; 0x2e
 8003aac:	d10c      	bne.n	8003ac8 <_svfiprintf_r+0x124>
 8003aae:	787b      	ldrb	r3, [r7, #1]
 8003ab0:	2b2a      	cmp	r3, #42	; 0x2a
 8003ab2:	d133      	bne.n	8003b1c <_svfiprintf_r+0x178>
 8003ab4:	9b03      	ldr	r3, [sp, #12]
 8003ab6:	1d1a      	adds	r2, r3, #4
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	9203      	str	r2, [sp, #12]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	bfb8      	it	lt
 8003ac0:	f04f 33ff 	movlt.w	r3, #4294967295
 8003ac4:	3702      	adds	r7, #2
 8003ac6:	9305      	str	r3, [sp, #20]
 8003ac8:	4d2e      	ldr	r5, [pc, #184]	; (8003b84 <_svfiprintf_r+0x1e0>)
 8003aca:	7839      	ldrb	r1, [r7, #0]
 8003acc:	2203      	movs	r2, #3
 8003ace:	4628      	mov	r0, r5
 8003ad0:	f7fc fb86 	bl	80001e0 <memchr>
 8003ad4:	b138      	cbz	r0, 8003ae6 <_svfiprintf_r+0x142>
 8003ad6:	2340      	movs	r3, #64	; 0x40
 8003ad8:	1b40      	subs	r0, r0, r5
 8003ada:	fa03 f000 	lsl.w	r0, r3, r0
 8003ade:	9b04      	ldr	r3, [sp, #16]
 8003ae0:	4303      	orrs	r3, r0
 8003ae2:	3701      	adds	r7, #1
 8003ae4:	9304      	str	r3, [sp, #16]
 8003ae6:	7839      	ldrb	r1, [r7, #0]
 8003ae8:	4827      	ldr	r0, [pc, #156]	; (8003b88 <_svfiprintf_r+0x1e4>)
 8003aea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003aee:	2206      	movs	r2, #6
 8003af0:	1c7e      	adds	r6, r7, #1
 8003af2:	f7fc fb75 	bl	80001e0 <memchr>
 8003af6:	2800      	cmp	r0, #0
 8003af8:	d038      	beq.n	8003b6c <_svfiprintf_r+0x1c8>
 8003afa:	4b24      	ldr	r3, [pc, #144]	; (8003b8c <_svfiprintf_r+0x1e8>)
 8003afc:	bb13      	cbnz	r3, 8003b44 <_svfiprintf_r+0x1a0>
 8003afe:	9b03      	ldr	r3, [sp, #12]
 8003b00:	3307      	adds	r3, #7
 8003b02:	f023 0307 	bic.w	r3, r3, #7
 8003b06:	3308      	adds	r3, #8
 8003b08:	9303      	str	r3, [sp, #12]
 8003b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b0c:	444b      	add	r3, r9
 8003b0e:	9309      	str	r3, [sp, #36]	; 0x24
 8003b10:	e76d      	b.n	80039ee <_svfiprintf_r+0x4a>
 8003b12:	fb05 3202 	mla	r2, r5, r2, r3
 8003b16:	2001      	movs	r0, #1
 8003b18:	460f      	mov	r7, r1
 8003b1a:	e7a6      	b.n	8003a6a <_svfiprintf_r+0xc6>
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	3701      	adds	r7, #1
 8003b20:	9305      	str	r3, [sp, #20]
 8003b22:	4619      	mov	r1, r3
 8003b24:	250a      	movs	r5, #10
 8003b26:	4638      	mov	r0, r7
 8003b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b2c:	3a30      	subs	r2, #48	; 0x30
 8003b2e:	2a09      	cmp	r2, #9
 8003b30:	d903      	bls.n	8003b3a <_svfiprintf_r+0x196>
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0c8      	beq.n	8003ac8 <_svfiprintf_r+0x124>
 8003b36:	9105      	str	r1, [sp, #20]
 8003b38:	e7c6      	b.n	8003ac8 <_svfiprintf_r+0x124>
 8003b3a:	fb05 2101 	mla	r1, r5, r1, r2
 8003b3e:	2301      	movs	r3, #1
 8003b40:	4607      	mov	r7, r0
 8003b42:	e7f0      	b.n	8003b26 <_svfiprintf_r+0x182>
 8003b44:	ab03      	add	r3, sp, #12
 8003b46:	9300      	str	r3, [sp, #0]
 8003b48:	4622      	mov	r2, r4
 8003b4a:	4b11      	ldr	r3, [pc, #68]	; (8003b90 <_svfiprintf_r+0x1ec>)
 8003b4c:	a904      	add	r1, sp, #16
 8003b4e:	4640      	mov	r0, r8
 8003b50:	f3af 8000 	nop.w
 8003b54:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003b58:	4681      	mov	r9, r0
 8003b5a:	d1d6      	bne.n	8003b0a <_svfiprintf_r+0x166>
 8003b5c:	89a3      	ldrh	r3, [r4, #12]
 8003b5e:	065b      	lsls	r3, r3, #25
 8003b60:	f53f af35 	bmi.w	80039ce <_svfiprintf_r+0x2a>
 8003b64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003b66:	b01d      	add	sp, #116	; 0x74
 8003b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b6c:	ab03      	add	r3, sp, #12
 8003b6e:	9300      	str	r3, [sp, #0]
 8003b70:	4622      	mov	r2, r4
 8003b72:	4b07      	ldr	r3, [pc, #28]	; (8003b90 <_svfiprintf_r+0x1ec>)
 8003b74:	a904      	add	r1, sp, #16
 8003b76:	4640      	mov	r0, r8
 8003b78:	f000 f882 	bl	8003c80 <_printf_i>
 8003b7c:	e7ea      	b.n	8003b54 <_svfiprintf_r+0x1b0>
 8003b7e:	bf00      	nop
 8003b80:	080042f8 	.word	0x080042f8
 8003b84:	080042fe 	.word	0x080042fe
 8003b88:	08004302 	.word	0x08004302
 8003b8c:	00000000 	.word	0x00000000
 8003b90:	080038f1 	.word	0x080038f1

08003b94 <_printf_common>:
 8003b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b98:	4691      	mov	r9, r2
 8003b9a:	461f      	mov	r7, r3
 8003b9c:	688a      	ldr	r2, [r1, #8]
 8003b9e:	690b      	ldr	r3, [r1, #16]
 8003ba0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	bfb8      	it	lt
 8003ba8:	4613      	movlt	r3, r2
 8003baa:	f8c9 3000 	str.w	r3, [r9]
 8003bae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003bb2:	4606      	mov	r6, r0
 8003bb4:	460c      	mov	r4, r1
 8003bb6:	b112      	cbz	r2, 8003bbe <_printf_common+0x2a>
 8003bb8:	3301      	adds	r3, #1
 8003bba:	f8c9 3000 	str.w	r3, [r9]
 8003bbe:	6823      	ldr	r3, [r4, #0]
 8003bc0:	0699      	lsls	r1, r3, #26
 8003bc2:	bf42      	ittt	mi
 8003bc4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003bc8:	3302      	addmi	r3, #2
 8003bca:	f8c9 3000 	strmi.w	r3, [r9]
 8003bce:	6825      	ldr	r5, [r4, #0]
 8003bd0:	f015 0506 	ands.w	r5, r5, #6
 8003bd4:	d107      	bne.n	8003be6 <_printf_common+0x52>
 8003bd6:	f104 0a19 	add.w	sl, r4, #25
 8003bda:	68e3      	ldr	r3, [r4, #12]
 8003bdc:	f8d9 2000 	ldr.w	r2, [r9]
 8003be0:	1a9b      	subs	r3, r3, r2
 8003be2:	42ab      	cmp	r3, r5
 8003be4:	dc28      	bgt.n	8003c38 <_printf_common+0xa4>
 8003be6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003bea:	6822      	ldr	r2, [r4, #0]
 8003bec:	3300      	adds	r3, #0
 8003bee:	bf18      	it	ne
 8003bf0:	2301      	movne	r3, #1
 8003bf2:	0692      	lsls	r2, r2, #26
 8003bf4:	d42d      	bmi.n	8003c52 <_printf_common+0xbe>
 8003bf6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003bfa:	4639      	mov	r1, r7
 8003bfc:	4630      	mov	r0, r6
 8003bfe:	47c0      	blx	r8
 8003c00:	3001      	adds	r0, #1
 8003c02:	d020      	beq.n	8003c46 <_printf_common+0xb2>
 8003c04:	6823      	ldr	r3, [r4, #0]
 8003c06:	68e5      	ldr	r5, [r4, #12]
 8003c08:	f8d9 2000 	ldr.w	r2, [r9]
 8003c0c:	f003 0306 	and.w	r3, r3, #6
 8003c10:	2b04      	cmp	r3, #4
 8003c12:	bf08      	it	eq
 8003c14:	1aad      	subeq	r5, r5, r2
 8003c16:	68a3      	ldr	r3, [r4, #8]
 8003c18:	6922      	ldr	r2, [r4, #16]
 8003c1a:	bf0c      	ite	eq
 8003c1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c20:	2500      	movne	r5, #0
 8003c22:	4293      	cmp	r3, r2
 8003c24:	bfc4      	itt	gt
 8003c26:	1a9b      	subgt	r3, r3, r2
 8003c28:	18ed      	addgt	r5, r5, r3
 8003c2a:	f04f 0900 	mov.w	r9, #0
 8003c2e:	341a      	adds	r4, #26
 8003c30:	454d      	cmp	r5, r9
 8003c32:	d11a      	bne.n	8003c6a <_printf_common+0xd6>
 8003c34:	2000      	movs	r0, #0
 8003c36:	e008      	b.n	8003c4a <_printf_common+0xb6>
 8003c38:	2301      	movs	r3, #1
 8003c3a:	4652      	mov	r2, sl
 8003c3c:	4639      	mov	r1, r7
 8003c3e:	4630      	mov	r0, r6
 8003c40:	47c0      	blx	r8
 8003c42:	3001      	adds	r0, #1
 8003c44:	d103      	bne.n	8003c4e <_printf_common+0xba>
 8003c46:	f04f 30ff 	mov.w	r0, #4294967295
 8003c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c4e:	3501      	adds	r5, #1
 8003c50:	e7c3      	b.n	8003bda <_printf_common+0x46>
 8003c52:	18e1      	adds	r1, r4, r3
 8003c54:	1c5a      	adds	r2, r3, #1
 8003c56:	2030      	movs	r0, #48	; 0x30
 8003c58:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003c5c:	4422      	add	r2, r4
 8003c5e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003c62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003c66:	3302      	adds	r3, #2
 8003c68:	e7c5      	b.n	8003bf6 <_printf_common+0x62>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	4622      	mov	r2, r4
 8003c6e:	4639      	mov	r1, r7
 8003c70:	4630      	mov	r0, r6
 8003c72:	47c0      	blx	r8
 8003c74:	3001      	adds	r0, #1
 8003c76:	d0e6      	beq.n	8003c46 <_printf_common+0xb2>
 8003c78:	f109 0901 	add.w	r9, r9, #1
 8003c7c:	e7d8      	b.n	8003c30 <_printf_common+0x9c>
	...

08003c80 <_printf_i>:
 8003c80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003c84:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003c88:	460c      	mov	r4, r1
 8003c8a:	7e09      	ldrb	r1, [r1, #24]
 8003c8c:	b085      	sub	sp, #20
 8003c8e:	296e      	cmp	r1, #110	; 0x6e
 8003c90:	4617      	mov	r7, r2
 8003c92:	4606      	mov	r6, r0
 8003c94:	4698      	mov	r8, r3
 8003c96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003c98:	f000 80b3 	beq.w	8003e02 <_printf_i+0x182>
 8003c9c:	d822      	bhi.n	8003ce4 <_printf_i+0x64>
 8003c9e:	2963      	cmp	r1, #99	; 0x63
 8003ca0:	d036      	beq.n	8003d10 <_printf_i+0x90>
 8003ca2:	d80a      	bhi.n	8003cba <_printf_i+0x3a>
 8003ca4:	2900      	cmp	r1, #0
 8003ca6:	f000 80b9 	beq.w	8003e1c <_printf_i+0x19c>
 8003caa:	2958      	cmp	r1, #88	; 0x58
 8003cac:	f000 8083 	beq.w	8003db6 <_printf_i+0x136>
 8003cb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003cb4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003cb8:	e032      	b.n	8003d20 <_printf_i+0xa0>
 8003cba:	2964      	cmp	r1, #100	; 0x64
 8003cbc:	d001      	beq.n	8003cc2 <_printf_i+0x42>
 8003cbe:	2969      	cmp	r1, #105	; 0x69
 8003cc0:	d1f6      	bne.n	8003cb0 <_printf_i+0x30>
 8003cc2:	6820      	ldr	r0, [r4, #0]
 8003cc4:	6813      	ldr	r3, [r2, #0]
 8003cc6:	0605      	lsls	r5, r0, #24
 8003cc8:	f103 0104 	add.w	r1, r3, #4
 8003ccc:	d52a      	bpl.n	8003d24 <_printf_i+0xa4>
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	6011      	str	r1, [r2, #0]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	da03      	bge.n	8003cde <_printf_i+0x5e>
 8003cd6:	222d      	movs	r2, #45	; 0x2d
 8003cd8:	425b      	negs	r3, r3
 8003cda:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003cde:	486f      	ldr	r0, [pc, #444]	; (8003e9c <_printf_i+0x21c>)
 8003ce0:	220a      	movs	r2, #10
 8003ce2:	e039      	b.n	8003d58 <_printf_i+0xd8>
 8003ce4:	2973      	cmp	r1, #115	; 0x73
 8003ce6:	f000 809d 	beq.w	8003e24 <_printf_i+0x1a4>
 8003cea:	d808      	bhi.n	8003cfe <_printf_i+0x7e>
 8003cec:	296f      	cmp	r1, #111	; 0x6f
 8003cee:	d020      	beq.n	8003d32 <_printf_i+0xb2>
 8003cf0:	2970      	cmp	r1, #112	; 0x70
 8003cf2:	d1dd      	bne.n	8003cb0 <_printf_i+0x30>
 8003cf4:	6823      	ldr	r3, [r4, #0]
 8003cf6:	f043 0320 	orr.w	r3, r3, #32
 8003cfa:	6023      	str	r3, [r4, #0]
 8003cfc:	e003      	b.n	8003d06 <_printf_i+0x86>
 8003cfe:	2975      	cmp	r1, #117	; 0x75
 8003d00:	d017      	beq.n	8003d32 <_printf_i+0xb2>
 8003d02:	2978      	cmp	r1, #120	; 0x78
 8003d04:	d1d4      	bne.n	8003cb0 <_printf_i+0x30>
 8003d06:	2378      	movs	r3, #120	; 0x78
 8003d08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d0c:	4864      	ldr	r0, [pc, #400]	; (8003ea0 <_printf_i+0x220>)
 8003d0e:	e055      	b.n	8003dbc <_printf_i+0x13c>
 8003d10:	6813      	ldr	r3, [r2, #0]
 8003d12:	1d19      	adds	r1, r3, #4
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	6011      	str	r1, [r2, #0]
 8003d18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d20:	2301      	movs	r3, #1
 8003d22:	e08c      	b.n	8003e3e <_printf_i+0x1be>
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6011      	str	r1, [r2, #0]
 8003d28:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003d2c:	bf18      	it	ne
 8003d2e:	b21b      	sxthne	r3, r3
 8003d30:	e7cf      	b.n	8003cd2 <_printf_i+0x52>
 8003d32:	6813      	ldr	r3, [r2, #0]
 8003d34:	6825      	ldr	r5, [r4, #0]
 8003d36:	1d18      	adds	r0, r3, #4
 8003d38:	6010      	str	r0, [r2, #0]
 8003d3a:	0628      	lsls	r0, r5, #24
 8003d3c:	d501      	bpl.n	8003d42 <_printf_i+0xc2>
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	e002      	b.n	8003d48 <_printf_i+0xc8>
 8003d42:	0668      	lsls	r0, r5, #25
 8003d44:	d5fb      	bpl.n	8003d3e <_printf_i+0xbe>
 8003d46:	881b      	ldrh	r3, [r3, #0]
 8003d48:	4854      	ldr	r0, [pc, #336]	; (8003e9c <_printf_i+0x21c>)
 8003d4a:	296f      	cmp	r1, #111	; 0x6f
 8003d4c:	bf14      	ite	ne
 8003d4e:	220a      	movne	r2, #10
 8003d50:	2208      	moveq	r2, #8
 8003d52:	2100      	movs	r1, #0
 8003d54:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003d58:	6865      	ldr	r5, [r4, #4]
 8003d5a:	60a5      	str	r5, [r4, #8]
 8003d5c:	2d00      	cmp	r5, #0
 8003d5e:	f2c0 8095 	blt.w	8003e8c <_printf_i+0x20c>
 8003d62:	6821      	ldr	r1, [r4, #0]
 8003d64:	f021 0104 	bic.w	r1, r1, #4
 8003d68:	6021      	str	r1, [r4, #0]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d13d      	bne.n	8003dea <_printf_i+0x16a>
 8003d6e:	2d00      	cmp	r5, #0
 8003d70:	f040 808e 	bne.w	8003e90 <_printf_i+0x210>
 8003d74:	4665      	mov	r5, ip
 8003d76:	2a08      	cmp	r2, #8
 8003d78:	d10b      	bne.n	8003d92 <_printf_i+0x112>
 8003d7a:	6823      	ldr	r3, [r4, #0]
 8003d7c:	07db      	lsls	r3, r3, #31
 8003d7e:	d508      	bpl.n	8003d92 <_printf_i+0x112>
 8003d80:	6923      	ldr	r3, [r4, #16]
 8003d82:	6862      	ldr	r2, [r4, #4]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	bfde      	ittt	le
 8003d88:	2330      	movle	r3, #48	; 0x30
 8003d8a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003d8e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003d92:	ebac 0305 	sub.w	r3, ip, r5
 8003d96:	6123      	str	r3, [r4, #16]
 8003d98:	f8cd 8000 	str.w	r8, [sp]
 8003d9c:	463b      	mov	r3, r7
 8003d9e:	aa03      	add	r2, sp, #12
 8003da0:	4621      	mov	r1, r4
 8003da2:	4630      	mov	r0, r6
 8003da4:	f7ff fef6 	bl	8003b94 <_printf_common>
 8003da8:	3001      	adds	r0, #1
 8003daa:	d14d      	bne.n	8003e48 <_printf_i+0x1c8>
 8003dac:	f04f 30ff 	mov.w	r0, #4294967295
 8003db0:	b005      	add	sp, #20
 8003db2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003db6:	4839      	ldr	r0, [pc, #228]	; (8003e9c <_printf_i+0x21c>)
 8003db8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003dbc:	6813      	ldr	r3, [r2, #0]
 8003dbe:	6821      	ldr	r1, [r4, #0]
 8003dc0:	1d1d      	adds	r5, r3, #4
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6015      	str	r5, [r2, #0]
 8003dc6:	060a      	lsls	r2, r1, #24
 8003dc8:	d50b      	bpl.n	8003de2 <_printf_i+0x162>
 8003dca:	07ca      	lsls	r2, r1, #31
 8003dcc:	bf44      	itt	mi
 8003dce:	f041 0120 	orrmi.w	r1, r1, #32
 8003dd2:	6021      	strmi	r1, [r4, #0]
 8003dd4:	b91b      	cbnz	r3, 8003dde <_printf_i+0x15e>
 8003dd6:	6822      	ldr	r2, [r4, #0]
 8003dd8:	f022 0220 	bic.w	r2, r2, #32
 8003ddc:	6022      	str	r2, [r4, #0]
 8003dde:	2210      	movs	r2, #16
 8003de0:	e7b7      	b.n	8003d52 <_printf_i+0xd2>
 8003de2:	064d      	lsls	r5, r1, #25
 8003de4:	bf48      	it	mi
 8003de6:	b29b      	uxthmi	r3, r3
 8003de8:	e7ef      	b.n	8003dca <_printf_i+0x14a>
 8003dea:	4665      	mov	r5, ip
 8003dec:	fbb3 f1f2 	udiv	r1, r3, r2
 8003df0:	fb02 3311 	mls	r3, r2, r1, r3
 8003df4:	5cc3      	ldrb	r3, [r0, r3]
 8003df6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	2900      	cmp	r1, #0
 8003dfe:	d1f5      	bne.n	8003dec <_printf_i+0x16c>
 8003e00:	e7b9      	b.n	8003d76 <_printf_i+0xf6>
 8003e02:	6813      	ldr	r3, [r2, #0]
 8003e04:	6825      	ldr	r5, [r4, #0]
 8003e06:	6961      	ldr	r1, [r4, #20]
 8003e08:	1d18      	adds	r0, r3, #4
 8003e0a:	6010      	str	r0, [r2, #0]
 8003e0c:	0628      	lsls	r0, r5, #24
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	d501      	bpl.n	8003e16 <_printf_i+0x196>
 8003e12:	6019      	str	r1, [r3, #0]
 8003e14:	e002      	b.n	8003e1c <_printf_i+0x19c>
 8003e16:	066a      	lsls	r2, r5, #25
 8003e18:	d5fb      	bpl.n	8003e12 <_printf_i+0x192>
 8003e1a:	8019      	strh	r1, [r3, #0]
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	6123      	str	r3, [r4, #16]
 8003e20:	4665      	mov	r5, ip
 8003e22:	e7b9      	b.n	8003d98 <_printf_i+0x118>
 8003e24:	6813      	ldr	r3, [r2, #0]
 8003e26:	1d19      	adds	r1, r3, #4
 8003e28:	6011      	str	r1, [r2, #0]
 8003e2a:	681d      	ldr	r5, [r3, #0]
 8003e2c:	6862      	ldr	r2, [r4, #4]
 8003e2e:	2100      	movs	r1, #0
 8003e30:	4628      	mov	r0, r5
 8003e32:	f7fc f9d5 	bl	80001e0 <memchr>
 8003e36:	b108      	cbz	r0, 8003e3c <_printf_i+0x1bc>
 8003e38:	1b40      	subs	r0, r0, r5
 8003e3a:	6060      	str	r0, [r4, #4]
 8003e3c:	6863      	ldr	r3, [r4, #4]
 8003e3e:	6123      	str	r3, [r4, #16]
 8003e40:	2300      	movs	r3, #0
 8003e42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e46:	e7a7      	b.n	8003d98 <_printf_i+0x118>
 8003e48:	6923      	ldr	r3, [r4, #16]
 8003e4a:	462a      	mov	r2, r5
 8003e4c:	4639      	mov	r1, r7
 8003e4e:	4630      	mov	r0, r6
 8003e50:	47c0      	blx	r8
 8003e52:	3001      	adds	r0, #1
 8003e54:	d0aa      	beq.n	8003dac <_printf_i+0x12c>
 8003e56:	6823      	ldr	r3, [r4, #0]
 8003e58:	079b      	lsls	r3, r3, #30
 8003e5a:	d413      	bmi.n	8003e84 <_printf_i+0x204>
 8003e5c:	68e0      	ldr	r0, [r4, #12]
 8003e5e:	9b03      	ldr	r3, [sp, #12]
 8003e60:	4298      	cmp	r0, r3
 8003e62:	bfb8      	it	lt
 8003e64:	4618      	movlt	r0, r3
 8003e66:	e7a3      	b.n	8003db0 <_printf_i+0x130>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	464a      	mov	r2, r9
 8003e6c:	4639      	mov	r1, r7
 8003e6e:	4630      	mov	r0, r6
 8003e70:	47c0      	blx	r8
 8003e72:	3001      	adds	r0, #1
 8003e74:	d09a      	beq.n	8003dac <_printf_i+0x12c>
 8003e76:	3501      	adds	r5, #1
 8003e78:	68e3      	ldr	r3, [r4, #12]
 8003e7a:	9a03      	ldr	r2, [sp, #12]
 8003e7c:	1a9b      	subs	r3, r3, r2
 8003e7e:	42ab      	cmp	r3, r5
 8003e80:	dcf2      	bgt.n	8003e68 <_printf_i+0x1e8>
 8003e82:	e7eb      	b.n	8003e5c <_printf_i+0x1dc>
 8003e84:	2500      	movs	r5, #0
 8003e86:	f104 0919 	add.w	r9, r4, #25
 8003e8a:	e7f5      	b.n	8003e78 <_printf_i+0x1f8>
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d1ac      	bne.n	8003dea <_printf_i+0x16a>
 8003e90:	7803      	ldrb	r3, [r0, #0]
 8003e92:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e96:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e9a:	e76c      	b.n	8003d76 <_printf_i+0xf6>
 8003e9c:	08004309 	.word	0x08004309
 8003ea0:	0800431a 	.word	0x0800431a

08003ea4 <memcpy>:
 8003ea4:	b510      	push	{r4, lr}
 8003ea6:	1e43      	subs	r3, r0, #1
 8003ea8:	440a      	add	r2, r1
 8003eaa:	4291      	cmp	r1, r2
 8003eac:	d100      	bne.n	8003eb0 <memcpy+0xc>
 8003eae:	bd10      	pop	{r4, pc}
 8003eb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003eb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003eb8:	e7f7      	b.n	8003eaa <memcpy+0x6>

08003eba <memmove>:
 8003eba:	4288      	cmp	r0, r1
 8003ebc:	b510      	push	{r4, lr}
 8003ebe:	eb01 0302 	add.w	r3, r1, r2
 8003ec2:	d807      	bhi.n	8003ed4 <memmove+0x1a>
 8003ec4:	1e42      	subs	r2, r0, #1
 8003ec6:	4299      	cmp	r1, r3
 8003ec8:	d00a      	beq.n	8003ee0 <memmove+0x26>
 8003eca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ece:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003ed2:	e7f8      	b.n	8003ec6 <memmove+0xc>
 8003ed4:	4283      	cmp	r3, r0
 8003ed6:	d9f5      	bls.n	8003ec4 <memmove+0xa>
 8003ed8:	1881      	adds	r1, r0, r2
 8003eda:	1ad2      	subs	r2, r2, r3
 8003edc:	42d3      	cmn	r3, r2
 8003ede:	d100      	bne.n	8003ee2 <memmove+0x28>
 8003ee0:	bd10      	pop	{r4, pc}
 8003ee2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ee6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003eea:	e7f7      	b.n	8003edc <memmove+0x22>

08003eec <_free_r>:
 8003eec:	b538      	push	{r3, r4, r5, lr}
 8003eee:	4605      	mov	r5, r0
 8003ef0:	2900      	cmp	r1, #0
 8003ef2:	d045      	beq.n	8003f80 <_free_r+0x94>
 8003ef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ef8:	1f0c      	subs	r4, r1, #4
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	bfb8      	it	lt
 8003efe:	18e4      	addlt	r4, r4, r3
 8003f00:	f000 f8d2 	bl	80040a8 <__malloc_lock>
 8003f04:	4a1f      	ldr	r2, [pc, #124]	; (8003f84 <_free_r+0x98>)
 8003f06:	6813      	ldr	r3, [r2, #0]
 8003f08:	4610      	mov	r0, r2
 8003f0a:	b933      	cbnz	r3, 8003f1a <_free_r+0x2e>
 8003f0c:	6063      	str	r3, [r4, #4]
 8003f0e:	6014      	str	r4, [r2, #0]
 8003f10:	4628      	mov	r0, r5
 8003f12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f16:	f000 b8c8 	b.w	80040aa <__malloc_unlock>
 8003f1a:	42a3      	cmp	r3, r4
 8003f1c:	d90c      	bls.n	8003f38 <_free_r+0x4c>
 8003f1e:	6821      	ldr	r1, [r4, #0]
 8003f20:	1862      	adds	r2, r4, r1
 8003f22:	4293      	cmp	r3, r2
 8003f24:	bf04      	itt	eq
 8003f26:	681a      	ldreq	r2, [r3, #0]
 8003f28:	685b      	ldreq	r3, [r3, #4]
 8003f2a:	6063      	str	r3, [r4, #4]
 8003f2c:	bf04      	itt	eq
 8003f2e:	1852      	addeq	r2, r2, r1
 8003f30:	6022      	streq	r2, [r4, #0]
 8003f32:	6004      	str	r4, [r0, #0]
 8003f34:	e7ec      	b.n	8003f10 <_free_r+0x24>
 8003f36:	4613      	mov	r3, r2
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	b10a      	cbz	r2, 8003f40 <_free_r+0x54>
 8003f3c:	42a2      	cmp	r2, r4
 8003f3e:	d9fa      	bls.n	8003f36 <_free_r+0x4a>
 8003f40:	6819      	ldr	r1, [r3, #0]
 8003f42:	1858      	adds	r0, r3, r1
 8003f44:	42a0      	cmp	r0, r4
 8003f46:	d10b      	bne.n	8003f60 <_free_r+0x74>
 8003f48:	6820      	ldr	r0, [r4, #0]
 8003f4a:	4401      	add	r1, r0
 8003f4c:	1858      	adds	r0, r3, r1
 8003f4e:	4282      	cmp	r2, r0
 8003f50:	6019      	str	r1, [r3, #0]
 8003f52:	d1dd      	bne.n	8003f10 <_free_r+0x24>
 8003f54:	6810      	ldr	r0, [r2, #0]
 8003f56:	6852      	ldr	r2, [r2, #4]
 8003f58:	605a      	str	r2, [r3, #4]
 8003f5a:	4401      	add	r1, r0
 8003f5c:	6019      	str	r1, [r3, #0]
 8003f5e:	e7d7      	b.n	8003f10 <_free_r+0x24>
 8003f60:	d902      	bls.n	8003f68 <_free_r+0x7c>
 8003f62:	230c      	movs	r3, #12
 8003f64:	602b      	str	r3, [r5, #0]
 8003f66:	e7d3      	b.n	8003f10 <_free_r+0x24>
 8003f68:	6820      	ldr	r0, [r4, #0]
 8003f6a:	1821      	adds	r1, r4, r0
 8003f6c:	428a      	cmp	r2, r1
 8003f6e:	bf04      	itt	eq
 8003f70:	6811      	ldreq	r1, [r2, #0]
 8003f72:	6852      	ldreq	r2, [r2, #4]
 8003f74:	6062      	str	r2, [r4, #4]
 8003f76:	bf04      	itt	eq
 8003f78:	1809      	addeq	r1, r1, r0
 8003f7a:	6021      	streq	r1, [r4, #0]
 8003f7c:	605c      	str	r4, [r3, #4]
 8003f7e:	e7c7      	b.n	8003f10 <_free_r+0x24>
 8003f80:	bd38      	pop	{r3, r4, r5, pc}
 8003f82:	bf00      	nop
 8003f84:	20000098 	.word	0x20000098

08003f88 <_malloc_r>:
 8003f88:	b570      	push	{r4, r5, r6, lr}
 8003f8a:	1ccd      	adds	r5, r1, #3
 8003f8c:	f025 0503 	bic.w	r5, r5, #3
 8003f90:	3508      	adds	r5, #8
 8003f92:	2d0c      	cmp	r5, #12
 8003f94:	bf38      	it	cc
 8003f96:	250c      	movcc	r5, #12
 8003f98:	2d00      	cmp	r5, #0
 8003f9a:	4606      	mov	r6, r0
 8003f9c:	db01      	blt.n	8003fa2 <_malloc_r+0x1a>
 8003f9e:	42a9      	cmp	r1, r5
 8003fa0:	d903      	bls.n	8003faa <_malloc_r+0x22>
 8003fa2:	230c      	movs	r3, #12
 8003fa4:	6033      	str	r3, [r6, #0]
 8003fa6:	2000      	movs	r0, #0
 8003fa8:	bd70      	pop	{r4, r5, r6, pc}
 8003faa:	f000 f87d 	bl	80040a8 <__malloc_lock>
 8003fae:	4a21      	ldr	r2, [pc, #132]	; (8004034 <_malloc_r+0xac>)
 8003fb0:	6814      	ldr	r4, [r2, #0]
 8003fb2:	4621      	mov	r1, r4
 8003fb4:	b991      	cbnz	r1, 8003fdc <_malloc_r+0x54>
 8003fb6:	4c20      	ldr	r4, [pc, #128]	; (8004038 <_malloc_r+0xb0>)
 8003fb8:	6823      	ldr	r3, [r4, #0]
 8003fba:	b91b      	cbnz	r3, 8003fc4 <_malloc_r+0x3c>
 8003fbc:	4630      	mov	r0, r6
 8003fbe:	f000 f863 	bl	8004088 <_sbrk_r>
 8003fc2:	6020      	str	r0, [r4, #0]
 8003fc4:	4629      	mov	r1, r5
 8003fc6:	4630      	mov	r0, r6
 8003fc8:	f000 f85e 	bl	8004088 <_sbrk_r>
 8003fcc:	1c43      	adds	r3, r0, #1
 8003fce:	d124      	bne.n	800401a <_malloc_r+0x92>
 8003fd0:	230c      	movs	r3, #12
 8003fd2:	6033      	str	r3, [r6, #0]
 8003fd4:	4630      	mov	r0, r6
 8003fd6:	f000 f868 	bl	80040aa <__malloc_unlock>
 8003fda:	e7e4      	b.n	8003fa6 <_malloc_r+0x1e>
 8003fdc:	680b      	ldr	r3, [r1, #0]
 8003fde:	1b5b      	subs	r3, r3, r5
 8003fe0:	d418      	bmi.n	8004014 <_malloc_r+0x8c>
 8003fe2:	2b0b      	cmp	r3, #11
 8003fe4:	d90f      	bls.n	8004006 <_malloc_r+0x7e>
 8003fe6:	600b      	str	r3, [r1, #0]
 8003fe8:	50cd      	str	r5, [r1, r3]
 8003fea:	18cc      	adds	r4, r1, r3
 8003fec:	4630      	mov	r0, r6
 8003fee:	f000 f85c 	bl	80040aa <__malloc_unlock>
 8003ff2:	f104 000b 	add.w	r0, r4, #11
 8003ff6:	1d23      	adds	r3, r4, #4
 8003ff8:	f020 0007 	bic.w	r0, r0, #7
 8003ffc:	1ac3      	subs	r3, r0, r3
 8003ffe:	d0d3      	beq.n	8003fa8 <_malloc_r+0x20>
 8004000:	425a      	negs	r2, r3
 8004002:	50e2      	str	r2, [r4, r3]
 8004004:	e7d0      	b.n	8003fa8 <_malloc_r+0x20>
 8004006:	428c      	cmp	r4, r1
 8004008:	684b      	ldr	r3, [r1, #4]
 800400a:	bf16      	itet	ne
 800400c:	6063      	strne	r3, [r4, #4]
 800400e:	6013      	streq	r3, [r2, #0]
 8004010:	460c      	movne	r4, r1
 8004012:	e7eb      	b.n	8003fec <_malloc_r+0x64>
 8004014:	460c      	mov	r4, r1
 8004016:	6849      	ldr	r1, [r1, #4]
 8004018:	e7cc      	b.n	8003fb4 <_malloc_r+0x2c>
 800401a:	1cc4      	adds	r4, r0, #3
 800401c:	f024 0403 	bic.w	r4, r4, #3
 8004020:	42a0      	cmp	r0, r4
 8004022:	d005      	beq.n	8004030 <_malloc_r+0xa8>
 8004024:	1a21      	subs	r1, r4, r0
 8004026:	4630      	mov	r0, r6
 8004028:	f000 f82e 	bl	8004088 <_sbrk_r>
 800402c:	3001      	adds	r0, #1
 800402e:	d0cf      	beq.n	8003fd0 <_malloc_r+0x48>
 8004030:	6025      	str	r5, [r4, #0]
 8004032:	e7db      	b.n	8003fec <_malloc_r+0x64>
 8004034:	20000098 	.word	0x20000098
 8004038:	2000009c 	.word	0x2000009c

0800403c <_realloc_r>:
 800403c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403e:	4607      	mov	r7, r0
 8004040:	4614      	mov	r4, r2
 8004042:	460e      	mov	r6, r1
 8004044:	b921      	cbnz	r1, 8004050 <_realloc_r+0x14>
 8004046:	4611      	mov	r1, r2
 8004048:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800404c:	f7ff bf9c 	b.w	8003f88 <_malloc_r>
 8004050:	b922      	cbnz	r2, 800405c <_realloc_r+0x20>
 8004052:	f7ff ff4b 	bl	8003eec <_free_r>
 8004056:	4625      	mov	r5, r4
 8004058:	4628      	mov	r0, r5
 800405a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800405c:	f000 f826 	bl	80040ac <_malloc_usable_size_r>
 8004060:	42a0      	cmp	r0, r4
 8004062:	d20f      	bcs.n	8004084 <_realloc_r+0x48>
 8004064:	4621      	mov	r1, r4
 8004066:	4638      	mov	r0, r7
 8004068:	f7ff ff8e 	bl	8003f88 <_malloc_r>
 800406c:	4605      	mov	r5, r0
 800406e:	2800      	cmp	r0, #0
 8004070:	d0f2      	beq.n	8004058 <_realloc_r+0x1c>
 8004072:	4631      	mov	r1, r6
 8004074:	4622      	mov	r2, r4
 8004076:	f7ff ff15 	bl	8003ea4 <memcpy>
 800407a:	4631      	mov	r1, r6
 800407c:	4638      	mov	r0, r7
 800407e:	f7ff ff35 	bl	8003eec <_free_r>
 8004082:	e7e9      	b.n	8004058 <_realloc_r+0x1c>
 8004084:	4635      	mov	r5, r6
 8004086:	e7e7      	b.n	8004058 <_realloc_r+0x1c>

08004088 <_sbrk_r>:
 8004088:	b538      	push	{r3, r4, r5, lr}
 800408a:	4c06      	ldr	r4, [pc, #24]	; (80040a4 <_sbrk_r+0x1c>)
 800408c:	2300      	movs	r3, #0
 800408e:	4605      	mov	r5, r0
 8004090:	4608      	mov	r0, r1
 8004092:	6023      	str	r3, [r4, #0]
 8004094:	f7fd f8dc 	bl	8001250 <_sbrk>
 8004098:	1c43      	adds	r3, r0, #1
 800409a:	d102      	bne.n	80040a2 <_sbrk_r+0x1a>
 800409c:	6823      	ldr	r3, [r4, #0]
 800409e:	b103      	cbz	r3, 80040a2 <_sbrk_r+0x1a>
 80040a0:	602b      	str	r3, [r5, #0]
 80040a2:	bd38      	pop	{r3, r4, r5, pc}
 80040a4:	20000214 	.word	0x20000214

080040a8 <__malloc_lock>:
 80040a8:	4770      	bx	lr

080040aa <__malloc_unlock>:
 80040aa:	4770      	bx	lr

080040ac <_malloc_usable_size_r>:
 80040ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040b0:	1f18      	subs	r0, r3, #4
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	bfbc      	itt	lt
 80040b6:	580b      	ldrlt	r3, [r1, r0]
 80040b8:	18c0      	addlt	r0, r0, r3
 80040ba:	4770      	bx	lr

080040bc <_init>:
 80040bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040be:	bf00      	nop
 80040c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040c2:	bc08      	pop	{r3}
 80040c4:	469e      	mov	lr, r3
 80040c6:	4770      	bx	lr

080040c8 <_fini>:
 80040c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ca:	bf00      	nop
 80040cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ce:	bc08      	pop	{r3}
 80040d0:	469e      	mov	lr, r3
 80040d2:	4770      	bx	lr
