0.6
2018.3
Dec  6 2018
23:39:36
/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.sim/sim_1/behav/xsim/glbl.v,1623909415,verilog,,,,glbl,,,,,,,,
/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_mm_multiplier.v,1623925537,verilog,,,,tb_mm_multiplier,,,,,,,,
/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v,1623921675,verilog,,/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_mm_multiplier.v,,my_pe,,,,,,,,
/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd,1623909415,vhdl,,,,floating_point_mac,,,,,,,,
/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/integer_MAC.v,1623933726,verilog,,/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v,,integer_MAC,,,,,,,,
/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v,1623927365,verilog,,/csehome/lgm0905/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v,,mm_multiplier,,,,,,,,
