<profile>

<section name = "Vitis HLS Report for 'fir_filter'" level="0">
<item name = "Date">Sat Sep 27 20:26:39 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">filter</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.207 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">263, 263, 2.630 us, 2.630 us, 264, 264, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Outer">261, 261, 7, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 416, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 165, 50, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 215, -</column>
<column name="Register">-, -, 1652, 192, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 4, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_3s_32_2_1_U1">mul_32s_3s_32_2_1, 0, 0, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln29_1_fu_447_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln29_2_fu_424_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln29_3_fu_429_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln29_4_fu_452_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln29_fu_441_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_fu_330_p2">+, 0, 0, 15, 8, 1</column>
<column name="tmp3017_fu_407_p2">+, 0, 0, 37, 30, 30</column>
<column name="tmp32_fu_359_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_fu_379_p2">+, 0, 0, 39, 32, 32</column>
<column name="p_neg10_fu_391_p2">-, 0, 0, 32, 1, 32</column>
<column name="tmp29_fu_397_p2">-, 0, 0, 32, 32, 32</column>
<column name="tmp3415_fu_365_p2">-, 0, 0, 38, 31, 31</column>
<column name="icmp_ln13_fu_336_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_13_phi_fu_183_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_15_phi_fu_205_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_17_phi_fu_227_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_5_phi_fu_237_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_7_phi_fu_117_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_9_phi_fu_139_p4">9, 2, 32, 64</column>
<column name="empty_10_reg_146">9, 2, 32, 64</column>
<column name="empty_11_reg_157">9, 2, 32, 64</column>
<column name="empty_12_reg_168">9, 2, 32, 64</column>
<column name="empty_13_reg_179">9, 2, 32, 64</column>
<column name="empty_14_reg_190">9, 2, 32, 64</column>
<column name="empty_15_reg_201">9, 2, 32, 64</column>
<column name="empty_16_reg_212">9, 2, 32, 64</column>
<column name="empty_17_reg_223">9, 2, 32, 64</column>
<column name="empty_5_reg_234">9, 2, 32, 64</column>
<column name="empty_6_reg_244">9, 2, 32, 64</column>
<column name="empty_7_reg_114">9, 2, 32, 64</column>
<column name="empty_8_reg_124">9, 2, 32, 64</column>
<column name="empty_9_reg_135">9, 2, 32, 64</column>
<column name="empty_fu_84">9, 2, 32, 64</column>
<column name="i1_fu_80">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln29_3_reg_670">32, 0, 32, 0</column>
<column name="add_ln29_4_reg_675">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="empty_10_reg_146">32, 0, 32, 0</column>
<column name="empty_11_reg_157">32, 0, 32, 0</column>
<column name="empty_12_reg_168">32, 0, 32, 0</column>
<column name="empty_12_reg_168_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="empty_13_reg_179">32, 0, 32, 0</column>
<column name="empty_14_reg_190">32, 0, 32, 0</column>
<column name="empty_15_reg_201">32, 0, 32, 0</column>
<column name="empty_16_reg_212">32, 0, 32, 0</column>
<column name="empty_17_reg_223">32, 0, 32, 0</column>
<column name="empty_19_reg_640">30, 0, 30, 0</column>
<column name="empty_19_reg_640_pp0_iter2_reg">30, 0, 30, 0</column>
<column name="empty_5_reg_234">32, 0, 32, 0</column>
<column name="empty_6_reg_244">32, 0, 32, 0</column>
<column name="empty_7_reg_114">32, 0, 32, 0</column>
<column name="empty_8_reg_124">32, 0, 32, 0</column>
<column name="empty_9_reg_135">32, 0, 32, 0</column>
<column name="empty_fu_84">32, 0, 32, 0</column>
<column name="i1_fu_80">8, 0, 8, 0</column>
<column name="icmp_ln13_reg_629">1, 0, 1, 0</column>
<column name="in_r_load_reg_633">32, 0, 32, 0</column>
<column name="shift_reg_0">32, 0, 32, 0</column>
<column name="shift_reg_1">32, 0, 32, 0</column>
<column name="shift_reg_10">32, 0, 32, 0</column>
<column name="shift_reg_11">32, 0, 32, 0</column>
<column name="shift_reg_12">32, 0, 32, 0</column>
<column name="shift_reg_13">32, 0, 32, 0</column>
<column name="shift_reg_2">32, 0, 32, 0</column>
<column name="shift_reg_3">32, 0, 32, 0</column>
<column name="shift_reg_4">32, 0, 32, 0</column>
<column name="shift_reg_5">32, 0, 32, 0</column>
<column name="shift_reg_6">32, 0, 32, 0</column>
<column name="shift_reg_7">32, 0, 32, 0</column>
<column name="shift_reg_8">32, 0, 32, 0</column>
<column name="shift_reg_9">32, 0, 32, 0</column>
<column name="tmp29_reg_655">32, 0, 32, 0</column>
<column name="tmp3017_reg_660">30, 0, 30, 0</column>
<column name="tmp32_reg_645">32, 0, 32, 0</column>
<column name="tmp33_reg_665">32, 0, 32, 0</column>
<column name="tmp3415_reg_650">31, 0, 31, 0</column>
<column name="zext_ln13_reg_619">8, 0, 64, 56</column>
<column name="empty_10_reg_146">64, 32, 32, 0</column>
<column name="empty_7_reg_114">64, 32, 32, 0</column>
<column name="icmp_ln13_reg_629">64, 32, 1, 0</column>
<column name="in_r_load_reg_633">64, 32, 32, 0</column>
<column name="tmp3415_reg_650">64, 32, 31, 0</column>
<column name="zext_ln13_reg_619">64, 32, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="in_r_address0">out, 8, ap_memory, in_r, array</column>
<column name="in_r_ce0">out, 1, ap_memory, in_r, array</column>
<column name="in_r_q0">in, 32, ap_memory, in_r, array</column>
<column name="out_r_address0">out, 8, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 32, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
