
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000723                       # Number of seconds simulated
sim_ticks                                   722721000                       # Number of ticks simulated
final_tick                                  722721000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151155                       # Simulator instruction rate (inst/s)
host_op_rate                                   293090                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48533050                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449132                       # Number of bytes of host memory used
host_seconds                                    14.89                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    722721000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         316416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             412096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        86080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           86080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1345                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1345                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         132388570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         437812102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             570200672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    132388570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        132388570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      119105436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119105436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      119105436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        132388570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        437812102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            689306108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000338582750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          137                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          137                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14538                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2122                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2329                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2329                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 402496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  143424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  412160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               149056                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    58                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     722719000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2329                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.176314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.074297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.264279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          428     28.48%     28.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          384     25.55%     54.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          168     11.18%     65.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           92      6.12%     71.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      4.79%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           60      3.99%     80.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      3.06%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      2.00%     85.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          223     14.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1503                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.795620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.591454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.985892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             82     59.85%     59.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            35     25.55%     85.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      5.11%     90.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            6      4.38%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      2.19%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.73%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.73%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.73%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.73%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           137                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.357664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.336726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.863791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114     83.21%     83.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.92%     86.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14     10.22%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      2.19%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           137                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       309440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       143424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 128757847.080685362220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 428159690.945745348930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 198450024.283229649067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2329                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     55604250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    180639500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17628925500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37168.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36537.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7569311.08                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    118325000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               236243750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   31445000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18814.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37564.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       556.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       198.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    570.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5213                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1800                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      82417.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7425600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3924030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                27524700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                8414640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             80225790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1694400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       163433820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        26654880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         30806340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              397451580                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            549.937777                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            542220250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2107000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    114506750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     69409250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     158224250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    358453750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3405780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1779855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17371620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3283380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             53079540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3092640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       162732150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        49495680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         33627180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              375224895                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            519.183606                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            598220500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5620500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      20020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    112433750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    128886750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      98860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    356900000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    722721000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  212766                       # Number of BP lookups
system.cpu.branchPred.condPredicted            212766                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10444                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               105529                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31365                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                387                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          105529                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              94535                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10994                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1799                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    722721000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      892408                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      164619                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           647                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           127                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    722721000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    722721000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      263803                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           414                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       722721000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1445443                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             308043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2519788                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      212766                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             125900                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1045375                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21386                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1930                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          198                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          151                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    263500                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3163                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1366597                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.581351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.681046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   627391     45.91%     45.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14705      1.08%     46.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61045      4.47%     51.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    37565      2.75%     54.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48047      3.52%     57.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36945      2.70%     60.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14335      1.05%     61.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30661      2.24%     63.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   495903     36.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1366597                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147198                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.743263                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   303817                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                341841                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    692751                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17495                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10693                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4802846                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10693                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   313883                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  169785                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5181                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    698417                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                168638                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4765737                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3330                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  21558                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  64995                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  85530                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5440613                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10566276                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4722230                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3485299                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   481226                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                157                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            113                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     84096                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               907826                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              169622                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50755                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19111                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4683050                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 285                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4574506                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15109                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          318841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       525234                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            221                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1366597                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.347370                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.824405                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              382095     27.96%     27.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               83019      6.07%     34.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              145984     10.68%     44.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              106899      7.82%     52.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              146041     10.69%     63.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              125850      9.21%     72.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              108446      7.94%     80.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              131372      9.61%     89.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              136891     10.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1366597                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14825      7.31%      7.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 16903      8.33%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.01%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2788      1.37%     17.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     17.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             80304     39.58%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            50378     24.83%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1428      0.70%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   822      0.41%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35359     17.43%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               49      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7684      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1906525     41.68%     41.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12593      0.28%     42.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1883      0.04%     42.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566018     12.37%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  78      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  634      0.01%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26570      0.58%     55.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1592      0.03%     55.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390024      8.53%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                674      0.01%     63.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      7.16%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9994      0.22%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.82%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               300772      6.57%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              124615      2.72%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          590103     12.90%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41107      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4574506                       # Type of FU issued
system.cpu.iq.rate                           3.164778                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      202892                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044353                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5343633                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2336364                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1953020                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5389977                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2665884                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2567886                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1986908                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2782806                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140638                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        71145                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9204                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2567                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1963                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10693                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  107151                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9583                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4683335                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               416                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                907826                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               169622                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                165                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    918                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  8044                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             77                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5323                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6999                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12322                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4546982                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                876907                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27524                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1041516                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   173869                       # Number of branches executed
system.cpu.iew.exec_stores                     164609                       # Number of stores executed
system.cpu.iew.exec_rate                     3.145736                       # Inst execution rate
system.cpu.iew.wb_sent                        4524909                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4520906                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2827282                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4489775                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.127696                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629716                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          318883                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10634                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1318809                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.309420                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.200410                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       430974     32.68%     32.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       155421     11.78%     44.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        80799      6.13%     50.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        77789      5.90%     56.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        94532      7.17%     63.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        71987      5.46%     69.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        64811      4.91%     74.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        52790      4.00%     78.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       289706     21.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1318809                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                289706                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5712479                       # The number of ROB reads
system.cpu.rob.rob_writes                     9415011                       # The number of ROB writes
system.cpu.timesIdled                             796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           78846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.642166                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.642166                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.557230                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.557230                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4361922                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1669558                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3430355                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2526271                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    729402                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   946741                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1394116                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    722721000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           949.606013                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              470755                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3920                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.090561                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   949.606013                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.927350                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.927350                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          929                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1819164                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1819164                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    722721000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       727682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          727682                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159194                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       886876                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           886876                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       886876                       # number of overall hits
system.cpu.dcache.overall_hits::total          886876                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19007                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1227                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1227                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        20234                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20234                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20234                       # number of overall misses
system.cpu.dcache.overall_misses::total         20234                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1133426000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1133426000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     78597997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     78597997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1212023997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1212023997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1212023997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1212023997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       746689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       746689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       907110                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       907110                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       907110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       907110                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025455                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007649                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022306                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022306                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022306                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022306                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59632.030305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59632.030305                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64057.047270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64057.047270                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59900.365573                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59900.365573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59900.365573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59900.365573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        20936                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           71                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               345                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.684058                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1345                       # number of writebacks
system.cpu.dcache.writebacks::total              1345                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15285                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        15290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15290                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3722                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1222                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4944                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4944                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    259295000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    259295000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     77153997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77153997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    336448997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    336448997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    336448997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    336448997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004985                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004985                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005450                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005450                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005450                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69665.502418                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69665.502418                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63137.477087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63137.477087                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68051.981594                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68051.981594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68051.981594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68051.981594                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3920                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    722721000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           495.356651                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               59272                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               984                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.235772                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.356651                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.967493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            528494                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           528494                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    722721000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       261414                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          261414                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       261414                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           261414                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       261414                       # number of overall hits
system.cpu.icache.overall_hits::total          261414                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2085                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2085                       # number of overall misses
system.cpu.icache.overall_misses::total          2085                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    134604999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134604999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    134604999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134604999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    134604999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134604999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       263499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       263499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       263499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       263499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       263499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       263499                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007913                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007913                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007913                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007913                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007913                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007913                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64558.752518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64558.752518                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64558.752518                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64558.752518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64558.752518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64558.752518                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1994                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.760000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          984                       # number of writebacks
system.cpu.icache.writebacks::total               984                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          588                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          588                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          588                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          588                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          588                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          588                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1497                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1497                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1497                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1497                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1497                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1497                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    103592499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103592499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    103592499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103592499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    103592499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103592499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005681                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005681                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005681                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005681                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005681                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005681                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69200.066132                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69200.066132                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69200.066132                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69200.066132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69200.066132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69200.066132                       # average overall mshr miss latency
system.cpu.icache.replacements                    984                       # number of replacements
system.membus.snoop_filter.tot_requests         11345                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4905                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    722721000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5218                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1345                       # Transaction distribution
system.membus.trans_dist::WritebackClean          984                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2575                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1222                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1222                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3722                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        13808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       158656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       158656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       402496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       402496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  561152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6441                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001397                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037357                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6432     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6441                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21814000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7936248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           26035000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
