-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mem_write_top_rfi_C is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_local_block : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    raw_data_im_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    raw_data_im_o_stream_TVALID : IN STD_LOGIC;
    raw_data_im_o_stream_TREADY : OUT STD_LOGIC;
    raw_data_real_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    raw_data_real_o_stream_TVALID : IN STD_LOGIC;
    raw_data_real_o_stream_TREADY : OUT STD_LOGIC;
    mad_R_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    mad_R_o_stream_TVALID : IN STD_LOGIC;
    mad_R_o_stream_TREADY : OUT STD_LOGIC;
    raw_data_real_1_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    raw_data_real_1_o_stream_TVALID : IN STD_LOGIC;
    raw_data_real_1_o_stream_TREADY : OUT STD_LOGIC;
    std_R_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    std_R_o_stream_TVALID : IN STD_LOGIC;
    std_R_o_stream_TREADY : OUT STD_LOGIC;
    raw_data_im_1_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    raw_data_im_1_o_stream_TVALID : IN STD_LOGIC;
    raw_data_im_1_o_stream_TREADY : OUT STD_LOGIC;
    mad_I_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    mad_I_o_stream_TVALID : IN STD_LOGIC;
    mad_I_o_stream_TREADY : OUT STD_LOGIC;
    std_I_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    std_I_o_stream_TVALID : IN STD_LOGIC;
    std_I_o_stream_TREADY : OUT STD_LOGIC;
    filtered_im_0_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    filtered_im_0_o_stream_TVALID : IN STD_LOGIC;
    filtered_im_0_o_stream_TREADY : OUT STD_LOGIC;
    filtered_real_0_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    filtered_real_0_o_stream_TVALID : IN STD_LOGIC;
    filtered_real_0_o_stream_TREADY : OUT STD_LOGIC;
    filtered_im_1_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    filtered_im_1_o_stream_TVALID : IN STD_LOGIC;
    filtered_im_1_o_stream_TREADY : OUT STD_LOGIC;
    filtered_real_1_o_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    filtered_real_1_o_stream_TVALID : IN STD_LOGIC;
    filtered_real_1_o_stream_TREADY : OUT STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of mem_write_top_rfi_C is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mem_write_top_rfi_C_mem_write_top_rfi_C,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.591000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=3821,HLS_SYN_LUT=5572,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_64000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001100100000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_63FFF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001100011111111111111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_local_deadlock : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal raw_data_im_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal raw_data_real_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal mad_R_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal raw_data_real_1_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal std_R_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal raw_data_im_1_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal mad_I_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal std_I_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal filtered_im_0_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal filtered_real_0_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal filtered_im_1_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal filtered_real_1_o_mem : STD_LOGIC_VECTOR (63 downto 0);
    signal current_rate_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_rate_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_rate_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_rate_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_rate_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_rate_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_rate_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_rate_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_rate_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_rate : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_rate_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_rate_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal current_factor_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal and_ln58_reg_2100 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_reg_2104 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal and_ln58_1_reg_2117 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_1_reg_2121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal and_ln58_2_reg_2134 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_2_reg_2138 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal and_ln58_3_reg_2151 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_3_reg_2155 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal and_ln58_4_reg_2168 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_4_reg_2172 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal and_ln58_5_reg_2185 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_5_reg_2189 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal and_ln58_6_reg_2202 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_6_reg_2206 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_6_reg_2202_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_6_reg_2206_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_7_reg_2219 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_7_reg_2223 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_7_reg_2219_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_7_reg_2223_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_8_reg_2236 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_8_reg_2240 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_8_reg_2236_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_8_reg_2240_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_9_reg_2253 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_9_reg_2257 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_9_reg_2253_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_9_reg_2257_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_10_reg_2270 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_10_reg_2274 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_10_reg_2270_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_10_reg_2274_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_11_reg_2287 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_11_reg_2291 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_11_reg_2287_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_11_reg_2291_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal raw_data_im_o_stream_TDATA_blk_n : STD_LOGIC;
    signal raw_data_real_o_stream_TDATA_blk_n : STD_LOGIC;
    signal mad_R_o_stream_TDATA_blk_n : STD_LOGIC;
    signal raw_data_real_1_o_stream_TDATA_blk_n : STD_LOGIC;
    signal std_R_o_stream_TDATA_blk_n : STD_LOGIC;
    signal raw_data_im_1_o_stream_TDATA_blk_n : STD_LOGIC;
    signal mad_I_o_stream_TDATA_blk_n : STD_LOGIC;
    signal std_I_o_stream_TDATA_blk_n : STD_LOGIC;
    signal filtered_im_0_o_stream_TDATA_blk_n : STD_LOGIC;
    signal filtered_real_0_o_stream_TDATA_blk_n : STD_LOGIC;
    signal filtered_im_1_o_stream_TDATA_blk_n : STD_LOGIC;
    signal filtered_real_1_o_stream_TDATA_blk_n : STD_LOGIC;
    signal filtered_real_1_o_mem_read_reg_2040 : STD_LOGIC_VECTOR (63 downto 0);
    signal filtered_im_1_o_mem_read_reg_2045 : STD_LOGIC_VECTOR (63 downto 0);
    signal filtered_real_0_o_mem_read_reg_2050 : STD_LOGIC_VECTOR (63 downto 0);
    signal filtered_im_0_o_mem_read_reg_2055 : STD_LOGIC_VECTOR (63 downto 0);
    signal std_I_o_mem_read_reg_2060 : STD_LOGIC_VECTOR (63 downto 0);
    signal mad_I_o_mem_read_reg_2065 : STD_LOGIC_VECTOR (63 downto 0);
    signal raw_data_im_1_o_mem_read_reg_2070 : STD_LOGIC_VECTOR (63 downto 0);
    signal std_R_o_mem_read_reg_2075 : STD_LOGIC_VECTOR (63 downto 0);
    signal raw_data_real_1_o_mem_read_reg_2080 : STD_LOGIC_VECTOR (63 downto 0);
    signal mad_R_o_mem_read_reg_2085 : STD_LOGIC_VECTOR (63 downto 0);
    signal raw_data_real_o_mem_read_reg_2090 : STD_LOGIC_VECTOR (63 downto 0);
    signal raw_data_im_o_mem_read_reg_2095 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_RLAST : STD_LOGIC;
    signal gmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal gmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal gmem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op461_writeresp_state14 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op467_write_state14 : BOOLEAN;
    signal ap_predicate_op468_writereq_state14 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln59_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_reg_2108 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_1_fu_839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_1_fu_845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_1_reg_2125 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_2_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_2_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_2_reg_2142 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_3_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_3_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_3_reg_2159 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_4_fu_1154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_4_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_4_reg_2176 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_5_fu_1259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_5_fu_1265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_5_reg_2193 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_6_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_6_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_6_reg_2210 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_7_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_7_fu_1475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_7_reg_2227 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_8_fu_1574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_8_fu_1580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_8_reg_2244 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_9_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_9_fu_1685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_9_reg_2261 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_10_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_10_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_10_reg_2278 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln58_11_fu_1889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_11_fu_1895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_11_reg_2295 : STD_LOGIC_VECTOR (63 downto 0);
    signal shouldContinue_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shouldContinue_reg_2304 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_predicate_op364_writereq_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_predicate_op469_writeresp_state15 : BOOLEAN;
    signal ap_block_state15_pp0_stage1_iter1 : BOOLEAN;
    signal ap_predicate_op475_write_state15 : BOOLEAN;
    signal ap_block_state15_io : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_10_reg_2308 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op450_writeresp_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage11_iter0 : BOOLEAN;
    signal ap_predicate_op457_write_state13 : BOOLEAN;
    signal ap_predicate_op459_writereq_state13 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal tmp_11_reg_2313 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_condition_pp0_flush_enable : STD_LOGIC;
    signal ap_block_state8_pp0_stage6_iter0 : BOOLEAN;
    signal ap_predicate_op412_write_state8 : BOOLEAN;
    signal ap_predicate_op413_writereq_state8 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_predicate_op494_writeresp_state20 : BOOLEAN;
    signal ap_block_state20_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_shouldContinue_1_reg_558 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_i25_reg_571 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_i39_reg_584 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_i53_reg_597 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_i67_reg_610 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_i81_reg_623 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_i95_reg_636 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_i109_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_i123_reg_662 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_i137_reg_675 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_i151_reg_688 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_i165_reg_701 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln61_1_fu_773_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_3_fu_878_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_5_fu_983_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_7_fu_1088_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_9_fu_1193_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_11_fu_1298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_13_fu_1403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_15_fu_1508_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_17_fu_1613_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_19_fu_1718_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_21_fu_1823_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_23_fu_1928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_op414_writeresp_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage7_iter0 : BOOLEAN;
    signal ap_predicate_op421_write_state9 : BOOLEAN;
    signal ap_predicate_op422_writereq_state9 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_predicate_op390_write_state4 : BOOLEAN;
    signal ap_predicate_op391_writereq_state4 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_predicate_op476_writeresp_state16 : BOOLEAN;
    signal ap_block_state16_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_predicate_op423_writeresp_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage8_iter0 : BOOLEAN;
    signal ap_predicate_op430_write_state10 : BOOLEAN;
    signal ap_predicate_op431_writereq_state10 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_predicate_op394_write_state5 : BOOLEAN;
    signal ap_predicate_op395_writereq_state5 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_predicate_op482_writeresp_state17 : BOOLEAN;
    signal ap_block_state17_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_predicate_op432_writeresp_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage9_iter0 : BOOLEAN;
    signal ap_predicate_op439_write_state11 : BOOLEAN;
    signal ap_predicate_op440_writereq_state11 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_predicate_op399_write_state6 : BOOLEAN;
    signal ap_predicate_op400_writereq_state6 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_predicate_op487_writeresp_state18 : BOOLEAN;
    signal ap_block_state18_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_predicate_op441_writeresp_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage10_iter0 : BOOLEAN;
    signal ap_predicate_op448_write_state12 : BOOLEAN;
    signal ap_predicate_op449_writereq_state12 : BOOLEAN;
    signal ap_block_state12_io : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_predicate_op405_write_state7 : BOOLEAN;
    signal ap_predicate_op406_writereq_state7 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_predicate_op491_writeresp_state19 : BOOLEAN;
    signal ap_block_state19_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal ap_block_pp0_stage8_01001 : BOOLEAN;
    signal ap_block_pp0_stage9_01001 : BOOLEAN;
    signal ap_block_pp0_stage10_01001 : BOOLEAN;
    signal ap_block_pp0_stage11_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal add_ln62_fu_783_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_fu_807_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_1_fu_888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_1_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_1_fu_912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_2_fu_993_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_2_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_2_fu_1017_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_3_fu_1098_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_3_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_3_fu_1122_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_4_fu_1203_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_4_fu_1215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_4_fu_1227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_5_fu_1308_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_5_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_5_fu_1332_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_6_fu_1413_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_6_fu_1425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_6_fu_1437_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_7_fu_1518_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_7_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_7_fu_1542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_8_fu_1623_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_8_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_8_fu_1647_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_9_fu_1728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_9_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_9_fu_1752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_10_fu_1833_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_10_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_10_fu_1857_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_11_fu_1938_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_11_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_11_fu_1962_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln58_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_746_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_fu_754_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_fu_758_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_763_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln58_2_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_3_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln61_1_fu_851_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_2_fu_859_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_1_fu_863_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_1_fu_868_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln58_4_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_5_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln61_2_fu_956_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_4_fu_964_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_2_fu_968_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_2_fu_973_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln58_6_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_7_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln61_3_fu_1061_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_6_fu_1069_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_3_fu_1073_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_3_fu_1078_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln58_8_fu_1138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_9_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln61_4_fu_1166_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_8_fu_1174_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_4_fu_1178_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_4_fu_1183_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln58_10_fu_1243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_11_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln61_5_fu_1271_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_10_fu_1279_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_5_fu_1283_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_5_fu_1288_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln58_12_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_13_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln61_6_fu_1376_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_12_fu_1384_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_6_fu_1388_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_6_fu_1393_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln58_14_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_15_fu_1463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln61_7_fu_1481_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_14_fu_1489_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_7_fu_1493_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_7_fu_1498_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln58_16_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_17_fu_1568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln61_8_fu_1586_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_16_fu_1594_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_8_fu_1598_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_8_fu_1603_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln58_18_fu_1663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_19_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln61_9_fu_1691_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_18_fu_1699_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_9_fu_1703_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_9_fu_1708_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln58_20_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_21_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln61_s_fu_1796_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_20_fu_1804_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_10_fu_1808_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_s_fu_1813_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln58_22_fu_1873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_23_fu_1883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln61_10_fu_1901_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln61_22_fu_1909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_11_fu_1913_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln61_10_fu_1918_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal or_ln152_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln152_2_fu_1986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln152_3_fu_1992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln152_1_fu_1980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln152_5_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln152_7_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln152_8_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln152_6_fu_2010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln152_9_fu_2028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln152_4_fu_1998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_raw_data_im_o_stream_U_apdone_blk : STD_LOGIC;
    signal raw_data_im_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal raw_data_im_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal raw_data_im_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_raw_data_im_o_stream_U_ack_in : STD_LOGIC;
    signal regslice_both_raw_data_real_o_stream_U_apdone_blk : STD_LOGIC;
    signal raw_data_real_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal raw_data_real_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal raw_data_real_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_raw_data_real_o_stream_U_ack_in : STD_LOGIC;
    signal regslice_both_mad_R_o_stream_U_apdone_blk : STD_LOGIC;
    signal mad_R_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal mad_R_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal mad_R_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_mad_R_o_stream_U_ack_in : STD_LOGIC;
    signal regslice_both_raw_data_real_1_o_stream_U_apdone_blk : STD_LOGIC;
    signal raw_data_real_1_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal raw_data_real_1_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal raw_data_real_1_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_raw_data_real_1_o_stream_U_ack_in : STD_LOGIC;
    signal regslice_both_std_R_o_stream_U_apdone_blk : STD_LOGIC;
    signal std_R_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal std_R_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal std_R_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_std_R_o_stream_U_ack_in : STD_LOGIC;
    signal regslice_both_raw_data_im_1_o_stream_U_apdone_blk : STD_LOGIC;
    signal raw_data_im_1_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal raw_data_im_1_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal raw_data_im_1_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_raw_data_im_1_o_stream_U_ack_in : STD_LOGIC;
    signal regslice_both_mad_I_o_stream_U_apdone_blk : STD_LOGIC;
    signal mad_I_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal mad_I_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal mad_I_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_mad_I_o_stream_U_ack_in : STD_LOGIC;
    signal regslice_both_std_I_o_stream_U_apdone_blk : STD_LOGIC;
    signal std_I_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal std_I_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal std_I_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_std_I_o_stream_U_ack_in : STD_LOGIC;
    signal regslice_both_filtered_im_0_o_stream_U_apdone_blk : STD_LOGIC;
    signal filtered_im_0_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal filtered_im_0_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal filtered_im_0_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_filtered_im_0_o_stream_U_ack_in : STD_LOGIC;
    signal regslice_both_filtered_real_0_o_stream_U_apdone_blk : STD_LOGIC;
    signal filtered_real_0_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal filtered_real_0_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal filtered_real_0_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_filtered_real_0_o_stream_U_ack_in : STD_LOGIC;
    signal regslice_both_filtered_im_1_o_stream_U_apdone_blk : STD_LOGIC;
    signal filtered_im_1_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal filtered_im_1_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal filtered_im_1_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_filtered_im_1_o_stream_U_ack_in : STD_LOGIC;
    signal regslice_both_filtered_real_1_o_stream_U_apdone_blk : STD_LOGIC;
    signal filtered_real_1_o_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal filtered_real_1_o_stream_TVALID_int_regslice : STD_LOGIC;
    signal filtered_real_1_o_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_filtered_real_1_o_stream_U_ack_in : STD_LOGIC;
    signal ap_condition_916 : BOOLEAN;
    signal ap_condition_963 : BOOLEAN;
    signal ap_condition_948 : BOOLEAN;
    signal ap_condition_917 : BOOLEAN;
    signal ap_condition_953 : BOOLEAN;
    signal ap_condition_933 : BOOLEAN;
    signal ap_condition_943 : BOOLEAN;
    signal ap_condition_938 : BOOLEAN;
    signal ap_condition_968 : BOOLEAN;
    signal ap_condition_928 : BOOLEAN;
    signal ap_condition_973 : BOOLEAN;
    signal ap_condition_958 : BOOLEAN;
    signal ap_condition_923 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component mem_write_top_rfi_C_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        raw_data_im_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        raw_data_real_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        mad_R_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        raw_data_real_1_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        std_R_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        raw_data_im_1_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        mad_I_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        std_I_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        filtered_im_0_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        filtered_real_0_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        filtered_im_1_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        filtered_real_1_o_mem : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ap_local_deadlock : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component mem_write_top_rfi_C_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component mem_write_top_rfi_C_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    control_s_axi_U : component mem_write_top_rfi_C_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        raw_data_im_o_mem => raw_data_im_o_mem,
        raw_data_real_o_mem => raw_data_real_o_mem,
        mad_R_o_mem => mad_R_o_mem,
        raw_data_real_1_o_mem => raw_data_real_1_o_mem,
        std_R_o_mem => std_R_o_mem,
        raw_data_im_1_o_mem => raw_data_im_1_o_mem,
        mad_I_o_mem => mad_I_o_mem,
        std_I_o_mem => std_I_o_mem,
        filtered_im_0_o_mem => filtered_im_0_o_mem,
        filtered_real_0_o_mem => filtered_real_0_o_mem,
        filtered_im_1_o_mem => filtered_im_1_o_mem,
        filtered_real_1_o_mem => filtered_real_1_o_mem,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ap_local_deadlock => ap_local_deadlock);

    gmem_m_axi_U : component mem_write_top_rfi_C_gmem_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 16,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 10,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_RID => gmem_RID,
        I_RUSER => gmem_RUSER,
        I_RRESP => gmem_RRESP,
        I_RLAST => gmem_RLAST,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_AWADDR,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_1,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => gmem_WDATA,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv2_3,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY,
        I_BRESP => gmem_BRESP,
        I_BID => gmem_BID,
        I_BUSER => gmem_BUSER);

    regslice_both_raw_data_im_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => raw_data_im_o_stream_TDATA,
        vld_in => raw_data_im_o_stream_TVALID,
        ack_in => regslice_both_raw_data_im_o_stream_U_ack_in,
        data_out => raw_data_im_o_stream_TDATA_int_regslice,
        vld_out => raw_data_im_o_stream_TVALID_int_regslice,
        ack_out => raw_data_im_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_raw_data_im_o_stream_U_apdone_blk);

    regslice_both_raw_data_real_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => raw_data_real_o_stream_TDATA,
        vld_in => raw_data_real_o_stream_TVALID,
        ack_in => regslice_both_raw_data_real_o_stream_U_ack_in,
        data_out => raw_data_real_o_stream_TDATA_int_regslice,
        vld_out => raw_data_real_o_stream_TVALID_int_regslice,
        ack_out => raw_data_real_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_raw_data_real_o_stream_U_apdone_blk);

    regslice_both_mad_R_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => mad_R_o_stream_TDATA,
        vld_in => mad_R_o_stream_TVALID,
        ack_in => regslice_both_mad_R_o_stream_U_ack_in,
        data_out => mad_R_o_stream_TDATA_int_regslice,
        vld_out => mad_R_o_stream_TVALID_int_regslice,
        ack_out => mad_R_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_mad_R_o_stream_U_apdone_blk);

    regslice_both_raw_data_real_1_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => raw_data_real_1_o_stream_TDATA,
        vld_in => raw_data_real_1_o_stream_TVALID,
        ack_in => regslice_both_raw_data_real_1_o_stream_U_ack_in,
        data_out => raw_data_real_1_o_stream_TDATA_int_regslice,
        vld_out => raw_data_real_1_o_stream_TVALID_int_regslice,
        ack_out => raw_data_real_1_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_raw_data_real_1_o_stream_U_apdone_blk);

    regslice_both_std_R_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => std_R_o_stream_TDATA,
        vld_in => std_R_o_stream_TVALID,
        ack_in => regslice_both_std_R_o_stream_U_ack_in,
        data_out => std_R_o_stream_TDATA_int_regslice,
        vld_out => std_R_o_stream_TVALID_int_regslice,
        ack_out => std_R_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_std_R_o_stream_U_apdone_blk);

    regslice_both_raw_data_im_1_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => raw_data_im_1_o_stream_TDATA,
        vld_in => raw_data_im_1_o_stream_TVALID,
        ack_in => regslice_both_raw_data_im_1_o_stream_U_ack_in,
        data_out => raw_data_im_1_o_stream_TDATA_int_regslice,
        vld_out => raw_data_im_1_o_stream_TVALID_int_regslice,
        ack_out => raw_data_im_1_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_raw_data_im_1_o_stream_U_apdone_blk);

    regslice_both_mad_I_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => mad_I_o_stream_TDATA,
        vld_in => mad_I_o_stream_TVALID,
        ack_in => regslice_both_mad_I_o_stream_U_ack_in,
        data_out => mad_I_o_stream_TDATA_int_regslice,
        vld_out => mad_I_o_stream_TVALID_int_regslice,
        ack_out => mad_I_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_mad_I_o_stream_U_apdone_blk);

    regslice_both_std_I_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => std_I_o_stream_TDATA,
        vld_in => std_I_o_stream_TVALID,
        ack_in => regslice_both_std_I_o_stream_U_ack_in,
        data_out => std_I_o_stream_TDATA_int_regslice,
        vld_out => std_I_o_stream_TVALID_int_regslice,
        ack_out => std_I_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_std_I_o_stream_U_apdone_blk);

    regslice_both_filtered_im_0_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => filtered_im_0_o_stream_TDATA,
        vld_in => filtered_im_0_o_stream_TVALID,
        ack_in => regslice_both_filtered_im_0_o_stream_U_ack_in,
        data_out => filtered_im_0_o_stream_TDATA_int_regslice,
        vld_out => filtered_im_0_o_stream_TVALID_int_regslice,
        ack_out => filtered_im_0_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_filtered_im_0_o_stream_U_apdone_blk);

    regslice_both_filtered_real_0_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => filtered_real_0_o_stream_TDATA,
        vld_in => filtered_real_0_o_stream_TVALID,
        ack_in => regslice_both_filtered_real_0_o_stream_U_ack_in,
        data_out => filtered_real_0_o_stream_TDATA_int_regslice,
        vld_out => filtered_real_0_o_stream_TVALID_int_regslice,
        ack_out => filtered_real_0_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_filtered_real_0_o_stream_U_apdone_blk);

    regslice_both_filtered_im_1_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => filtered_im_1_o_stream_TDATA,
        vld_in => filtered_im_1_o_stream_TVALID,
        ack_in => regslice_both_filtered_im_1_o_stream_U_ack_in,
        data_out => filtered_im_1_o_stream_TDATA_int_regslice,
        vld_out => filtered_im_1_o_stream_TVALID_int_regslice,
        ack_out => filtered_im_1_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_filtered_im_1_o_stream_U_apdone_blk);

    regslice_both_filtered_real_1_o_stream_U : component mem_write_top_rfi_C_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => filtered_real_1_o_stream_TDATA,
        vld_in => filtered_real_1_o_stream_TVALID,
        ack_in => regslice_both_filtered_real_1_o_stream_U_ack_in,
        data_out => filtered_real_1_o_stream_TDATA_int_regslice,
        vld_out => filtered_real_1_o_stream_TVALID_int_regslice,
        ack_out => filtered_real_1_o_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_filtered_real_1_o_stream_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp0_flush_enable)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_retval_0_i109_reg_649_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_7_fu_1469_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i109_reg_649 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_7_fu_1469_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i109_reg_649 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_retval_0_i123_reg_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_8_fu_1574_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i123_reg_662 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_8_fu_1574_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i123_reg_662 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_retval_0_i137_reg_675_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_9_fu_1679_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i137_reg_675 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_9_fu_1679_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i137_reg_675 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_retval_0_i151_reg_688_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_10_fu_1784_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i151_reg_688 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_10_fu_1784_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i151_reg_688 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_retval_0_i165_reg_701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_11_fu_1889_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i165_reg_701 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_11_fu_1889_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i165_reg_701 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_retval_0_i25_reg_571_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_1_fu_839_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i25_reg_571 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_1_fu_839_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i25_reg_571 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_retval_0_i39_reg_584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_2_fu_944_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i39_reg_584 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_2_fu_944_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i39_reg_584 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_retval_0_i53_reg_597_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_3_fu_1049_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i53_reg_597 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_3_fu_1049_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i53_reg_597 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_retval_0_i67_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_4_fu_1154_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i67_reg_610 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_4_fu_1154_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i67_reg_610 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_retval_0_i81_reg_623_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_5_fu_1259_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i81_reg_623 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_5_fu_1259_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i81_reg_623 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_retval_0_i95_reg_636_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_6_fu_1364_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i95_reg_636 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_6_fu_1364_p2)) then 
                    ap_phi_reg_pp0_iter0_retval_0_i95_reg_636 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_shouldContinue_1_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_916)) then
                if ((ap_const_lv1_0 = and_ln58_fu_734_p2)) then 
                    ap_phi_reg_pp0_iter0_shouldContinue_1_reg_558 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_1 = and_ln58_fu_734_p2)) then 
                    ap_phi_reg_pp0_iter0_shouldContinue_1_reg_558 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    current_rate_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_963)) then
                if ((icmp_ln71_9_fu_1740_p2 = ap_const_lv1_1)) then 
                    current_rate <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate <= add_ln62_9_fu_1728_p2;
                end if;
            end if; 
        end if;
    end process;

    current_rate_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_948)) then
                if ((icmp_ln71_6_fu_1425_p2 = ap_const_lv1_1)) then 
                    current_rate_1 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate_1 <= add_ln62_6_fu_1413_p2;
                end if;
            end if; 
        end if;
    end process;

    current_rate_10_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_917)) then
                if ((icmp_ln71_fu_795_p2 = ap_const_lv1_1)) then 
                    current_rate_10 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate_10 <= add_ln62_fu_783_p2;
                end if;
            end if; 
        end if;
    end process;

    current_rate_11_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_953)) then
                if ((icmp_ln71_7_fu_1530_p2 = ap_const_lv1_1)) then 
                    current_rate_11 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate_11 <= add_ln62_7_fu_1518_p2;
                end if;
            end if; 
        end if;
    end process;

    current_rate_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_933)) then
                if ((icmp_ln71_3_fu_1110_p2 = ap_const_lv1_1)) then 
                    current_rate_2 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate_2 <= add_ln62_3_fu_1098_p2;
                end if;
            end if; 
        end if;
    end process;

    current_rate_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_943)) then
                if ((icmp_ln71_5_fu_1320_p2 = ap_const_lv1_1)) then 
                    current_rate_3 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate_3 <= add_ln62_5_fu_1308_p2;
                end if;
            end if; 
        end if;
    end process;

    current_rate_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_938)) then
                if ((icmp_ln71_4_fu_1215_p2 = ap_const_lv1_1)) then 
                    current_rate_4 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate_4 <= add_ln62_4_fu_1203_p2;
                end if;
            end if; 
        end if;
    end process;

    current_rate_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_968)) then
                if ((icmp_ln71_10_fu_1845_p2 = ap_const_lv1_1)) then 
                    current_rate_5 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate_5 <= add_ln62_10_fu_1833_p2;
                end if;
            end if; 
        end if;
    end process;

    current_rate_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_928)) then
                if ((icmp_ln71_2_fu_1005_p2 = ap_const_lv1_1)) then 
                    current_rate_6 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate_6 <= add_ln62_2_fu_993_p2;
                end if;
            end if; 
        end if;
    end process;

    current_rate_7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_973)) then
                if ((icmp_ln71_11_fu_1950_p2 = ap_const_lv1_1)) then 
                    current_rate_7 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate_7 <= add_ln62_11_fu_1938_p2;
                end if;
            end if; 
        end if;
    end process;

    current_rate_8_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_958)) then
                if ((icmp_ln71_8_fu_1635_p2 = ap_const_lv1_1)) then 
                    current_rate_8 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate_8 <= add_ln62_8_fu_1623_p2;
                end if;
            end if; 
        end if;
    end process;

    current_rate_9_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_923)) then
                if ((icmp_ln71_1_fu_900_p2 = ap_const_lv1_1)) then 
                    current_rate_9 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    current_rate_9 <= add_ln62_1_fu_888_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln58_10_reg_2270 <= and_ln58_10_fu_1784_p2;
                and_ln58_10_reg_2270_pp0_iter1_reg <= and_ln58_10_reg_2270;
                and_ln58_11_reg_2287 <= and_ln58_11_fu_1889_p2;
                and_ln58_11_reg_2287_pp0_iter1_reg <= and_ln58_11_reg_2287;
                and_ln58_1_reg_2117 <= and_ln58_1_fu_839_p2;
                and_ln58_2_reg_2134 <= and_ln58_2_fu_944_p2;
                and_ln58_3_reg_2151 <= and_ln58_3_fu_1049_p2;
                and_ln58_4_reg_2168 <= and_ln58_4_fu_1154_p2;
                and_ln58_5_reg_2185 <= and_ln58_5_fu_1259_p2;
                and_ln58_6_reg_2202 <= and_ln58_6_fu_1364_p2;
                and_ln58_6_reg_2202_pp0_iter1_reg <= and_ln58_6_reg_2202;
                and_ln58_7_reg_2219 <= and_ln58_7_fu_1469_p2;
                and_ln58_7_reg_2219_pp0_iter1_reg <= and_ln58_7_reg_2219;
                and_ln58_8_reg_2236 <= and_ln58_8_fu_1574_p2;
                and_ln58_8_reg_2236_pp0_iter1_reg <= and_ln58_8_reg_2236;
                and_ln58_9_reg_2253 <= and_ln58_9_fu_1679_p2;
                and_ln58_9_reg_2253_pp0_iter1_reg <= and_ln58_9_reg_2253;
                and_ln58_reg_2100 <= and_ln58_fu_734_p2;
                icmp_ln59_10_reg_2274_pp0_iter1_reg <= icmp_ln59_10_reg_2274;
                icmp_ln59_11_reg_2291_pp0_iter1_reg <= icmp_ln59_11_reg_2291;
                icmp_ln59_6_reg_2206_pp0_iter1_reg <= icmp_ln59_6_reg_2206;
                icmp_ln59_7_reg_2223_pp0_iter1_reg <= icmp_ln59_7_reg_2223;
                icmp_ln59_8_reg_2240_pp0_iter1_reg <= icmp_ln59_8_reg_2240;
                icmp_ln59_9_reg_2257_pp0_iter1_reg <= icmp_ln59_9_reg_2257;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_9_fu_1679_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_9_fu_1740_p2 = ap_const_lv1_1))) then
                current_factor <= add_ln73_9_fu_1752_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_6_fu_1364_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_6_fu_1425_p2 = ap_const_lv1_1))) then
                current_factor_1 <= add_ln73_6_fu_1437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_fu_734_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_fu_795_p2 = ap_const_lv1_1))) then
                current_factor_10 <= add_ln73_fu_807_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_7_fu_1469_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_7_fu_1530_p2 = ap_const_lv1_1))) then
                current_factor_11 <= add_ln73_7_fu_1542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_3_fu_1049_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_3_fu_1110_p2 = ap_const_lv1_1))) then
                current_factor_2 <= add_ln73_3_fu_1122_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_5_fu_1259_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_5_fu_1320_p2 = ap_const_lv1_1))) then
                current_factor_3 <= add_ln73_5_fu_1332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_4_fu_1154_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_4_fu_1215_p2 = ap_const_lv1_1))) then
                current_factor_4 <= add_ln73_4_fu_1227_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_10_fu_1784_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_10_fu_1845_p2 = ap_const_lv1_1))) then
                current_factor_5 <= add_ln73_10_fu_1857_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_2_fu_944_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_2_fu_1005_p2 = ap_const_lv1_1))) then
                current_factor_6 <= add_ln73_2_fu_1017_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_11_fu_1889_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_11_fu_1950_p2 = ap_const_lv1_1))) then
                current_factor_7 <= add_ln73_11_fu_1962_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_8_fu_1574_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_8_fu_1635_p2 = ap_const_lv1_1))) then
                current_factor_8 <= add_ln73_8_fu_1647_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_1_fu_839_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln71_1_fu_900_p2 = ap_const_lv1_1))) then
                current_factor_9 <= add_ln73_1_fu_912_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                filtered_im_0_o_mem_read_reg_2055 <= filtered_im_0_o_mem;
                filtered_im_1_o_mem_read_reg_2045 <= filtered_im_1_o_mem;
                filtered_real_0_o_mem_read_reg_2050 <= filtered_real_0_o_mem;
                filtered_real_1_o_mem_read_reg_2040 <= filtered_real_1_o_mem;
                mad_I_o_mem_read_reg_2065 <= mad_I_o_mem;
                mad_R_o_mem_read_reg_2085 <= mad_R_o_mem;
                raw_data_im_1_o_mem_read_reg_2070 <= raw_data_im_1_o_mem;
                raw_data_im_o_mem_read_reg_2095 <= raw_data_im_o_mem;
                raw_data_real_1_o_mem_read_reg_2080 <= raw_data_real_1_o_mem;
                raw_data_real_o_mem_read_reg_2090 <= raw_data_real_o_mem;
                std_I_o_mem_read_reg_2060 <= std_I_o_mem;
                std_R_o_mem_read_reg_2075 <= std_R_o_mem;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_10_fu_1790_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_10_fu_1784_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_10_reg_2278 <= sext_ln61_21_fu_1823_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_11_fu_1895_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_11_fu_1889_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_11_reg_2295 <= sext_ln61_23_fu_1928_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_1_fu_845_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_1_fu_839_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_1_reg_2125 <= sext_ln61_3_fu_878_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_2_fu_950_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_2_fu_944_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_2_reg_2142 <= sext_ln61_5_fu_983_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_3_fu_1055_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_3_fu_1049_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_3_reg_2159 <= sext_ln61_7_fu_1088_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_4_fu_1160_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_4_fu_1154_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_4_reg_2176 <= sext_ln61_9_fu_1193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_5_fu_1265_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_5_fu_1259_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_5_reg_2193 <= sext_ln61_11_fu_1298_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_6_fu_1370_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_6_fu_1364_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_6_reg_2210 <= sext_ln61_13_fu_1403_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_7_fu_1475_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_7_fu_1469_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_7_reg_2227 <= sext_ln61_15_fu_1508_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_8_fu_1580_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_8_fu_1574_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_8_reg_2244 <= sext_ln61_17_fu_1613_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_9_fu_1685_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_9_fu_1679_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_9_reg_2261 <= sext_ln61_19_fu_1718_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_fu_740_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_fu_734_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_reg_2108 <= sext_ln61_1_fu_773_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_10_fu_1784_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_10_reg_2274 <= icmp_ln59_10_fu_1790_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_11_fu_1889_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_11_reg_2291 <= icmp_ln59_11_fu_1895_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_1_fu_839_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_1_reg_2121 <= icmp_ln59_1_fu_845_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_2_fu_944_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_2_reg_2138 <= icmp_ln59_2_fu_950_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_3_fu_1049_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_3_reg_2155 <= icmp_ln59_3_fu_1055_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_4_fu_1154_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_4_reg_2172 <= icmp_ln59_4_fu_1160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_5_fu_1259_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_5_reg_2189 <= icmp_ln59_5_fu_1265_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_6_fu_1364_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_6_reg_2206 <= icmp_ln59_6_fu_1370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_7_fu_1469_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_7_reg_2223 <= icmp_ln59_7_fu_1475_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_8_fu_1574_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_8_reg_2240 <= icmp_ln59_8_fu_1580_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_9_fu_1679_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_9_reg_2257 <= icmp_ln59_9_fu_1685_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_fu_734_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln59_reg_2104 <= icmp_ln59_fu_740_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                shouldContinue_reg_2304 <= shouldContinue_fu_2034_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_lv1_1 = and_ln58_10_reg_2270) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                tmp_10_reg_2308 <= filtered_im_1_o_stream_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_lv1_1 = and_ln58_11_reg_2287) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                tmp_11_reg_2313 <= filtered_real_1_o_stream_TDATA_int_regslice;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter1, ap_block_pp0_stage11_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((not(((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln61_10_fu_1808_p2 <= std_logic_vector(signed(sext_ln61_20_fu_1804_p1) + signed(filtered_im_1_o_mem_read_reg_2045));
    add_ln61_11_fu_1913_p2 <= std_logic_vector(signed(sext_ln61_22_fu_1909_p1) + signed(filtered_real_1_o_mem_read_reg_2040));
    add_ln61_1_fu_863_p2 <= std_logic_vector(signed(sext_ln61_2_fu_859_p1) + signed(raw_data_real_o_mem_read_reg_2090));
    add_ln61_2_fu_968_p2 <= std_logic_vector(signed(sext_ln61_4_fu_964_p1) + signed(mad_R_o_mem_read_reg_2085));
    add_ln61_3_fu_1073_p2 <= std_logic_vector(signed(sext_ln61_6_fu_1069_p1) + signed(raw_data_real_1_o_mem_read_reg_2080));
    add_ln61_4_fu_1178_p2 <= std_logic_vector(signed(sext_ln61_8_fu_1174_p1) + signed(std_R_o_mem_read_reg_2075));
    add_ln61_5_fu_1283_p2 <= std_logic_vector(signed(sext_ln61_10_fu_1279_p1) + signed(raw_data_im_1_o_mem_read_reg_2070));
    add_ln61_6_fu_1388_p2 <= std_logic_vector(signed(sext_ln61_12_fu_1384_p1) + signed(mad_I_o_mem_read_reg_2065));
    add_ln61_7_fu_1493_p2 <= std_logic_vector(signed(sext_ln61_14_fu_1489_p1) + signed(std_I_o_mem_read_reg_2060));
    add_ln61_8_fu_1598_p2 <= std_logic_vector(signed(sext_ln61_16_fu_1594_p1) + signed(filtered_im_0_o_mem_read_reg_2055));
    add_ln61_9_fu_1703_p2 <= std_logic_vector(signed(sext_ln61_18_fu_1699_p1) + signed(filtered_real_0_o_mem_read_reg_2050));
    add_ln61_fu_758_p2 <= std_logic_vector(signed(sext_ln61_fu_754_p1) + signed(raw_data_im_o_mem_read_reg_2095));
    add_ln62_10_fu_1833_p2 <= std_logic_vector(unsigned(current_rate_5) + unsigned(ap_const_lv32_1));
    add_ln62_11_fu_1938_p2 <= std_logic_vector(unsigned(current_rate_7) + unsigned(ap_const_lv32_1));
    add_ln62_1_fu_888_p2 <= std_logic_vector(unsigned(current_rate_9) + unsigned(ap_const_lv32_1));
    add_ln62_2_fu_993_p2 <= std_logic_vector(unsigned(current_rate_6) + unsigned(ap_const_lv32_1));
    add_ln62_3_fu_1098_p2 <= std_logic_vector(unsigned(current_rate_2) + unsigned(ap_const_lv32_1));
    add_ln62_4_fu_1203_p2 <= std_logic_vector(unsigned(current_rate_4) + unsigned(ap_const_lv32_1));
    add_ln62_5_fu_1308_p2 <= std_logic_vector(unsigned(current_rate_3) + unsigned(ap_const_lv32_1));
    add_ln62_6_fu_1413_p2 <= std_logic_vector(unsigned(current_rate_1) + unsigned(ap_const_lv32_1));
    add_ln62_7_fu_1518_p2 <= std_logic_vector(unsigned(current_rate_11) + unsigned(ap_const_lv32_1));
    add_ln62_8_fu_1623_p2 <= std_logic_vector(unsigned(current_rate_8) + unsigned(ap_const_lv32_1));
    add_ln62_9_fu_1728_p2 <= std_logic_vector(unsigned(current_rate) + unsigned(ap_const_lv32_1));
    add_ln62_fu_783_p2 <= std_logic_vector(unsigned(current_rate_10) + unsigned(ap_const_lv32_1));
    add_ln73_10_fu_1857_p2 <= std_logic_vector(unsigned(current_factor_5) + unsigned(ap_const_lv32_1));
    add_ln73_11_fu_1962_p2 <= std_logic_vector(unsigned(current_factor_7) + unsigned(ap_const_lv32_1));
    add_ln73_1_fu_912_p2 <= std_logic_vector(unsigned(current_factor_9) + unsigned(ap_const_lv32_1));
    add_ln73_2_fu_1017_p2 <= std_logic_vector(unsigned(current_factor_6) + unsigned(ap_const_lv32_1));
    add_ln73_3_fu_1122_p2 <= std_logic_vector(unsigned(current_factor_2) + unsigned(ap_const_lv32_1));
    add_ln73_4_fu_1227_p2 <= std_logic_vector(unsigned(current_factor_4) + unsigned(ap_const_lv32_1));
    add_ln73_5_fu_1332_p2 <= std_logic_vector(unsigned(current_factor_3) + unsigned(ap_const_lv32_1));
    add_ln73_6_fu_1437_p2 <= std_logic_vector(unsigned(current_factor_1) + unsigned(ap_const_lv32_1));
    add_ln73_7_fu_1542_p2 <= std_logic_vector(unsigned(current_factor_11) + unsigned(ap_const_lv32_1));
    add_ln73_8_fu_1647_p2 <= std_logic_vector(unsigned(current_factor_8) + unsigned(ap_const_lv32_1));
    add_ln73_9_fu_1752_p2 <= std_logic_vector(unsigned(current_factor) + unsigned(ap_const_lv32_1));
    add_ln73_fu_807_p2 <= std_logic_vector(unsigned(current_factor_10) + unsigned(ap_const_lv32_1));
    and_ln58_10_fu_1784_p2 <= (icmp_ln58_21_fu_1778_p2 and icmp_ln58_20_fu_1768_p2);
    and_ln58_11_fu_1889_p2 <= (icmp_ln58_23_fu_1883_p2 and icmp_ln58_22_fu_1873_p2);
    and_ln58_1_fu_839_p2 <= (icmp_ln58_3_fu_833_p2 and icmp_ln58_2_fu_823_p2);
    and_ln58_2_fu_944_p2 <= (icmp_ln58_5_fu_938_p2 and icmp_ln58_4_fu_928_p2);
    and_ln58_3_fu_1049_p2 <= (icmp_ln58_7_fu_1043_p2 and icmp_ln58_6_fu_1033_p2);
    and_ln58_4_fu_1154_p2 <= (icmp_ln58_9_fu_1148_p2 and icmp_ln58_8_fu_1138_p2);
    and_ln58_5_fu_1259_p2 <= (icmp_ln58_11_fu_1253_p2 and icmp_ln58_10_fu_1243_p2);
    and_ln58_6_fu_1364_p2 <= (icmp_ln58_13_fu_1358_p2 and icmp_ln58_12_fu_1348_p2);
    and_ln58_7_fu_1469_p2 <= (icmp_ln58_15_fu_1463_p2 and icmp_ln58_14_fu_1453_p2);
    and_ln58_8_fu_1574_p2 <= (icmp_ln58_17_fu_1568_p2 and icmp_ln58_16_fu_1558_p2);
    and_ln58_9_fu_1679_p2 <= (icmp_ln58_19_fu_1673_p2 and icmp_ln58_18_fu_1663_p2);
    and_ln58_fu_734_p2 <= (icmp_ln58_fu_718_p2 and icmp_ln58_1_fu_728_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state21 <= ap_CS_fsm(13);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, gmem_BVALID, ap_predicate_op461_writeresp_state14)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_predicate_op461_writeresp_state14 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, gmem_BVALID, ap_predicate_op461_writeresp_state14, ap_block_state14_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((ap_predicate_op461_writeresp_state14 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, gmem_BVALID, ap_predicate_op461_writeresp_state14, ap_block_state14_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((ap_predicate_op461_writeresp_state14 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_01001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_8_reg_2236, gmem_BVALID, ap_predicate_op441_writeresp_state12, filtered_im_0_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage10_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op441_writeresp_state12 = ap_const_boolean_1)) or ((filtered_im_0_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_8_reg_2236))));
    end process;


    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_8_reg_2236, gmem_BVALID, ap_predicate_op441_writeresp_state12, ap_block_state12_io, filtered_im_0_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op441_writeresp_state12 = ap_const_boolean_1)) or ((filtered_im_0_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_8_reg_2236))));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_8_reg_2236, gmem_BVALID, ap_predicate_op441_writeresp_state12, ap_block_state12_io, filtered_im_0_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op441_writeresp_state12 = ap_const_boolean_1)) or ((filtered_im_0_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_8_reg_2236))));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_01001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_9_reg_2253, and_ln58_10_reg_2270, and_ln58_11_reg_2287, gmem_BVALID, ap_predicate_op450_writeresp_state13, filtered_real_0_o_stream_TVALID_int_regslice, filtered_im_1_o_stream_TVALID_int_regslice, filtered_real_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage11_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op450_writeresp_state13 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0)) or ((filtered_real_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_11_reg_2287)) or ((filtered_im_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_10_reg_2270)) or ((filtered_real_0_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_9_reg_2253))));
    end process;


    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_9_reg_2253, and_ln58_10_reg_2270, and_ln58_11_reg_2287, gmem_BVALID, ap_predicate_op450_writeresp_state13, ap_block_state13_io, filtered_real_0_o_stream_TVALID_int_regslice, filtered_im_1_o_stream_TVALID_int_regslice, filtered_real_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage11_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((ap_predicate_op450_writeresp_state13 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0)) or ((filtered_real_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_11_reg_2287)) or ((filtered_im_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_10_reg_2270)) or ((filtered_real_0_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_9_reg_2253))));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_9_reg_2253, and_ln58_10_reg_2270, and_ln58_11_reg_2287, gmem_BVALID, ap_predicate_op450_writeresp_state13, ap_block_state13_io, filtered_real_0_o_stream_TVALID_int_regslice, filtered_im_1_o_stream_TVALID_int_regslice, filtered_real_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((ap_predicate_op450_writeresp_state13 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0)) or ((filtered_real_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_11_reg_2287)) or ((filtered_im_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_10_reg_2270)) or ((filtered_real_0_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_9_reg_2253))));
    end process;


    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter1, gmem_BVALID, ap_predicate_op469_writeresp_state15)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_predicate_op469_writeresp_state15 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state3_io, ap_predicate_op469_writeresp_state15, ap_block_state15_io)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((ap_predicate_op469_writeresp_state15 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state3_io, ap_predicate_op469_writeresp_state15, ap_block_state15_io)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((ap_predicate_op469_writeresp_state15 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0)))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_reg_2100, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_predicate_op476_writeresp_state16, raw_data_im_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage2_01001 <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op476_writeresp_state16 = ap_const_boolean_1)) or ((raw_data_im_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_reg_2100) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_reg_2100, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state4_io, ap_predicate_op476_writeresp_state16, raw_data_im_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage2_11001 <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op476_writeresp_state16 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state4_io) or ((raw_data_im_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_reg_2100)))));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_reg_2100, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state4_io, ap_predicate_op476_writeresp_state16, raw_data_im_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage2_subdone <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op476_writeresp_state16 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state4_io) or ((raw_data_im_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_reg_2100)))));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_1_reg_2117, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_predicate_op482_writeresp_state17, raw_data_real_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage3_01001 <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op482_writeresp_state17 = ap_const_boolean_1)) or ((raw_data_real_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_1_reg_2117) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_1_reg_2117, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state5_io, ap_predicate_op482_writeresp_state17, raw_data_real_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage3_11001 <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op482_writeresp_state17 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or ((raw_data_real_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_1_reg_2117)))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_1_reg_2117, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state5_io, ap_predicate_op482_writeresp_state17, raw_data_real_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage3_subdone <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op482_writeresp_state17 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or ((raw_data_real_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_1_reg_2117)))));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_2_reg_2134, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_predicate_op487_writeresp_state18, mad_R_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage4_01001 <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op487_writeresp_state18 = ap_const_boolean_1)) or ((mad_R_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_2_reg_2134) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_2_reg_2134, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state6_io, ap_predicate_op487_writeresp_state18, mad_R_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage4_11001 <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op487_writeresp_state18 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or ((mad_R_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_2_reg_2134)))));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_2_reg_2134, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state6_io, ap_predicate_op487_writeresp_state18, mad_R_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage4_subdone <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op487_writeresp_state18 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or ((mad_R_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_2_reg_2134)))));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_3_reg_2151, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_predicate_op491_writeresp_state19, raw_data_real_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage5_01001 <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op491_writeresp_state19 = ap_const_boolean_1)) or ((raw_data_real_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_3_reg_2151) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_3_reg_2151, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state7_io, ap_predicate_op491_writeresp_state19, raw_data_real_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage5_11001 <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op491_writeresp_state19 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state7_io) or ((raw_data_real_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_3_reg_2151)))));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_3_reg_2151, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state7_io, ap_predicate_op491_writeresp_state19, raw_data_real_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage5_subdone <= (((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op491_writeresp_state19 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state7_io) or ((raw_data_real_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_3_reg_2151)))));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_4_reg_2168, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_predicate_op494_writeresp_state20, std_R_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage6_01001 <= (((ap_predicate_op494_writeresp_state20 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((std_R_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_4_reg_2168) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_4_reg_2168, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state8_io, ap_predicate_op494_writeresp_state20, std_R_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_predicate_op494_writeresp_state20 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state8_io) or ((std_R_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_4_reg_2168)))));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_4_reg_2168, ap_enable_reg_pp0_iter1, gmem_BVALID, ap_block_state8_io, ap_predicate_op494_writeresp_state20, std_R_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_predicate_op494_writeresp_state20 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state8_io) or ((std_R_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_4_reg_2168)))));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_5_reg_2185, gmem_BVALID, ap_predicate_op414_writeresp_state9, raw_data_im_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage7_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op414_writeresp_state9 = ap_const_boolean_1)) or ((raw_data_im_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_5_reg_2185))));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_5_reg_2185, gmem_BVALID, ap_predicate_op414_writeresp_state9, ap_block_state9_io, raw_data_im_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op414_writeresp_state9 = ap_const_boolean_1)) or ((raw_data_im_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_5_reg_2185))));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_5_reg_2185, gmem_BVALID, ap_predicate_op414_writeresp_state9, ap_block_state9_io, raw_data_im_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op414_writeresp_state9 = ap_const_boolean_1)) or ((raw_data_im_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_5_reg_2185))));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_01001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_6_reg_2202, gmem_BVALID, ap_predicate_op423_writeresp_state10, mad_I_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage8_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op423_writeresp_state10 = ap_const_boolean_1)) or ((mad_I_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_6_reg_2202))));
    end process;


    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_6_reg_2202, gmem_BVALID, ap_predicate_op423_writeresp_state10, ap_block_state10_io, mad_I_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op423_writeresp_state10 = ap_const_boolean_1)) or ((mad_I_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_6_reg_2202))));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_6_reg_2202, gmem_BVALID, ap_predicate_op423_writeresp_state10, ap_block_state10_io, mad_I_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op423_writeresp_state10 = ap_const_boolean_1)) or ((mad_I_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_6_reg_2202))));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_01001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_7_reg_2219, gmem_BVALID, ap_predicate_op432_writeresp_state11, std_I_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage9_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op432_writeresp_state11 = ap_const_boolean_1)) or ((std_I_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_7_reg_2219))));
    end process;


    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_7_reg_2219, gmem_BVALID, ap_predicate_op432_writeresp_state11, ap_block_state11_io, std_I_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op432_writeresp_state11 = ap_const_boolean_1)) or ((std_I_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_7_reg_2219))));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_7_reg_2219, gmem_BVALID, ap_predicate_op432_writeresp_state11, ap_block_state11_io, std_I_o_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op432_writeresp_state11 = ap_const_boolean_1)) or ((std_I_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_7_reg_2219))));
    end process;


    ap_block_state10_io_assign_proc : process(gmem_AWREADY, gmem_WREADY, ap_predicate_op430_write_state10, ap_predicate_op431_writereq_state10)
    begin
                ap_block_state10_io <= (((gmem_AWREADY = ap_const_logic_0) and (ap_predicate_op431_writereq_state10 = ap_const_boolean_1)) or ((gmem_WREADY = ap_const_logic_0) and (ap_predicate_op430_write_state10 = ap_const_boolean_1)));
    end process;


    ap_block_state10_pp0_stage8_iter0_assign_proc : process(and_ln58_6_reg_2202, gmem_BVALID, ap_predicate_op423_writeresp_state10, mad_I_o_stream_TVALID_int_regslice)
    begin
                ap_block_state10_pp0_stage8_iter0 <= (((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op423_writeresp_state10 = ap_const_boolean_1)) or ((mad_I_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_6_reg_2202)));
    end process;


    ap_block_state11_io_assign_proc : process(gmem_AWREADY, gmem_WREADY, ap_predicate_op439_write_state11, ap_predicate_op440_writereq_state11)
    begin
                ap_block_state11_io <= (((gmem_AWREADY = ap_const_logic_0) and (ap_predicate_op440_writereq_state11 = ap_const_boolean_1)) or ((gmem_WREADY = ap_const_logic_0) and (ap_predicate_op439_write_state11 = ap_const_boolean_1)));
    end process;


    ap_block_state11_pp0_stage9_iter0_assign_proc : process(and_ln58_7_reg_2219, gmem_BVALID, ap_predicate_op432_writeresp_state11, std_I_o_stream_TVALID_int_regslice)
    begin
                ap_block_state11_pp0_stage9_iter0 <= (((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op432_writeresp_state11 = ap_const_boolean_1)) or ((std_I_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_7_reg_2219)));
    end process;


    ap_block_state12_io_assign_proc : process(gmem_AWREADY, gmem_WREADY, ap_predicate_op448_write_state12, ap_predicate_op449_writereq_state12)
    begin
                ap_block_state12_io <= (((gmem_AWREADY = ap_const_logic_0) and (ap_predicate_op449_writereq_state12 = ap_const_boolean_1)) or ((gmem_WREADY = ap_const_logic_0) and (ap_predicate_op448_write_state12 = ap_const_boolean_1)));
    end process;


    ap_block_state12_pp0_stage10_iter0_assign_proc : process(and_ln58_8_reg_2236, gmem_BVALID, ap_predicate_op441_writeresp_state12, filtered_im_0_o_stream_TVALID_int_regslice)
    begin
                ap_block_state12_pp0_stage10_iter0 <= (((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op441_writeresp_state12 = ap_const_boolean_1)) or ((filtered_im_0_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_8_reg_2236)));
    end process;


    ap_block_state13_io_assign_proc : process(gmem_AWREADY, gmem_WREADY, ap_predicate_op457_write_state13, ap_predicate_op459_writereq_state13)
    begin
                ap_block_state13_io <= (((ap_predicate_op459_writereq_state13 = ap_const_boolean_1) and (gmem_AWREADY = ap_const_logic_0)) or ((ap_predicate_op457_write_state13 = ap_const_boolean_1) and (gmem_WREADY = ap_const_logic_0)));
    end process;


    ap_block_state13_pp0_stage11_iter0_assign_proc : process(and_ln58_9_reg_2253, and_ln58_10_reg_2270, and_ln58_11_reg_2287, gmem_BVALID, ap_predicate_op450_writeresp_state13, filtered_real_0_o_stream_TVALID_int_regslice, filtered_im_1_o_stream_TVALID_int_regslice, filtered_real_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_state13_pp0_stage11_iter0 <= (((ap_predicate_op450_writeresp_state13 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0)) or ((filtered_real_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_11_reg_2287)) or ((filtered_im_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_10_reg_2270)) or ((filtered_real_0_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_9_reg_2253)));
    end process;


    ap_block_state14_io_assign_proc : process(gmem_AWREADY, gmem_WREADY, ap_predicate_op467_write_state14, ap_predicate_op468_writereq_state14)
    begin
                ap_block_state14_io <= (((ap_predicate_op468_writereq_state14 = ap_const_boolean_1) and (gmem_AWREADY = ap_const_logic_0)) or ((ap_predicate_op467_write_state14 = ap_const_boolean_1) and (gmem_WREADY = ap_const_logic_0)));
    end process;


    ap_block_state14_pp0_stage0_iter1_assign_proc : process(gmem_BVALID, ap_predicate_op461_writeresp_state14)
    begin
                ap_block_state14_pp0_stage0_iter1 <= ((ap_predicate_op461_writeresp_state14 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state15_io_assign_proc : process(gmem_WREADY, ap_predicate_op475_write_state15)
    begin
                ap_block_state15_io <= ((ap_predicate_op475_write_state15 = ap_const_boolean_1) and (gmem_WREADY = ap_const_logic_0));
    end process;


    ap_block_state15_pp0_stage1_iter1_assign_proc : process(gmem_BVALID, ap_predicate_op469_writeresp_state15)
    begin
                ap_block_state15_pp0_stage1_iter1 <= ((ap_predicate_op469_writeresp_state15 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state16_pp0_stage2_iter1_assign_proc : process(gmem_BVALID, ap_predicate_op476_writeresp_state16)
    begin
                ap_block_state16_pp0_stage2_iter1 <= ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op476_writeresp_state16 = ap_const_boolean_1));
    end process;


    ap_block_state17_pp0_stage3_iter1_assign_proc : process(gmem_BVALID, ap_predicate_op482_writeresp_state17)
    begin
                ap_block_state17_pp0_stage3_iter1 <= ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op482_writeresp_state17 = ap_const_boolean_1));
    end process;


    ap_block_state18_pp0_stage4_iter1_assign_proc : process(gmem_BVALID, ap_predicate_op487_writeresp_state18)
    begin
                ap_block_state18_pp0_stage4_iter1 <= ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op487_writeresp_state18 = ap_const_boolean_1));
    end process;


    ap_block_state19_pp0_stage5_iter1_assign_proc : process(gmem_BVALID, ap_predicate_op491_writeresp_state19)
    begin
                ap_block_state19_pp0_stage5_iter1 <= ((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op491_writeresp_state19 = ap_const_boolean_1));
    end process;


    ap_block_state20_pp0_stage6_iter1_assign_proc : process(gmem_BVALID, ap_predicate_op494_writeresp_state20)
    begin
                ap_block_state20_pp0_stage6_iter1 <= ((ap_predicate_op494_writeresp_state20 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(gmem_AWREADY, ap_predicate_op364_writereq_state3)
    begin
                ap_block_state3_io <= ((ap_predicate_op364_writereq_state3 = ap_const_boolean_1) and (gmem_AWREADY = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(gmem_AWREADY, gmem_WREADY, ap_predicate_op390_write_state4, ap_predicate_op391_writereq_state4)
    begin
                ap_block_state4_io <= (((gmem_AWREADY = ap_const_logic_0) and (ap_predicate_op391_writereq_state4 = ap_const_boolean_1)) or ((gmem_WREADY = ap_const_logic_0) and (ap_predicate_op390_write_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage2_iter0_assign_proc : process(and_ln58_reg_2100, raw_data_im_o_stream_TVALID_int_regslice)
    begin
                ap_block_state4_pp0_stage2_iter0 <= ((raw_data_im_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_reg_2100));
    end process;


    ap_block_state5_io_assign_proc : process(gmem_AWREADY, gmem_WREADY, ap_predicate_op394_write_state5, ap_predicate_op395_writereq_state5)
    begin
                ap_block_state5_io <= (((gmem_AWREADY = ap_const_logic_0) and (ap_predicate_op395_writereq_state5 = ap_const_boolean_1)) or ((gmem_WREADY = ap_const_logic_0) and (ap_predicate_op394_write_state5 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage3_iter0_assign_proc : process(and_ln58_1_reg_2117, raw_data_real_o_stream_TVALID_int_regslice)
    begin
                ap_block_state5_pp0_stage3_iter0 <= ((raw_data_real_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_1_reg_2117));
    end process;


    ap_block_state6_io_assign_proc : process(gmem_AWREADY, gmem_WREADY, ap_predicate_op399_write_state6, ap_predicate_op400_writereq_state6)
    begin
                ap_block_state6_io <= (((gmem_AWREADY = ap_const_logic_0) and (ap_predicate_op400_writereq_state6 = ap_const_boolean_1)) or ((gmem_WREADY = ap_const_logic_0) and (ap_predicate_op399_write_state6 = ap_const_boolean_1)));
    end process;


    ap_block_state6_pp0_stage4_iter0_assign_proc : process(and_ln58_2_reg_2134, mad_R_o_stream_TVALID_int_regslice)
    begin
                ap_block_state6_pp0_stage4_iter0 <= ((mad_R_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_2_reg_2134));
    end process;


    ap_block_state7_io_assign_proc : process(gmem_AWREADY, gmem_WREADY, ap_predicate_op405_write_state7, ap_predicate_op406_writereq_state7)
    begin
                ap_block_state7_io <= (((gmem_AWREADY = ap_const_logic_0) and (ap_predicate_op406_writereq_state7 = ap_const_boolean_1)) or ((gmem_WREADY = ap_const_logic_0) and (ap_predicate_op405_write_state7 = ap_const_boolean_1)));
    end process;


    ap_block_state7_pp0_stage5_iter0_assign_proc : process(and_ln58_3_reg_2151, raw_data_real_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_state7_pp0_stage5_iter0 <= ((raw_data_real_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_3_reg_2151));
    end process;


    ap_block_state8_io_assign_proc : process(gmem_AWREADY, gmem_WREADY, ap_predicate_op412_write_state8, ap_predicate_op413_writereq_state8)
    begin
                ap_block_state8_io <= (((ap_predicate_op413_writereq_state8 = ap_const_boolean_1) and (gmem_AWREADY = ap_const_logic_0)) or ((ap_predicate_op412_write_state8 = ap_const_boolean_1) and (gmem_WREADY = ap_const_logic_0)));
    end process;


    ap_block_state8_pp0_stage6_iter0_assign_proc : process(and_ln58_4_reg_2168, std_R_o_stream_TVALID_int_regslice)
    begin
                ap_block_state8_pp0_stage6_iter0 <= ((std_R_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_4_reg_2168));
    end process;


    ap_block_state9_io_assign_proc : process(gmem_AWREADY, gmem_WREADY, ap_predicate_op421_write_state9, ap_predicate_op422_writereq_state9)
    begin
                ap_block_state9_io <= (((gmem_AWREADY = ap_const_logic_0) and (ap_predicate_op422_writereq_state9 = ap_const_boolean_1)) or ((gmem_WREADY = ap_const_logic_0) and (ap_predicate_op421_write_state9 = ap_const_boolean_1)));
    end process;


    ap_block_state9_pp0_stage7_iter0_assign_proc : process(and_ln58_5_reg_2185, gmem_BVALID, ap_predicate_op414_writeresp_state9, raw_data_im_1_o_stream_TVALID_int_regslice)
    begin
                ap_block_state9_pp0_stage7_iter0 <= (((gmem_BVALID = ap_const_logic_0) and (ap_predicate_op414_writeresp_state9 = ap_const_boolean_1)) or ((raw_data_im_1_o_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv1_1 = and_ln58_5_reg_2185)));
    end process;


    ap_condition_916_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_916 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_917_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, and_ln58_fu_734_p2, ap_block_pp0_stage0_11001)
    begin
                ap_condition_917 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_fu_734_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_923_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, and_ln58_1_fu_839_p2)
    begin
                ap_condition_923 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_1_fu_839_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_928_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, and_ln58_2_fu_944_p2)
    begin
                ap_condition_928 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_2_fu_944_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_933_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, and_ln58_3_fu_1049_p2)
    begin
                ap_condition_933 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_3_fu_1049_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_938_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, and_ln58_4_fu_1154_p2)
    begin
                ap_condition_938 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_4_fu_1154_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_943_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, and_ln58_5_fu_1259_p2)
    begin
                ap_condition_943 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_5_fu_1259_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_948_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, and_ln58_6_fu_1364_p2)
    begin
                ap_condition_948 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_6_fu_1364_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_953_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, and_ln58_7_fu_1469_p2)
    begin
                ap_condition_953 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_7_fu_1469_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_958_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, and_ln58_8_fu_1574_p2)
    begin
                ap_condition_958 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_8_fu_1574_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_963_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, and_ln58_9_fu_1679_p2)
    begin
                ap_condition_963 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_9_fu_1679_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_968_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, and_ln58_10_fu_1784_p2)
    begin
                ap_condition_968 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_10_fu_1784_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_973_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, and_ln58_11_fu_1889_p2)
    begin
                ap_condition_973 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln58_11_fu_1889_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_pp0_flush_enable_assign_proc : process(ap_CS_fsm_pp0_stage11, shouldContinue_reg_2304, ap_block_pp0_stage11_subdone)
    begin
        if (((shouldContinue_reg_2304 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone))) then 
            ap_condition_pp0_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp0_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_lv1_0;

    ap_predicate_op364_writereq_state3_assign_proc : process(and_ln58_reg_2100, icmp_ln59_reg_2104)
    begin
                ap_predicate_op364_writereq_state3 <= ((icmp_ln59_reg_2104 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_reg_2100));
    end process;


    ap_predicate_op390_write_state4_assign_proc : process(and_ln58_reg_2100, icmp_ln59_reg_2104)
    begin
                ap_predicate_op390_write_state4 <= ((icmp_ln59_reg_2104 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_reg_2100));
    end process;


    ap_predicate_op391_writereq_state4_assign_proc : process(and_ln58_1_reg_2117, icmp_ln59_1_reg_2121)
    begin
                ap_predicate_op391_writereq_state4 <= ((icmp_ln59_1_reg_2121 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_1_reg_2117));
    end process;


    ap_predicate_op394_write_state5_assign_proc : process(and_ln58_1_reg_2117, icmp_ln59_1_reg_2121)
    begin
                ap_predicate_op394_write_state5 <= ((icmp_ln59_1_reg_2121 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_1_reg_2117));
    end process;


    ap_predicate_op395_writereq_state5_assign_proc : process(and_ln58_2_reg_2134, icmp_ln59_2_reg_2138)
    begin
                ap_predicate_op395_writereq_state5 <= ((icmp_ln59_2_reg_2138 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_2_reg_2134));
    end process;


    ap_predicate_op399_write_state6_assign_proc : process(and_ln58_2_reg_2134, icmp_ln59_2_reg_2138)
    begin
                ap_predicate_op399_write_state6 <= ((icmp_ln59_2_reg_2138 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_2_reg_2134));
    end process;


    ap_predicate_op400_writereq_state6_assign_proc : process(and_ln58_3_reg_2151, icmp_ln59_3_reg_2155)
    begin
                ap_predicate_op400_writereq_state6 <= ((icmp_ln59_3_reg_2155 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_3_reg_2151));
    end process;


    ap_predicate_op405_write_state7_assign_proc : process(and_ln58_3_reg_2151, icmp_ln59_3_reg_2155)
    begin
                ap_predicate_op405_write_state7 <= ((icmp_ln59_3_reg_2155 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_3_reg_2151));
    end process;


    ap_predicate_op406_writereq_state7_assign_proc : process(and_ln58_4_reg_2168, icmp_ln59_4_reg_2172)
    begin
                ap_predicate_op406_writereq_state7 <= ((icmp_ln59_4_reg_2172 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_4_reg_2168));
    end process;


    ap_predicate_op412_write_state8_assign_proc : process(and_ln58_4_reg_2168, icmp_ln59_4_reg_2172)
    begin
                ap_predicate_op412_write_state8 <= ((icmp_ln59_4_reg_2172 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_4_reg_2168));
    end process;


    ap_predicate_op413_writereq_state8_assign_proc : process(and_ln58_5_reg_2185, icmp_ln59_5_reg_2189)
    begin
                ap_predicate_op413_writereq_state8 <= ((icmp_ln59_5_reg_2189 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_5_reg_2185));
    end process;


    ap_predicate_op414_writeresp_state9_assign_proc : process(and_ln58_reg_2100, icmp_ln59_reg_2104)
    begin
                ap_predicate_op414_writeresp_state9 <= ((icmp_ln59_reg_2104 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_reg_2100));
    end process;


    ap_predicate_op421_write_state9_assign_proc : process(and_ln58_5_reg_2185, icmp_ln59_5_reg_2189)
    begin
                ap_predicate_op421_write_state9 <= ((icmp_ln59_5_reg_2189 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_5_reg_2185));
    end process;


    ap_predicate_op422_writereq_state9_assign_proc : process(and_ln58_6_reg_2202, icmp_ln59_6_reg_2206)
    begin
                ap_predicate_op422_writereq_state9 <= ((icmp_ln59_6_reg_2206 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_6_reg_2202));
    end process;


    ap_predicate_op423_writeresp_state10_assign_proc : process(and_ln58_1_reg_2117, icmp_ln59_1_reg_2121)
    begin
                ap_predicate_op423_writeresp_state10 <= ((icmp_ln59_1_reg_2121 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_1_reg_2117));
    end process;


    ap_predicate_op430_write_state10_assign_proc : process(and_ln58_6_reg_2202, icmp_ln59_6_reg_2206)
    begin
                ap_predicate_op430_write_state10 <= ((icmp_ln59_6_reg_2206 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_6_reg_2202));
    end process;


    ap_predicate_op431_writereq_state10_assign_proc : process(and_ln58_7_reg_2219, icmp_ln59_7_reg_2223)
    begin
                ap_predicate_op431_writereq_state10 <= ((icmp_ln59_7_reg_2223 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_7_reg_2219));
    end process;


    ap_predicate_op432_writeresp_state11_assign_proc : process(and_ln58_2_reg_2134, icmp_ln59_2_reg_2138)
    begin
                ap_predicate_op432_writeresp_state11 <= ((icmp_ln59_2_reg_2138 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_2_reg_2134));
    end process;


    ap_predicate_op439_write_state11_assign_proc : process(and_ln58_7_reg_2219, icmp_ln59_7_reg_2223)
    begin
                ap_predicate_op439_write_state11 <= ((icmp_ln59_7_reg_2223 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_7_reg_2219));
    end process;


    ap_predicate_op440_writereq_state11_assign_proc : process(and_ln58_8_reg_2236, icmp_ln59_8_reg_2240)
    begin
                ap_predicate_op440_writereq_state11 <= ((icmp_ln59_8_reg_2240 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_8_reg_2236));
    end process;


    ap_predicate_op441_writeresp_state12_assign_proc : process(and_ln58_3_reg_2151, icmp_ln59_3_reg_2155)
    begin
                ap_predicate_op441_writeresp_state12 <= ((icmp_ln59_3_reg_2155 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_3_reg_2151));
    end process;


    ap_predicate_op448_write_state12_assign_proc : process(and_ln58_8_reg_2236, icmp_ln59_8_reg_2240)
    begin
                ap_predicate_op448_write_state12 <= ((icmp_ln59_8_reg_2240 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_8_reg_2236));
    end process;


    ap_predicate_op449_writereq_state12_assign_proc : process(and_ln58_9_reg_2253, icmp_ln59_9_reg_2257)
    begin
                ap_predicate_op449_writereq_state12 <= ((icmp_ln59_9_reg_2257 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_9_reg_2253));
    end process;


    ap_predicate_op450_writeresp_state13_assign_proc : process(and_ln58_4_reg_2168, icmp_ln59_4_reg_2172)
    begin
                ap_predicate_op450_writeresp_state13 <= ((icmp_ln59_4_reg_2172 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_4_reg_2168));
    end process;


    ap_predicate_op457_write_state13_assign_proc : process(and_ln58_9_reg_2253, icmp_ln59_9_reg_2257)
    begin
                ap_predicate_op457_write_state13 <= ((icmp_ln59_9_reg_2257 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_9_reg_2253));
    end process;


    ap_predicate_op459_writereq_state13_assign_proc : process(and_ln58_10_reg_2270, icmp_ln59_10_reg_2274)
    begin
                ap_predicate_op459_writereq_state13 <= ((icmp_ln59_10_reg_2274 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_10_reg_2270));
    end process;


    ap_predicate_op461_writeresp_state14_assign_proc : process(and_ln58_5_reg_2185, icmp_ln59_5_reg_2189)
    begin
                ap_predicate_op461_writeresp_state14 <= ((icmp_ln59_5_reg_2189 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_5_reg_2185));
    end process;


    ap_predicate_op467_write_state14_assign_proc : process(and_ln58_10_reg_2270, icmp_ln59_10_reg_2274)
    begin
                ap_predicate_op467_write_state14 <= ((icmp_ln59_10_reg_2274 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_10_reg_2270));
    end process;


    ap_predicate_op468_writereq_state14_assign_proc : process(and_ln58_11_reg_2287, icmp_ln59_11_reg_2291)
    begin
                ap_predicate_op468_writereq_state14 <= ((icmp_ln59_11_reg_2291 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_11_reg_2287));
    end process;


    ap_predicate_op469_writeresp_state15_assign_proc : process(and_ln58_6_reg_2202_pp0_iter1_reg, icmp_ln59_6_reg_2206_pp0_iter1_reg)
    begin
                ap_predicate_op469_writeresp_state15 <= ((icmp_ln59_6_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_6_reg_2202_pp0_iter1_reg));
    end process;


    ap_predicate_op475_write_state15_assign_proc : process(and_ln58_11_reg_2287_pp0_iter1_reg, icmp_ln59_11_reg_2291_pp0_iter1_reg)
    begin
                ap_predicate_op475_write_state15 <= ((icmp_ln59_11_reg_2291_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_11_reg_2287_pp0_iter1_reg));
    end process;


    ap_predicate_op476_writeresp_state16_assign_proc : process(and_ln58_7_reg_2219_pp0_iter1_reg, icmp_ln59_7_reg_2223_pp0_iter1_reg)
    begin
                ap_predicate_op476_writeresp_state16 <= ((icmp_ln59_7_reg_2223_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_7_reg_2219_pp0_iter1_reg));
    end process;


    ap_predicate_op482_writeresp_state17_assign_proc : process(and_ln58_8_reg_2236_pp0_iter1_reg, icmp_ln59_8_reg_2240_pp0_iter1_reg)
    begin
                ap_predicate_op482_writeresp_state17 <= ((icmp_ln59_8_reg_2240_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_8_reg_2236_pp0_iter1_reg));
    end process;


    ap_predicate_op487_writeresp_state18_assign_proc : process(and_ln58_9_reg_2253_pp0_iter1_reg, icmp_ln59_9_reg_2257_pp0_iter1_reg)
    begin
                ap_predicate_op487_writeresp_state18 <= ((icmp_ln59_9_reg_2257_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_9_reg_2253_pp0_iter1_reg));
    end process;


    ap_predicate_op491_writeresp_state19_assign_proc : process(and_ln58_10_reg_2270_pp0_iter1_reg, icmp_ln59_10_reg_2274_pp0_iter1_reg)
    begin
                ap_predicate_op491_writeresp_state19 <= ((icmp_ln59_10_reg_2274_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_10_reg_2270_pp0_iter1_reg));
    end process;


    ap_predicate_op494_writeresp_state20_assign_proc : process(and_ln58_11_reg_2287_pp0_iter1_reg, icmp_ln59_11_reg_2291_pp0_iter1_reg)
    begin
                ap_predicate_op494_writeresp_state20 <= ((icmp_ln59_11_reg_2291_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_11_reg_2287_pp0_iter1_reg));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    filtered_im_0_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, and_ln58_8_reg_2236, filtered_im_0_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_lv1_1 = and_ln58_8_reg_2236) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            filtered_im_0_o_stream_TDATA_blk_n <= filtered_im_0_o_stream_TVALID_int_regslice;
        else 
            filtered_im_0_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    filtered_im_0_o_stream_TREADY <= regslice_both_filtered_im_0_o_stream_U_ack_in;

    filtered_im_0_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, and_ln58_8_reg_2236, ap_block_pp0_stage10_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_lv1_1 = and_ln58_8_reg_2236) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            filtered_im_0_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            filtered_im_0_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    filtered_im_1_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, and_ln58_10_reg_2270, filtered_im_1_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_lv1_1 = and_ln58_10_reg_2270) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            filtered_im_1_o_stream_TDATA_blk_n <= filtered_im_1_o_stream_TVALID_int_regslice;
        else 
            filtered_im_1_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    filtered_im_1_o_stream_TREADY <= regslice_both_filtered_im_1_o_stream_U_ack_in;

    filtered_im_1_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage11, and_ln58_10_reg_2270, ap_block_pp0_stage11_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_lv1_1 = and_ln58_10_reg_2270) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            filtered_im_1_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            filtered_im_1_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    filtered_real_0_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, and_ln58_9_reg_2253, filtered_real_0_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_lv1_1 = and_ln58_9_reg_2253) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            filtered_real_0_o_stream_TDATA_blk_n <= filtered_real_0_o_stream_TVALID_int_regslice;
        else 
            filtered_real_0_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    filtered_real_0_o_stream_TREADY <= regslice_both_filtered_real_0_o_stream_U_ack_in;

    filtered_real_0_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage11, and_ln58_9_reg_2253, ap_block_pp0_stage11_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_lv1_1 = and_ln58_9_reg_2253) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            filtered_real_0_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            filtered_real_0_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    filtered_real_1_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, and_ln58_11_reg_2287, filtered_real_1_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_lv1_1 = and_ln58_11_reg_2287) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            filtered_real_1_o_stream_TDATA_blk_n <= filtered_real_1_o_stream_TVALID_int_regslice;
        else 
            filtered_real_1_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    filtered_real_1_o_stream_TREADY <= regslice_both_filtered_real_1_o_stream_U_ack_in;

    filtered_real_1_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage11, and_ln58_11_reg_2287, ap_block_pp0_stage11_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_lv1_1 = and_ln58_11_reg_2287) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            filtered_real_1_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            filtered_real_1_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWADDR_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op468_writereq_state14, ap_block_pp0_stage0_11001, gmem_addr_reg_2108, gmem_addr_1_reg_2125, gmem_addr_2_reg_2142, gmem_addr_3_reg_2159, gmem_addr_4_reg_2176, gmem_addr_5_reg_2193, gmem_addr_6_reg_2210, gmem_addr_7_reg_2227, gmem_addr_8_reg_2244, gmem_addr_9_reg_2261, gmem_addr_10_reg_2278, gmem_addr_11_reg_2295, ap_predicate_op364_writereq_state3, ap_block_pp0_stage1_11001, ap_predicate_op459_writereq_state13, ap_block_pp0_stage11_11001, ap_predicate_op413_writereq_state8, ap_predicate_op422_writereq_state9, ap_block_pp0_stage7_11001, ap_predicate_op391_writereq_state4, ap_block_pp0_stage2_11001, ap_predicate_op431_writereq_state10, ap_block_pp0_stage8_11001, ap_predicate_op395_writereq_state5, ap_block_pp0_stage3_11001, ap_predicate_op440_writereq_state11, ap_block_pp0_stage9_11001, ap_predicate_op400_writereq_state6, ap_block_pp0_stage4_11001, ap_predicate_op449_writereq_state12, ap_block_pp0_stage10_11001, ap_predicate_op406_writereq_state7, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op468_writereq_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            gmem_AWADDR <= gmem_addr_11_reg_2295;
        elsif (((ap_predicate_op459_writereq_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            gmem_AWADDR <= gmem_addr_10_reg_2278;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op449_writereq_state12 = ap_const_boolean_1))) then 
            gmem_AWADDR <= gmem_addr_9_reg_2261;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op440_writereq_state11 = ap_const_boolean_1))) then 
            gmem_AWADDR <= gmem_addr_8_reg_2244;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op431_writereq_state10 = ap_const_boolean_1))) then 
            gmem_AWADDR <= gmem_addr_7_reg_2227;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op422_writereq_state9 = ap_const_boolean_1))) then 
            gmem_AWADDR <= gmem_addr_6_reg_2210;
        elsif (((ap_predicate_op413_writereq_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            gmem_AWADDR <= gmem_addr_5_reg_2193;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op406_writereq_state7 = ap_const_boolean_1))) then 
            gmem_AWADDR <= gmem_addr_4_reg_2176;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op400_writereq_state6 = ap_const_boolean_1))) then 
            gmem_AWADDR <= gmem_addr_3_reg_2159;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op395_writereq_state5 = ap_const_boolean_1))) then 
            gmem_AWADDR <= gmem_addr_2_reg_2142;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op391_writereq_state4 = ap_const_boolean_1))) then 
            gmem_AWADDR <= gmem_addr_1_reg_2125;
        elsif (((ap_predicate_op364_writereq_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            gmem_AWADDR <= gmem_addr_reg_2108;
        else 
            gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op468_writereq_state14, ap_block_pp0_stage0_11001, ap_predicate_op364_writereq_state3, ap_block_pp0_stage1_11001, ap_predicate_op459_writereq_state13, ap_block_pp0_stage11_11001, ap_predicate_op413_writereq_state8, ap_predicate_op422_writereq_state9, ap_block_pp0_stage7_11001, ap_predicate_op391_writereq_state4, ap_block_pp0_stage2_11001, ap_predicate_op431_writereq_state10, ap_block_pp0_stage8_11001, ap_predicate_op395_writereq_state5, ap_block_pp0_stage3_11001, ap_predicate_op440_writereq_state11, ap_block_pp0_stage9_11001, ap_predicate_op400_writereq_state6, ap_block_pp0_stage4_11001, ap_predicate_op449_writereq_state12, ap_block_pp0_stage10_11001, ap_predicate_op406_writereq_state7, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_predicate_op413_writereq_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_predicate_op459_writereq_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_predicate_op364_writereq_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op468_writereq_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op449_writereq_state12 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op406_writereq_state7 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op440_writereq_state11 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op400_writereq_state6 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op431_writereq_state10 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op395_writereq_state5 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op422_writereq_state9 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op391_writereq_state4 = ap_const_boolean_1)))) then 
            gmem_AWVALID <= ap_const_logic_1;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op461_writeresp_state14, ap_block_pp0_stage0_11001, ap_predicate_op469_writeresp_state15, ap_block_pp0_stage1_11001, ap_predicate_op450_writeresp_state13, ap_block_pp0_stage11_11001, ap_predicate_op494_writeresp_state20, ap_predicate_op414_writeresp_state9, ap_block_pp0_stage7_11001, ap_predicate_op476_writeresp_state16, ap_block_pp0_stage2_11001, ap_predicate_op423_writeresp_state10, ap_block_pp0_stage8_11001, ap_predicate_op482_writeresp_state17, ap_block_pp0_stage3_11001, ap_predicate_op432_writeresp_state11, ap_block_pp0_stage9_11001, ap_predicate_op487_writeresp_state18, ap_block_pp0_stage4_11001, ap_predicate_op441_writeresp_state12, ap_block_pp0_stage10_11001, ap_predicate_op491_writeresp_state19, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_predicate_op494_writeresp_state20 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_predicate_op450_writeresp_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_predicate_op469_writeresp_state15 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op461_writeresp_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op441_writeresp_state12 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_predicate_op491_writeresp_state19 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op432_writeresp_state11 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_op487_writeresp_state18 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op423_writeresp_state10 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op482_writeresp_state17 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op414_writeresp_state9 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op476_writeresp_state16 = ap_const_boolean_1)))) then 
            gmem_BREADY <= ap_const_logic_1;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WDATA_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op467_write_state14, ap_predicate_op475_write_state15, tmp_10_reg_2308, ap_predicate_op457_write_state13, tmp_11_reg_2313, ap_predicate_op412_write_state8, ap_predicate_op421_write_state9, ap_predicate_op390_write_state4, ap_block_pp0_stage2_01001, ap_predicate_op430_write_state10, ap_predicate_op394_write_state5, ap_block_pp0_stage3_01001, ap_predicate_op439_write_state11, ap_predicate_op399_write_state6, ap_block_pp0_stage4_01001, ap_predicate_op448_write_state12, ap_predicate_op405_write_state7, ap_block_pp0_stage5_01001, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage8_01001, ap_block_pp0_stage9_01001, ap_block_pp0_stage10_01001, ap_block_pp0_stage11_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, raw_data_im_o_stream_TDATA_int_regslice, raw_data_real_o_stream_TDATA_int_regslice, mad_R_o_stream_TDATA_int_regslice, raw_data_real_1_o_stream_TDATA_int_regslice, std_R_o_stream_TDATA_int_regslice, raw_data_im_1_o_stream_TDATA_int_regslice, mad_I_o_stream_TDATA_int_regslice, std_I_o_stream_TDATA_int_regslice, filtered_im_0_o_stream_TDATA_int_regslice, filtered_real_0_o_stream_TDATA_int_regslice)
    begin
        if (((ap_predicate_op475_write_state15 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            gmem_WDATA <= tmp_11_reg_2313;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op467_write_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            gmem_WDATA <= tmp_10_reg_2308;
        elsif (((ap_predicate_op457_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            gmem_WDATA <= filtered_real_0_o_stream_TDATA_int_regslice;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op448_write_state12 = ap_const_boolean_1))) then 
            gmem_WDATA <= filtered_im_0_o_stream_TDATA_int_regslice;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op439_write_state11 = ap_const_boolean_1))) then 
            gmem_WDATA <= std_I_o_stream_TDATA_int_regslice;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op430_write_state10 = ap_const_boolean_1))) then 
            gmem_WDATA <= mad_I_o_stream_TDATA_int_regslice;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op421_write_state9 = ap_const_boolean_1))) then 
            gmem_WDATA <= raw_data_im_1_o_stream_TDATA_int_regslice;
        elsif (((ap_predicate_op412_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            gmem_WDATA <= std_R_o_stream_TDATA_int_regslice;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op405_write_state7 = ap_const_boolean_1))) then 
            gmem_WDATA <= raw_data_real_1_o_stream_TDATA_int_regslice;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op399_write_state6 = ap_const_boolean_1))) then 
            gmem_WDATA <= mad_R_o_stream_TDATA_int_regslice;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op394_write_state5 = ap_const_boolean_1))) then 
            gmem_WDATA <= raw_data_real_o_stream_TDATA_int_regslice;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op390_write_state4 = ap_const_boolean_1))) then 
            gmem_WDATA <= raw_data_im_o_stream_TDATA_int_regslice;
        else 
            gmem_WDATA <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op467_write_state14, ap_block_pp0_stage0_11001, ap_predicate_op475_write_state15, ap_block_pp0_stage1_11001, ap_predicate_op457_write_state13, ap_block_pp0_stage11_11001, ap_predicate_op412_write_state8, ap_predicate_op421_write_state9, ap_block_pp0_stage7_11001, ap_predicate_op390_write_state4, ap_block_pp0_stage2_11001, ap_predicate_op430_write_state10, ap_block_pp0_stage8_11001, ap_predicate_op394_write_state5, ap_block_pp0_stage3_11001, ap_predicate_op439_write_state11, ap_block_pp0_stage9_11001, ap_predicate_op399_write_state6, ap_block_pp0_stage4_11001, ap_predicate_op448_write_state12, ap_block_pp0_stage10_11001, ap_predicate_op405_write_state7, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_predicate_op412_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_predicate_op457_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_predicate_op475_write_state15 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op467_write_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op448_write_state12 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op405_write_state7 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op439_write_state11 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op399_write_state6 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op430_write_state10 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op394_write_state5 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op421_write_state9 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op390_write_state4 = ap_const_boolean_1)))) then 
            gmem_WVALID <= ap_const_logic_1;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, and_ln58_reg_2100, icmp_ln59_reg_2104, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, and_ln58_1_reg_2117, icmp_ln59_1_reg_2121, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, and_ln58_2_reg_2134, icmp_ln59_2_reg_2138, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, and_ln58_3_reg_2151, icmp_ln59_3_reg_2155, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, and_ln58_4_reg_2168, icmp_ln59_4_reg_2172, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, and_ln58_5_reg_2185, icmp_ln59_5_reg_2189, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln58_6_reg_2202, icmp_ln59_6_reg_2206, and_ln58_7_reg_2219, icmp_ln59_7_reg_2223, and_ln58_8_reg_2236, icmp_ln59_8_reg_2240, and_ln58_9_reg_2253, icmp_ln59_9_reg_2257, and_ln58_10_reg_2270, icmp_ln59_10_reg_2274, and_ln58_11_reg_2287, icmp_ln59_11_reg_2291)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln59_11_reg_2291 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln58_11_reg_2287) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (icmp_ln59_10_reg_2274 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_10_reg_2270) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln59_5_reg_2189 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_5_reg_2185) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (icmp_ln59_9_reg_2257 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_9_reg_2253) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln59_4_reg_2172 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_4_reg_2168) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln59_8_reg_2240 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_8_reg_2236) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln59_3_reg_2155 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_3_reg_2151) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln59_7_reg_2223 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_7_reg_2219) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln59_2_reg_2138 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_2_reg_2134) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln59_6_reg_2206 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_6_reg_2202) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln59_1_reg_2121 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_1_reg_2117) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln59_reg_2104 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_reg_2100) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, and_ln58_reg_2100, icmp_ln59_reg_2104, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, and_ln58_1_reg_2117, icmp_ln59_1_reg_2121, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, and_ln58_2_reg_2134, icmp_ln59_2_reg_2138, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, and_ln58_3_reg_2151, icmp_ln59_3_reg_2155, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, and_ln58_4_reg_2168, icmp_ln59_4_reg_2172, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, and_ln58_5_reg_2185, icmp_ln59_5_reg_2189, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln58_6_reg_2202_pp0_iter1_reg, icmp_ln59_6_reg_2206_pp0_iter1_reg, and_ln58_7_reg_2219_pp0_iter1_reg, icmp_ln59_7_reg_2223_pp0_iter1_reg, and_ln58_8_reg_2236_pp0_iter1_reg, icmp_ln59_8_reg_2240_pp0_iter1_reg, and_ln58_9_reg_2253_pp0_iter1_reg, icmp_ln59_9_reg_2257_pp0_iter1_reg, and_ln58_10_reg_2270_pp0_iter1_reg, icmp_ln59_10_reg_2274_pp0_iter1_reg, and_ln58_11_reg_2287_pp0_iter1_reg, icmp_ln59_11_reg_2291_pp0_iter1_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln59_5_reg_2189 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_5_reg_2185) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (icmp_ln59_4_reg_2172 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_4_reg_2168) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln59_11_reg_2291_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln58_11_reg_2287_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (icmp_ln59_3_reg_2155 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_3_reg_2151) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln59_10_reg_2274_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln58_10_reg_2270_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln59_2_reg_2138 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_2_reg_2134) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln59_9_reg_2257_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln58_9_reg_2253_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln59_1_reg_2121 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_1_reg_2117) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln59_8_reg_2240_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln58_8_reg_2236_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln59_reg_2104 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_reg_2100) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln59_7_reg_2223_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln58_7_reg_2219_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln59_6_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln58_6_reg_2202_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(m_axi_gmem_WREADY, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, and_ln58_reg_2100, icmp_ln59_reg_2104, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, and_ln58_1_reg_2117, icmp_ln59_1_reg_2121, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, and_ln58_2_reg_2134, icmp_ln59_2_reg_2138, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, and_ln58_3_reg_2151, icmp_ln59_3_reg_2155, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, and_ln58_4_reg_2168, icmp_ln59_4_reg_2172, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, and_ln58_5_reg_2185, icmp_ln59_5_reg_2189, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln58_6_reg_2202, icmp_ln59_6_reg_2206, and_ln58_7_reg_2219, icmp_ln59_7_reg_2223, and_ln58_8_reg_2236, icmp_ln59_8_reg_2240, and_ln58_9_reg_2253, icmp_ln59_9_reg_2257, and_ln58_10_reg_2270, icmp_ln59_10_reg_2274, and_ln58_11_reg_2287_pp0_iter1_reg, icmp_ln59_11_reg_2291_pp0_iter1_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln59_10_reg_2274 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln58_10_reg_2270) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (icmp_ln59_9_reg_2257 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_9_reg_2253) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln59_4_reg_2172 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_4_reg_2168) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (icmp_ln59_8_reg_2240 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_8_reg_2236) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln59_3_reg_2155 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_3_reg_2151) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln59_7_reg_2223 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_7_reg_2219) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln59_2_reg_2138 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_2_reg_2134) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln59_6_reg_2206 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_6_reg_2202) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln59_1_reg_2121 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_1_reg_2117) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln59_5_reg_2189 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_5_reg_2185) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln59_reg_2104 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln58_reg_2100) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln59_11_reg_2291_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln58_11_reg_2287_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            gmem_blk_n_W <= m_axi_gmem_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln58_10_fu_1243_p2 <= "1" when (signed(current_rate_3) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln58_11_fu_1253_p2 <= "1" when (signed(current_factor_3) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_12_fu_1348_p2 <= "1" when (signed(current_rate_1) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln58_13_fu_1358_p2 <= "1" when (signed(current_factor_1) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_14_fu_1453_p2 <= "1" when (signed(current_rate_11) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln58_15_fu_1463_p2 <= "1" when (signed(current_factor_11) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_16_fu_1558_p2 <= "1" when (signed(current_rate_8) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln58_17_fu_1568_p2 <= "1" when (signed(current_factor_8) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_18_fu_1663_p2 <= "1" when (signed(current_rate) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln58_19_fu_1673_p2 <= "1" when (signed(current_factor) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_1_fu_728_p2 <= "1" when (signed(current_factor_10) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_20_fu_1768_p2 <= "1" when (signed(current_rate_5) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln58_21_fu_1778_p2 <= "1" when (signed(current_factor_5) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_22_fu_1873_p2 <= "1" when (signed(current_rate_7) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln58_23_fu_1883_p2 <= "1" when (signed(current_factor_7) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_2_fu_823_p2 <= "1" when (signed(current_rate_9) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln58_3_fu_833_p2 <= "1" when (signed(current_factor_9) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_4_fu_928_p2 <= "1" when (signed(current_rate_6) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln58_5_fu_938_p2 <= "1" when (signed(current_factor_6) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_6_fu_1033_p2 <= "1" when (signed(current_rate_2) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln58_7_fu_1043_p2 <= "1" when (signed(current_factor_2) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_8_fu_1138_p2 <= "1" when (signed(current_rate_4) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln58_9_fu_1148_p2 <= "1" when (signed(current_factor_4) < signed(ap_const_lv32_1)) else "0";
    icmp_ln58_fu_718_p2 <= "1" when (signed(current_rate_10) < signed(ap_const_lv32_64000)) else "0";
    icmp_ln59_10_fu_1790_p2 <= "1" when (current_factor_5 = ap_const_lv32_0) else "0";
    icmp_ln59_11_fu_1895_p2 <= "1" when (current_factor_7 = ap_const_lv32_0) else "0";
    icmp_ln59_1_fu_845_p2 <= "1" when (current_factor_9 = ap_const_lv32_0) else "0";
    icmp_ln59_2_fu_950_p2 <= "1" when (current_factor_6 = ap_const_lv32_0) else "0";
    icmp_ln59_3_fu_1055_p2 <= "1" when (current_factor_2 = ap_const_lv32_0) else "0";
    icmp_ln59_4_fu_1160_p2 <= "1" when (current_factor_4 = ap_const_lv32_0) else "0";
    icmp_ln59_5_fu_1265_p2 <= "1" when (current_factor_3 = ap_const_lv32_0) else "0";
    icmp_ln59_6_fu_1370_p2 <= "1" when (current_factor_1 = ap_const_lv32_0) else "0";
    icmp_ln59_7_fu_1475_p2 <= "1" when (current_factor_11 = ap_const_lv32_0) else "0";
    icmp_ln59_8_fu_1580_p2 <= "1" when (current_factor_8 = ap_const_lv32_0) else "0";
    icmp_ln59_9_fu_1685_p2 <= "1" when (current_factor = ap_const_lv32_0) else "0";
    icmp_ln59_fu_740_p2 <= "1" when (current_factor_10 = ap_const_lv32_0) else "0";
    icmp_ln71_10_fu_1845_p2 <= "1" when (signed(add_ln62_10_fu_1833_p2) > signed(ap_const_lv32_63FFF)) else "0";
    icmp_ln71_11_fu_1950_p2 <= "1" when (signed(add_ln62_11_fu_1938_p2) > signed(ap_const_lv32_63FFF)) else "0";
    icmp_ln71_1_fu_900_p2 <= "1" when (signed(add_ln62_1_fu_888_p2) > signed(ap_const_lv32_63FFF)) else "0";
    icmp_ln71_2_fu_1005_p2 <= "1" when (signed(add_ln62_2_fu_993_p2) > signed(ap_const_lv32_63FFF)) else "0";
    icmp_ln71_3_fu_1110_p2 <= "1" when (signed(add_ln62_3_fu_1098_p2) > signed(ap_const_lv32_63FFF)) else "0";
    icmp_ln71_4_fu_1215_p2 <= "1" when (signed(add_ln62_4_fu_1203_p2) > signed(ap_const_lv32_63FFF)) else "0";
    icmp_ln71_5_fu_1320_p2 <= "1" when (signed(add_ln62_5_fu_1308_p2) > signed(ap_const_lv32_63FFF)) else "0";
    icmp_ln71_6_fu_1425_p2 <= "1" when (signed(add_ln62_6_fu_1413_p2) > signed(ap_const_lv32_63FFF)) else "0";
    icmp_ln71_7_fu_1530_p2 <= "1" when (signed(add_ln62_7_fu_1518_p2) > signed(ap_const_lv32_63FFF)) else "0";
    icmp_ln71_8_fu_1635_p2 <= "1" when (signed(add_ln62_8_fu_1623_p2) > signed(ap_const_lv32_63FFF)) else "0";
    icmp_ln71_9_fu_1740_p2 <= "1" when (signed(add_ln62_9_fu_1728_p2) > signed(ap_const_lv32_63FFF)) else "0";
    icmp_ln71_fu_795_p2 <= "1" when (signed(add_ln62_fu_783_p2) > signed(ap_const_lv32_63FFF)) else "0";

    mad_I_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, and_ln58_6_reg_2202, mad_I_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_lv1_1 = and_ln58_6_reg_2202) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            mad_I_o_stream_TDATA_blk_n <= mad_I_o_stream_TVALID_int_regslice;
        else 
            mad_I_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mad_I_o_stream_TREADY <= regslice_both_mad_I_o_stream_U_ack_in;

    mad_I_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, and_ln58_6_reg_2202, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_lv1_1 = and_ln58_6_reg_2202) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            mad_I_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            mad_I_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    mad_R_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_2_reg_2134, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, mad_R_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln58_2_reg_2134) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            mad_R_o_stream_TDATA_blk_n <= mad_R_o_stream_TVALID_int_regslice;
        else 
            mad_R_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mad_R_o_stream_TREADY <= regslice_both_mad_R_o_stream_U_ack_in;

    mad_R_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_2_reg_2134, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln58_2_reg_2134) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            mad_R_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            mad_R_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    or_ln152_1_fu_1980_p2 <= (or_ln152_fu_1974_p2 or ap_phi_reg_pp0_iter0_shouldContinue_1_reg_558);
    or_ln152_2_fu_1986_p2 <= (ap_phi_reg_pp0_iter0_retval_0_i81_reg_623 or ap_phi_reg_pp0_iter0_retval_0_i67_reg_610);
    or_ln152_3_fu_1992_p2 <= (or_ln152_2_fu_1986_p2 or ap_phi_reg_pp0_iter0_retval_0_i53_reg_597);
    or_ln152_4_fu_1998_p2 <= (or_ln152_3_fu_1992_p2 or or_ln152_1_fu_1980_p2);
    or_ln152_5_fu_2004_p2 <= (ap_phi_reg_pp0_iter0_retval_0_i123_reg_662 or ap_phi_reg_pp0_iter0_retval_0_i109_reg_649);
    or_ln152_6_fu_2010_p2 <= (or_ln152_5_fu_2004_p2 or ap_phi_reg_pp0_iter0_retval_0_i95_reg_636);
    or_ln152_7_fu_2016_p2 <= (ap_phi_reg_pp0_iter0_retval_0_i165_reg_701 or ap_phi_reg_pp0_iter0_retval_0_i151_reg_688);
    or_ln152_8_fu_2022_p2 <= (or_ln152_7_fu_2016_p2 or ap_phi_reg_pp0_iter0_retval_0_i137_reg_675);
    or_ln152_9_fu_2028_p2 <= (or_ln152_8_fu_2022_p2 or or_ln152_6_fu_2010_p2);
    or_ln152_fu_1974_p2 <= (ap_phi_reg_pp0_iter0_retval_0_i39_reg_584 or ap_phi_reg_pp0_iter0_retval_0_i25_reg_571);

    raw_data_im_1_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, and_ln58_5_reg_2185, raw_data_im_1_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln58_5_reg_2185) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            raw_data_im_1_o_stream_TDATA_blk_n <= raw_data_im_1_o_stream_TVALID_int_regslice;
        else 
            raw_data_im_1_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    raw_data_im_1_o_stream_TREADY <= regslice_both_raw_data_im_1_o_stream_U_ack_in;

    raw_data_im_1_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, and_ln58_5_reg_2185, ap_block_pp0_stage7_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln58_5_reg_2185) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            raw_data_im_1_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            raw_data_im_1_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    raw_data_im_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_reg_2100, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, raw_data_im_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln58_reg_2100) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            raw_data_im_o_stream_TDATA_blk_n <= raw_data_im_o_stream_TVALID_int_regslice;
        else 
            raw_data_im_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    raw_data_im_o_stream_TREADY <= regslice_both_raw_data_im_o_stream_U_ack_in;

    raw_data_im_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_reg_2100, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln58_reg_2100) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            raw_data_im_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            raw_data_im_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    raw_data_real_1_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_3_reg_2151, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, raw_data_real_1_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_1 = and_ln58_3_reg_2151) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            raw_data_real_1_o_stream_TDATA_blk_n <= raw_data_real_1_o_stream_TVALID_int_regslice;
        else 
            raw_data_real_1_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    raw_data_real_1_o_stream_TREADY <= regslice_both_raw_data_real_1_o_stream_U_ack_in;

    raw_data_real_1_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_3_reg_2151, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_1 = and_ln58_3_reg_2151) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            raw_data_real_1_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            raw_data_real_1_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    raw_data_real_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_1_reg_2117, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, raw_data_real_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln58_1_reg_2117) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            raw_data_real_o_stream_TDATA_blk_n <= raw_data_real_o_stream_TVALID_int_regslice;
        else 
            raw_data_real_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    raw_data_real_o_stream_TREADY <= regslice_both_raw_data_real_o_stream_U_ack_in;

    raw_data_real_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_1_reg_2117, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln58_1_reg_2117) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            raw_data_real_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            raw_data_real_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln61_10_fu_1279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln61_5_fu_1271_p3),64));

        sext_ln61_11_fu_1298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln61_5_fu_1288_p4),64));

        sext_ln61_12_fu_1384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln61_6_fu_1376_p3),64));

        sext_ln61_13_fu_1403_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln61_6_fu_1393_p4),64));

        sext_ln61_14_fu_1489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln61_7_fu_1481_p3),64));

        sext_ln61_15_fu_1508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln61_7_fu_1498_p4),64));

        sext_ln61_16_fu_1594_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln61_8_fu_1586_p3),64));

        sext_ln61_17_fu_1613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln61_8_fu_1603_p4),64));

        sext_ln61_18_fu_1699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln61_9_fu_1691_p3),64));

        sext_ln61_19_fu_1718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln61_9_fu_1708_p4),64));

        sext_ln61_1_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_763_p4),64));

        sext_ln61_20_fu_1804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln61_s_fu_1796_p3),64));

        sext_ln61_21_fu_1823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln61_s_fu_1813_p4),64));

        sext_ln61_22_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln61_10_fu_1901_p3),64));

        sext_ln61_23_fu_1928_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln61_10_fu_1918_p4),64));

        sext_ln61_2_fu_859_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln61_1_fu_851_p3),64));

        sext_ln61_3_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln61_1_fu_868_p4),64));

        sext_ln61_4_fu_964_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln61_2_fu_956_p3),64));

        sext_ln61_5_fu_983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln61_2_fu_973_p4),64));

        sext_ln61_6_fu_1069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln61_3_fu_1061_p3),64));

        sext_ln61_7_fu_1088_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln61_3_fu_1078_p4),64));

        sext_ln61_8_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln61_4_fu_1166_p3),64));

        sext_ln61_9_fu_1193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln61_4_fu_1183_p4),64));

        sext_ln61_fu_754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_746_p3),64));

    shl_ln61_10_fu_1901_p3 <= (current_rate_7 & ap_const_lv1_0);
    shl_ln61_1_fu_851_p3 <= (current_rate_9 & ap_const_lv1_0);
    shl_ln61_2_fu_956_p3 <= (current_rate_6 & ap_const_lv1_0);
    shl_ln61_3_fu_1061_p3 <= (current_rate_2 & ap_const_lv1_0);
    shl_ln61_4_fu_1166_p3 <= (current_rate_4 & ap_const_lv1_0);
    shl_ln61_5_fu_1271_p3 <= (current_rate_3 & ap_const_lv1_0);
    shl_ln61_6_fu_1376_p3 <= (current_rate_1 & ap_const_lv1_0);
    shl_ln61_7_fu_1481_p3 <= (current_rate_11 & ap_const_lv1_0);
    shl_ln61_8_fu_1586_p3 <= (current_rate_8 & ap_const_lv1_0);
    shl_ln61_9_fu_1691_p3 <= (current_rate & ap_const_lv1_0);
    shl_ln61_s_fu_1796_p3 <= (current_rate_5 & ap_const_lv1_0);
    shl_ln_fu_746_p3 <= (current_rate_10 & ap_const_lv1_0);
    shouldContinue_fu_2034_p2 <= (or_ln152_9_fu_2028_p2 or or_ln152_4_fu_1998_p2);

    std_I_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, and_ln58_7_reg_2219, std_I_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_lv1_1 = and_ln58_7_reg_2219) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            std_I_o_stream_TDATA_blk_n <= std_I_o_stream_TVALID_int_regslice;
        else 
            std_I_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    std_I_o_stream_TREADY <= regslice_both_std_I_o_stream_U_ack_in;

    std_I_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, and_ln58_7_reg_2219, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_lv1_1 = and_ln58_7_reg_2219) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            std_I_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            std_I_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    std_R_o_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_4_reg_2168, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, std_R_o_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln58_4_reg_2168) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            std_R_o_stream_TDATA_blk_n <= std_R_o_stream_TVALID_int_regslice;
        else 
            std_R_o_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    std_R_o_stream_TREADY <= regslice_both_std_R_o_stream_U_ack_in;

    std_R_o_stream_TREADY_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter0, and_ln58_4_reg_2168, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln58_4_reg_2168) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            std_R_o_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            std_R_o_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln61_10_fu_1918_p4 <= add_ln61_11_fu_1913_p2(63 downto 1);
    trunc_ln61_1_fu_868_p4 <= add_ln61_1_fu_863_p2(63 downto 1);
    trunc_ln61_2_fu_973_p4 <= add_ln61_2_fu_968_p2(63 downto 1);
    trunc_ln61_3_fu_1078_p4 <= add_ln61_3_fu_1073_p2(63 downto 1);
    trunc_ln61_4_fu_1183_p4 <= add_ln61_4_fu_1178_p2(63 downto 1);
    trunc_ln61_5_fu_1288_p4 <= add_ln61_5_fu_1283_p2(63 downto 1);
    trunc_ln61_6_fu_1393_p4 <= add_ln61_6_fu_1388_p2(63 downto 1);
    trunc_ln61_7_fu_1498_p4 <= add_ln61_7_fu_1493_p2(63 downto 1);
    trunc_ln61_8_fu_1603_p4 <= add_ln61_8_fu_1598_p2(63 downto 1);
    trunc_ln61_9_fu_1708_p4 <= add_ln61_9_fu_1703_p2(63 downto 1);
    trunc_ln61_s_fu_1813_p4 <= add_ln61_10_fu_1808_p2(63 downto 1);
    trunc_ln_fu_763_p4 <= add_ln61_fu_758_p2(63 downto 1);
end behav;
