<?xml version="1.0" encoding="utf-8"?>
<module id="SYS" HW_revision="" XML_version="1" description="System Module ">
	<register id="PINMUX0" acronym="PINMUX0" offset="0x0000" width="32" description="PINMUX Register 0">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CI10SEL" width="1" begin="30" end="30" resetval="0" description="CCDC SubBlock CL[1:0] selection: GIO, CCDC data, or McAsp1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="29" end="29" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CI32SEL" width="1" begin="28" end="28" resetval="0" description="CCDC SubBlock CL[3:2] selection: GIO, CCDC data, or McAsp1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_5" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CI54SEL" width="1" begin="26" end="26" resetval="0" description="CCDC SubBlock CL[5:4] selection: GIO, CCDC data, or McAsp1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CI76SEL" width="1" begin="25" end="25" resetval="0" description="CCDC SubBlock CL[7:6] selection: GIO, CCDC data, or McAsp1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CFLDSEL" width="1" begin="24" end="24" resetval="0" description="CCDC SubBlock C_FIELD selection: GIO/EMIF address, or C_FIELD" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CWENSEL" width="1" begin="23" end="23" resetval="0" description="CCDC SubBlock C_WEN selection: GIO, or C_WEN" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="HVDSEL" width="1" begin="22" end="22" resetval="0" description="CCDC SubBlock HD, VD selection: GIO, or HD + VD" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_11" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CCDCSEL" width="1" begin="20" end="20" resetval="0" description="CCDC SubBlock CCDC Mode: No CCDC, CCDC, or McAsp1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_13" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="AEAW" width="3" begin="18" end="16" resetval="0" description="CCDC SubBlock AEMIF address width selection (Latched at reset)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VPBECKEN" width="1" begin="15" end="15" resetval="0" description="VENC SubBlock VPBECLK enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RGBSEL" width="3" begin="14" end="12" resetval="0" description="VENC SubBlock RGB Mode Select: selects combinations of GIO, LCD_FIELD, RGB666, RGB888" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CS3SEL" width="2" begin="11" end="10" resetval="0" description="VENC SubBlock EM_CS3 Select: GIO, EM_CS3, VENCLCD_OE" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CS4SEL" width="2" begin="9" end="8" resetval="0" description="VENC SubBlock EM_CS4 Select: GIO, EM_CS4, or VENC VD" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CS5SEL" width="2" begin="7" end="6" resetval="0" description="VENC SubBlock EM_CS5 Select: GIO, EM_CS5, or VENC HD" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VENCSEL" width="2" begin="5" end="4" resetval="0" description="VENC SubBlock VENC Mode: No Venc, 8b or 16b VENC" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RMII" width="1" begin="3" end="3" resetval="0" description="VENC SubBlock RMII Select" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="AEM" width="3" begin="2" end="0" resetval="0" description="VENC SubBlock AEMIF pin out type (Latched at reset)" range="" rwaccess="RW">
			<bitenum id="NO_AEMIF" value="0" token="NO_AEMIF" description="" />
			<bitenum id="8BIT" value="1" token="8BIT" description="" />
			<bitenum id="16BIT_ASYNC_EMIF" value="2" token="16BIT_ASYNC_EMIF" description="" />
		</bitfield>
	</register>
	<register id="PINMUX1" acronym="PINMUX1" offset="0x0004" width="32" description="PINMUX1">
		<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SPBK1" width="2" begin="25" end="24" resetval="0" description="McBSP Block McBsp1 Sub-Block Select" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SPBK0" width="2" begin="23" end="22" resetval="0" description="McBSP Block McBsp0 Sub-Block Select" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="TIM1BK" width="2" begin="21" end="20" resetval="0" description="Timer1 Block Select" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_5" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TIM0BK" width="2" begin="17" end="16" resetval="0" description="Timer0 Block Select" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CKOBK" width="2" begin="15" end="14" resetval="0" description="CLKOUT Block select (Note CLKOUT selected by default)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_8" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWM1BK" width="1" begin="12" end="12" resetval="0" description="PWM1 Block select" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="UR0FCBK" width="2" begin="11" end="10" resetval="0" description="UART0 Flow Control Block Select" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_11" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="UR0DBK" width="1" begin="8" end="8" resetval="0" description="UART0 Data Block Select" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="HOSTBK" width="3" begin="6" end="4" resetval="0" description="Host Block Select" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_15" width="3" begin="3" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PCIEN" width="1" begin="0" end="0" resetval="0" description="Select PCI" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="DSPBOOTADDR" acronym="DSPBOOTADDR" offset="0x0008" width="32" description="DSP Boot Address">
		<bitfield id="DSPBOOTADDR" width="32" begin="31" end="0" resetval="0" description="0x00100000 (Internal Bootloader ROM) or 0x42000000 (EMIFA CS2) Depends on boot mode. " range="" rwaccess="R/W">
		</bitfield>
	</register>
	<register id="BOOTCOMPLT" acronym="BOOTCOMPLT" offset="0x000C" width="32" description="DSP Boot Address">
		<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ERR" width="4" begin="19" end="16" resetval="0" description="Boot Error 0000: No error 0001  1111: bootloader software detected boot error and aborted boot (Actual error code TBD)" range="" rwaccess="R/W">
		</bitfield>
		<bitfield id="_RESV_3" width="15" begin="15" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="BC" width="1" begin="0" end="0" resetval="0" description="Boot Complete Flag from host This field is only applicable to host boots 0 = Host has not completed booting this device 1 = Host has completed booting this device. DSP Can begin executing from DSPBOOTADDR." range="" rwaccess="R/W">
		</bitfield>
	</register>
	<register id="BOOTCFG" acronym="BOOTCFG" offset="0x0014" width="32" description="Boot Configuration">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="LENDIAN" width="1" begin="20" end="20" resetval="0" description="Little Endian Selection (3.5.1.4) 0 = Device is Big Endian 1 = Device is Little Endian  This field determines the device endian mode." range="" rwaccess="R">
		</bitfield>
		<bitfield id="FASTBOOT" width="1" begin="19" end="19" resetval="0" description="Fast Boot (3.4.1.1) 0 = No Fast Boot 1 = Fast Boot  This field is used by the device bootloader code to determine if it needs to speed up to PLL mode (instead of PLL Bypass mode) before booting." range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_4" width="1" begin="18" end="18" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="DPCIEN" width="1" begin="17" end="17" resetval="0" description="PCI Enable Default (3.5.1.5) 0 = PCI disabled 1 = PCI enabled This field affects pin mux control. The default of PINMUX1.PCIEN is set to this DPCIEN value.   This field does not affect PCI register setting. User must keep the value on the PCIEN pin constant throughout operation." range="" rwaccess="R">
		</bitfield>
		<bitfield id="_8_16" width="1" begin="16" end="16" resetval="0" description="EMIFA CS2 Bus Width Default Configuration (3.5.1.1) 0 = EMIFA CS2 space defaults to 8-bit data bus width 1 = EMIFA CS2 space defaults to 16-bit data bus width This field does not affect pin mux control. This field affects EMIFA register setting. The default of EMIFA register field A1CR. ASIZE is set to this 8_16 value. " range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_7" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PLLMS" width="3" begin="14" end="12" resetval="0" description="8-bit EMIFA (Async) Pinout Mode 1 Address Width Default. (3.5.1.3) This field affects pin mux control. The default of pin mux control register PINMUX0.AEAW is set to this DAEAW value. This field does not affect EMIFA register settings. See section 3.5.1.3 for more details." range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_9" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="DAEM" width="3" begin="10" end="8" resetval="0" description="EMIFA Pinout Type Default  This field affects pin mux control. The default of PINMUX0.AEM is set to this DAEM value. This field does not affect EMIFA register settings." range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_11" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="BOOTMODE" width="4" begin="3" end="0" resetval="0" description="This field is used in conjunction with FASTBOOT and DPCIEN to determine the device boot mode. " range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="DEVICE_ID" acronym="DEVICE_ID" offset="0x0028" width="32" description="Device ID">
		<bitfield id="VARIANT" width="4" begin="31" end="28" resetval="0" description="Variant (4-Bit) value. DM6437 value: 0000." range="" rwaccess="R">
		</bitfield>
		<bitfield id="PARTNUMBER" width="16" begin="27" end="12" resetval="46848" description="Part Number (16-Bit) value. DM6437 value: 1011 0111 0010 0001." range="" rwaccess="R">
		</bitfield>
		<bitfield id="MANUFACTURER" width="11" begin="11" end="1" resetval="0" description="Manufacturer (11-Bit) value. DM6437 value: 0000 0010 111." range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_4" width="1" begin="0" end="0" resetval="1" description="Reserved (Always 1)" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="UHPICTL" acronym="UHPICTL" offset="0x0030" width="32" description="HPI Configuration Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TIMOUT" width="8" begin="7" end="0" resetval="128" description="Sets timeout duration of DMA FIFO flush (in clock cycles)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="MSTPRI0" acronym="MSTPRI0" offset="0x003C" width="32" description="Master Priorities Reg0">
		<bitfield id="_RESV_1" width="13" begin="31" end="19" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_2" width="3" begin="18" end="16" resetval="5" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="C64X_CFGP" width="3" begin="10" end="8" resetval="1" description="DSP CFG bus priority" range="" rwaccess="R/W">
		</bitfield>
		<bitfield id="_RESV_5" width="8" begin="7" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="MSTPRI1" acronym="MSTPRI1" offset="0x0040" width="32" description="Master Priorities Reg1">
		<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PCIP" width="3" begin="26" end="24" resetval="0" description="PCI bus priority" range="" rwaccess="R/W">
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="HPIP" width="3" begin="22" end="20" resetval="0" description="HPI bus priority" range="" rwaccess="R/W">
		</bitfield>
		<bitfield id="_RESV_5" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VLYNQP" width="3" begin="18" end="16" resetval="0" description="VLYNQ bus priority" range="" rwaccess="R/W">
		</bitfield>
		<bitfield id="_RESV_7" width="13" begin="15" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMACP" width="3" begin="2" end="0" resetval="4" description="EMAC bus priority" range="" rwaccess="R/W">
		</bitfield>
	</register>
	<register id="VPSS_CLKCTL" acronym="VPSS_CLKCTL" offset="0x0044" width="32" description="VPSS Clock Control">
		<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="DACCLKEN" width="1" begin="4" end="4" resetval="0" description="Enable Video DAC clock" range="-" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
		</bitfield>
		<bitfield id="VENCLKEN" width="1" begin="3" end="3" resetval="0" description="Enable VPBE/Video Encoder clock" range="-" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable" />
		</bitfield>
		<bitfield id="PCLKINV" width="1" begin="2" end="2" resetval="0" description="Invert VPFE pixel clock (PCLK)" range="-" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="VENC clk mux and CCDC receive normal PCLK" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="VENC clk mux and CCDC receive inverted PCLK" />
		</bitfield>
		<bitfield id="MUXSEL" width="2" begin="1" end="0" resetval="0" description="VPSS clock selection" range="-" rwaccess="R/W">
			<bitenum id="27MHZ" value="0" token="27MHZ" description="Use 27MHX (from MXI27)  (DAC clock = 27 MHz)" />
			<bitenum id="54MHZ" value="1" token="54MHZ" description="Use 54MHX (from PLLCTRL2)  (DAC clock = 54 MHz)" />
			<bitenum id="VPBECLK" value="2" token="VPBECLK" description="Use external VPBE Clock input  (DAC clock = VPBECLK)" />
			<bitenum id="PCLK" value="3" token="PCLK" description="Use PCLK from VPFE   (DAC clock = off)" />
		</bitfield>
	</register>
	<register id="VDD3P3V_PWDN" acronym="VDD3P3V_PWDN" offset="0x0048" width="32" description="VDD 3.3v Powerdwn">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PCIDAT" width="1" begin="13" end="13" resetval="0" description="PCI Data Block I/O Powerdown Control. " range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="EMBK3" width="1" begin="12" end="12" resetval="0" description="EMIFA/VPSS Sub-Block 3 I/O Powerdown Control. " range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="UR0FC" width="1" begin="11" end="11" resetval="1" description="UART0 Flow Control block I/O Powerdown Control" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated. (default)" />
		</bitfield>
		<bitfield id="UR0DAT" width="1" begin="10" end="10" resetval="1" description="UART0 Data Block I/O Powerdown Control" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="TIMER1" width="1" begin="9" end="9" resetval="1" description="Timer1 Block I/O Powerdown Control" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="TIMER0" width="1" begin="8" end="8" resetval="1" description="Timer0 Block I/O Powerdown Control" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="SP" width="1" begin="7" end="7" resetval="1" description="Serial Port Block I/O Powerdown Control" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="PWM1" width="1" begin="6" end="6" resetval="1" description="PWM1 Block I/O Powerdown Control" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="GPIO" width="1" begin="5" end="5" resetval="0" description="GPIO Block I/O Powerdown Control" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="HOST" width="1" begin="4" end="4" resetval="0" description="Host Block I/O Powerdown Control:" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="EMBK2" width="1" begin="3" end="3" resetval="0" description="EMIFA/VPSS Sub-Block 2 I/O Powerdown Control" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="EMBK1" width="1" begin="2" end="2" resetval="0" description="EMIFA/VPSS Sub-Block 1 I/O Powerdown Control" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="EMBK0" width="1" begin="1" end="1" resetval="0" description="EMIFA/VPSS Sub-Block 0 I/O Powerdown Control" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
		<bitfield id="CLKOUT" width="1" begin="0" end="0" resetval="0" description="CLKOUT Block I/O Powerdown Control" range="" rwaccess="R/W">
			<bitenum id="POWERUP" value="0" token="POWERUP" description="0 = I/O pins powered up (default)" />
			<bitenum id="POWERDOWN" value="1" token="POWERDOWN" description="1 = I/O pins powered down and not operational. Outputs are tri-stated." />
		</bitfield>
	</register>
	<register id="DDRVTPER" acronym="DDRVTPER" offset="0x004C" width="32" description="The DDR VTP enable register  is used to enable/disable accesses to the DDR VTP register (DDRVTPR).">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="DDRVTPR access enable." range="0:DISABLE" rwaccess="RW">
		</bitfield>
	</register>
	<register id="TIMERCTL" acronym="TIMERCTL" offset="0x0084" width="32" description="Timer Control ">
		<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TINP0SEL" width="1" begin="1" end="1" resetval="0" description="Timer0 External Input (TIN0) Select 0 = Timer0 external input comes directly from the TINP0L pin (default) 1 = Timer0 external input is TINP0L pin divided by 6. For example, if TINP0L = 27MHz, Timer0 input TIN0 is 27MHz / 6 = 4.5 MHz. " range="" rwaccess="R/W">
		</bitfield>
		<bitfield id="WDRST" width="1" begin="0" end="0" resetval="0" description="WatchDog Reset Enable 0 = WatchDog Timer event (WDINT from Timer2) does not cause device reset 1 = WatchDog Timer event (WDINT from Timer2) causes a device max reset (default)" range="" rwaccess="R/W">
		</bitfield>
	</register>
	<register id="EDMATCCFG" acronym="EDMATCCFG" offset="0x0088" width="32" description="EDMA TC Configuration Register">
		<bitfield id="_RESV_1" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TC2DBS" width="2" begin="6" end="5" resetval="0" description="EDMA TC2 Default Burst Size 00 = 16 byte 01 = 32 byte 10 = 64 byte (default) 11 = reserved  EDMA TC2 is intended for PCI or miscellaneous transfers.  TC2 FIFO size is 128 bytes, regardless of Default Burst Size setting." range="" rwaccess="R/W">
		</bitfield>
		<bitfield id="TC1DBS" width="2" begin="4" end="3" resetval="0" description="EDMA TC1 Default Burst Size 00 = 16 byte 01 = 32 byte (default) 10 = 64 byte 11 = reserved  EDMA TC1 is intended for high throughput bulk transfers.  TC1 FIFO size is 256 bytes, regardless of Default Burst Size setting." range="" rwaccess="R/W">
		</bitfield>
		<bitfield id="Reserved" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TC0DBS" width="2" begin="1" end="0" resetval="0" description="EDMA TC0 Default Burst Size 00 = 16 byte (default) 01 = 32 byte 10 = 64 byte 11 = reserved  EDMA TC0 is intended for short burst transfers with stringent deadline (e.g. McBSP, McASP).  TC0 FIFO size is 128 bytes, regardless of Default Burst Size setting." range="" rwaccess="R/W">
		</bitfield>
	</register>
	<register id="DDRVTPR" acronym="DDRVTPR" offset="0x2038" width="32" description="This register is used to moniter  the status of VTP IO">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PCH" width="5" begin="9" end="5" resetval="0" description="P channel value for IO impedance calibration. Following the VTP calibration sequence, this value should be read and written to the PCH field in the VTP IO control register (VTPIOCR)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="NCH" width="5" begin="4" end="0" resetval="0" description="N channel value for IO impedance calibration. Following the VTP calibration sequence, this value should be read and written to the NCH field in the VTP IO control register (VTPIOCR)." range="" rwaccess="RW">
		</bitfield>
	</register>
</module>
