* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Oct 31 2024 19:51:31

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : b2v_inst.N_482
T_10_18_wire_logic_cluster/lc_0/out
T_7_18_sp12_h_l_0
T_19_18_sp12_h_l_0
T_21_18_lc_trk_g1_7
T_21_18_wire_logic_cluster/lc_5/in_3

T_10_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_5/in_3

T_10_18_wire_logic_cluster/lc_0/out
T_11_16_sp4_v_t_44
T_12_16_sp4_h_l_9
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_4/in_3

T_10_18_wire_logic_cluster/lc_0/out
T_7_18_sp12_h_l_0
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.un7_pix_count_int_0_N_2_THRU_CO
T_6_18_wire_logic_cluster/lc_2/out
T_0_18_span12_horz_0
T_10_18_lc_trk_g1_4
T_10_18_wire_logic_cluster/lc_6/in_3

T_6_18_wire_logic_cluster/lc_2/out
T_6_17_sp4_v_t_36
T_7_17_sp4_h_l_1
T_11_17_sp4_h_l_4
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.un7_pix_count_int_0_I_15_c_RNOZ0
T_5_17_wire_logic_cluster/lc_7/out
T_6_17_lc_trk_g1_7
T_6_17_input_2_2
T_6_17_wire_logic_cluster/lc_2/in_2

End 

Net : SYNTHESIZED_WIRE_4_4
T_9_19_wire_logic_cluster/lc_4/out
T_9_17_sp4_v_t_37
T_6_17_sp4_h_l_0
T_5_17_lc_trk_g0_0
T_5_17_wire_logic_cluster/lc_7/in_1

T_9_19_wire_logic_cluster/lc_4/out
T_9_17_sp4_v_t_37
T_6_17_sp4_h_l_0
T_5_17_lc_trk_g0_0
T_5_17_wire_logic_cluster/lc_0/in_0

T_9_19_wire_logic_cluster/lc_4/out
T_9_17_sp4_v_t_37
T_6_17_sp4_h_l_0
T_5_17_sp4_v_t_43
T_5_18_lc_trk_g3_3
T_5_18_wire_logic_cluster/lc_1/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_9_17_sp4_v_t_37
T_6_17_sp4_h_l_0
T_5_17_lc_trk_g0_0
T_5_17_wire_logic_cluster/lc_2/in_0

T_9_19_wire_logic_cluster/lc_4/out
T_10_19_sp4_h_l_8
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_7/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_10_19_sp4_h_l_8
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_3/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_8_19_sp4_h_l_0
T_7_19_sp4_v_t_43
T_6_20_lc_trk_g3_3
T_6_20_wire_logic_cluster/lc_5/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_4/in_1

T_9_19_wire_logic_cluster/lc_4/out
T_8_19_sp4_h_l_0
T_7_19_sp4_v_t_43
T_7_15_sp4_v_t_43
T_6_16_lc_trk_g3_3
T_6_16_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.un4_pix_count_intlto19_0_0
T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_input_2_0
T_10_18_wire_logic_cluster/lc_0/in_2

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_7/in_3

T_10_18_wire_logic_cluster/lc_6/out
T_9_18_sp12_h_l_0
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.un7_pix_count_int_0_N_2
T_6_18_wire_logic_cluster/lc_1/cout
T_6_18_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.un1_reset_inv_0
T_21_18_wire_logic_cluster/lc_5/out
T_21_17_sp4_v_t_42
T_18_17_sp4_h_l_7
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_4/cen

T_21_18_wire_logic_cluster/lc_5/out
T_21_17_sp4_v_t_42
T_22_17_sp4_h_l_7
T_22_17_lc_trk_g0_2
T_22_17_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_5/out
T_21_17_sp4_v_t_42
T_22_17_sp4_h_l_7
T_22_17_lc_trk_g0_2
T_22_17_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_5/out
T_21_14_sp4_v_t_47
T_20_18_lc_trk_g2_2
T_20_18_wire_logic_cluster/lc_1/cen

T_21_18_wire_logic_cluster/lc_5/out
T_21_14_sp4_v_t_47
T_20_18_lc_trk_g2_2
T_20_18_wire_logic_cluster/lc_1/cen

T_21_18_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_43
T_22_18_lc_trk_g3_3
T_22_18_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_43
T_22_18_lc_trk_g3_3
T_22_18_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_5/out
T_21_14_sp4_v_t_47
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_5/out
T_21_14_sp4_v_t_47
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_5/out
T_22_14_sp4_v_t_46
T_22_16_lc_trk_g3_3
T_22_16_wire_logic_cluster/lc_5/cen

T_21_18_wire_logic_cluster/lc_5/out
T_22_14_sp4_v_t_46
T_22_16_lc_trk_g3_3
T_22_16_wire_logic_cluster/lc_5/cen

End 

Net : b2v_inst.pix_count_anteriorZ0Z_1
T_6_16_wire_logic_cluster/lc_0/out
T_6_14_sp4_v_t_45
T_5_18_lc_trk_g2_0
T_5_18_input_2_4
T_5_18_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.un7_pix_count_int_0_I_1_c_RNOZ0
T_5_18_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g3_4
T_6_17_wire_logic_cluster/lc_0/in_1

End 

Net : SYNTHESIZED_WIRE_4_7
T_9_19_wire_logic_cluster/lc_7/out
T_8_19_sp4_h_l_6
T_7_19_lc_trk_g1_6
T_7_19_wire_logic_cluster/lc_0/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_7_19_sp4_h_l_11
T_6_15_sp4_v_t_41
T_5_17_lc_trk_g0_4
T_5_17_wire_logic_cluster/lc_3/in_3

T_9_19_wire_logic_cluster/lc_7/out
T_7_19_sp4_h_l_11
T_6_15_sp4_v_t_41
T_5_17_lc_trk_g0_4
T_5_17_input_2_0
T_5_17_wire_logic_cluster/lc_0/in_2

T_9_19_wire_logic_cluster/lc_7/out
T_7_19_sp4_h_l_11
T_6_15_sp4_v_t_46
T_5_17_lc_trk_g2_3
T_5_17_wire_logic_cluster/lc_2/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_8_19_sp4_h_l_6
T_12_19_sp4_h_l_2
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_7/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_6/in_3

T_9_19_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_13_14_sp4_v_t_46
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_1/in_0

T_9_19_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g3_7
T_9_19_wire_logic_cluster/lc_7/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_8_19_sp4_h_l_6
T_7_19_lc_trk_g1_6
T_7_19_wire_logic_cluster/lc_5/in_0

T_9_19_wire_logic_cluster/lc_7/out
T_8_19_sp4_h_l_6
T_7_19_lc_trk_g1_6
T_7_19_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.un7_pix_count_int_0_I_21_c_RNOZ0
T_7_19_wire_logic_cluster/lc_0/out
T_7_15_sp4_v_t_37
T_6_17_lc_trk_g1_0
T_6_17_input_2_3
T_6_17_wire_logic_cluster/lc_3/in_2

End 

Net : SYNTHESIZED_WIRE_4_3
T_5_19_wire_logic_cluster/lc_5/out
T_6_19_lc_trk_g1_5
T_6_19_wire_logic_cluster/lc_0/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_6_18_lc_trk_g3_5
T_6_18_wire_logic_cluster/lc_5/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_19_sp12_h_l_1
T_11_19_lc_trk_g1_6
T_11_19_wire_logic_cluster/lc_2/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_19_sp12_h_l_1
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_6_19_lc_trk_g0_5
T_6_19_input_2_3
T_6_19_wire_logic_cluster/lc_3/in_2

T_5_19_wire_logic_cluster/lc_5/out
T_6_19_lc_trk_g0_5
T_6_19_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.un7_pix_count_int_0_I_27_c_RNOZ0
T_6_19_wire_logic_cluster/lc_0/out
T_6_16_sp4_v_t_40
T_6_17_lc_trk_g3_0
T_6_17_input_2_1
T_6_17_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.un7_pix_count_int_0_I_51_c_RNOZ0
T_7_18_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g2_4
T_6_17_input_2_4
T_6_17_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.pix_count_anteriorZ0Z_9
T_6_16_wire_logic_cluster/lc_2/out
T_4_16_sp4_h_l_1
T_7_16_sp4_v_t_43
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.pix_count_anteriorZ0Z_2
T_6_19_wire_logic_cluster/lc_1/out
T_6_19_lc_trk_g2_1
T_6_19_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.pix_count_anteriorZ0Z_3
T_6_19_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g0_2
T_6_19_input_2_0
T_6_19_wire_logic_cluster/lc_0/in_2

End 

Net : SYNTHESIZED_WIRE_4_8
T_9_20_wire_logic_cluster/lc_0/out
T_9_18_sp4_v_t_45
T_6_18_sp4_h_l_8
T_7_18_lc_trk_g3_0
T_7_18_wire_logic_cluster/lc_4/in_1

T_9_20_wire_logic_cluster/lc_0/out
T_9_18_sp4_v_t_45
T_10_18_sp4_h_l_8
T_11_18_lc_trk_g2_0
T_11_18_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_0/out
T_9_18_sp4_v_t_45
T_6_18_sp4_h_l_8
T_5_18_sp4_v_t_39
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_1/in_1

T_9_20_wire_logic_cluster/lc_0/out
T_8_20_sp4_h_l_8
T_11_16_sp4_v_t_45
T_11_19_lc_trk_g1_5
T_11_19_wire_logic_cluster/lc_5/in_3

T_9_20_wire_logic_cluster/lc_0/out
T_8_20_sp4_h_l_8
T_11_16_sp4_v_t_45
T_11_19_lc_trk_g1_5
T_11_19_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_0/in_1

T_9_20_wire_logic_cluster/lc_0/out
T_8_20_sp4_h_l_8
T_7_16_sp4_v_t_36
T_7_19_lc_trk_g1_4
T_7_19_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.pix_count_anteriorZ0Z_5
T_6_19_wire_logic_cluster/lc_5/out
T_6_15_sp4_v_t_47
T_5_17_lc_trk_g0_1
T_5_17_wire_logic_cluster/lc_7/in_0

End 

Net : SYNTHESIZED_WIRE_4_2
T_7_20_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g3_2
T_6_19_wire_logic_cluster/lc_0/in_3

T_7_20_wire_logic_cluster/lc_2/out
T_7_16_sp4_v_t_41
T_6_18_lc_trk_g0_4
T_6_18_wire_logic_cluster/lc_5/in_3

T_7_20_wire_logic_cluster/lc_2/out
T_8_19_sp4_v_t_37
T_9_19_sp4_h_l_5
T_11_19_lc_trk_g3_0
T_11_19_wire_logic_cluster/lc_2/in_3

T_7_20_wire_logic_cluster/lc_2/out
T_8_19_sp4_v_t_37
T_9_19_sp4_h_l_5
T_9_19_lc_trk_g1_0
T_9_19_wire_logic_cluster/lc_2/in_1

T_7_20_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g3_2
T_6_19_wire_logic_cluster/lc_3/in_0

T_7_20_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g3_2
T_6_19_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst4_pix_count_int_fast_0
T_5_18_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g1_5
T_5_18_wire_logic_cluster/lc_4/in_0

T_5_18_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g2_5
T_5_18_wire_logic_cluster/lc_2/in_3

T_5_18_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g2_5
T_5_18_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst4_pix_count_int_fast_1
T_5_18_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g0_3
T_5_18_wire_logic_cluster/lc_4/in_1

T_5_18_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g0_3
T_5_18_wire_logic_cluster/lc_2/in_1

T_5_18_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g0_3
T_5_18_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.pix_count_anteriorZ0Z_6
T_7_19_wire_logic_cluster/lc_1/out
T_7_19_lc_trk_g1_1
T_7_19_wire_logic_cluster/lc_0/in_0

End 

Net : SYNTHESIZED_WIRE_4_6
T_7_20_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g1_3
T_7_19_input_2_0
T_7_19_wire_logic_cluster/lc_0/in_2

T_7_20_wire_logic_cluster/lc_3/out
T_0_20_span12_horz_1
T_3_20_sp4_h_l_2
T_6_16_sp4_v_t_39
T_5_18_lc_trk_g1_2
T_5_18_wire_logic_cluster/lc_1/in_0

T_7_20_wire_logic_cluster/lc_3/out
T_0_20_span12_horz_1
T_3_20_sp4_h_l_2
T_5_20_lc_trk_g3_7
T_5_20_wire_logic_cluster/lc_1/in_3

T_7_20_wire_logic_cluster/lc_3/out
T_8_19_sp4_v_t_39
T_9_19_sp4_h_l_7
T_11_19_lc_trk_g3_2
T_11_19_wire_logic_cluster/lc_3/in_0

T_7_20_wire_logic_cluster/lc_3/out
T_8_19_sp4_v_t_39
T_9_19_sp4_h_l_7
T_9_19_lc_trk_g1_2
T_9_19_wire_logic_cluster/lc_6/in_1

T_7_20_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g1_3
T_7_19_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.N_305_1
T_10_18_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_46
T_7_17_sp4_h_l_11
T_3_17_sp4_h_l_7
T_0_17_span4_horz_31
T_0_17_lc_trk_g0_7
T_0_17_wire_gbuf/in

End 

Net : b2v_inst.N_305_1_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_17_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_17_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_17_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_18_wire_logic_cluster/lc_4/cen

End 

Net : b2v_inst.pix_count_anteriorZ0Z_0
T_6_19_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g3_4
T_5_18_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.un7_pix_count_int_0_I_39_c_RNOZ0
T_6_20_wire_logic_cluster/lc_0/out
T_6_16_sp4_v_t_37
T_6_17_lc_trk_g3_5
T_6_17_input_2_6
T_6_17_wire_logic_cluster/lc_6/in_2

End 

Net : SYNTHESIZED_WIRE_4_13
T_9_20_wire_logic_cluster/lc_5/out
T_7_20_sp4_h_l_7
T_6_20_lc_trk_g0_7
T_6_20_wire_logic_cluster/lc_0/in_1

T_9_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_2
T_11_16_sp4_v_t_39
T_11_17_lc_trk_g2_7
T_11_17_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_2
T_11_16_sp4_v_t_39
T_12_16_sp4_h_l_7
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_4/in_3

T_9_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_2
T_11_16_sp4_v_t_39
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_5/in_3

T_9_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_2
T_7_16_sp4_v_t_39
T_7_18_lc_trk_g3_2
T_7_18_wire_logic_cluster/lc_6/in_3

T_9_20_wire_logic_cluster/lc_5/out
T_10_20_sp4_h_l_10
T_13_16_sp4_v_t_41
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_2
T_7_16_sp4_v_t_39
T_7_19_lc_trk_g1_7
T_7_19_wire_logic_cluster/lc_5/in_1

T_9_20_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g1_5
T_9_20_wire_logic_cluster/lc_5/in_1

T_9_20_wire_logic_cluster/lc_5/out
T_7_20_sp4_h_l_7
T_6_20_lc_trk_g0_7
T_6_20_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.un7_pix_count_int_0_I_9_c_RNOZ0
T_9_17_wire_logic_cluster/lc_0/out
T_6_17_sp12_h_l_0
T_6_17_lc_trk_g0_3
T_6_17_input_2_5
T_6_17_wire_logic_cluster/lc_5/in_2

End 

Net : SYNTHESIZED_WIRE_4_10
T_10_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_0/in_0

T_10_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g0_2
T_11_17_wire_logic_cluster/lc_3/in_3

T_10_17_wire_logic_cluster/lc_2/out
T_11_16_sp4_v_t_37
T_11_19_lc_trk_g0_5
T_11_19_wire_logic_cluster/lc_7/in_0

T_10_17_wire_logic_cluster/lc_2/out
T_8_17_sp4_h_l_1
T_7_17_sp4_v_t_36
T_7_19_lc_trk_g3_1
T_7_19_wire_logic_cluster/lc_5/in_3

T_10_17_wire_logic_cluster/lc_2/out
T_11_16_sp4_v_t_37
T_8_20_sp4_h_l_5
T_9_20_lc_trk_g2_5
T_9_20_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.pix_count_anteriorZ0Z_7
T_7_19_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g3_2
T_7_19_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.un7_pix_count_int_0_I_45_c_RNOZ0
T_6_20_wire_logic_cluster/lc_3/out
T_6_16_sp4_v_t_43
T_6_17_lc_trk_g2_3
T_6_17_input_2_7
T_6_17_wire_logic_cluster/lc_7/in_2

End 

Net : SYNTHESIZED_WIRE_4_15
T_9_20_wire_logic_cluster/lc_7/out
T_7_20_sp4_h_l_11
T_6_20_lc_trk_g0_3
T_6_20_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_17_sp4_v_t_38
T_10_17_sp4_h_l_8
T_11_17_lc_trk_g2_0
T_11_17_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_8_16_sp4_v_t_45
T_9_16_sp4_h_l_1
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_4/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_8_16_sp4_v_t_45
T_7_18_lc_trk_g2_0
T_7_18_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_17_sp4_v_t_38
T_10_17_sp4_h_l_8
T_12_17_lc_trk_g2_5
T_12_17_wire_logic_cluster/lc_0/in_1

T_9_20_wire_logic_cluster/lc_7/out
T_7_20_sp4_h_l_11
T_6_20_lc_trk_g0_3
T_6_20_wire_logic_cluster/lc_6/in_1

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g3_7
T_9_20_wire_logic_cluster/lc_7/in_1

T_9_20_wire_logic_cluster/lc_7/out
T_7_20_sp4_h_l_11
T_6_20_lc_trk_g0_3
T_6_20_wire_logic_cluster/lc_7/in_0

End 

Net : SYNTHESIZED_WIRE_4_11
T_10_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_0/in_1

T_10_17_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g0_7
T_11_17_wire_logic_cluster/lc_3/in_0

T_10_17_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_46
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g0_7
T_11_17_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_46
T_9_20_lc_trk_g2_3
T_9_20_input_2_3
T_9_20_wire_logic_cluster/lc_3/in_2

T_10_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.pix_count_anteriorZ0Z_11
T_9_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g0_2
T_9_17_input_2_0
T_9_17_wire_logic_cluster/lc_0/in_2

End 

Net : SYNTHESIZED_WIRE_4_14
T_9_20_wire_logic_cluster/lc_6/out
T_7_20_sp4_h_l_9
T_6_20_lc_trk_g1_1
T_6_20_wire_logic_cluster/lc_3/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_17_sp4_v_t_36
T_10_17_sp4_h_l_1
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_0/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_7_20_sp4_h_l_9
T_10_16_sp4_v_t_44
T_11_16_sp4_h_l_9
T_11_16_lc_trk_g1_4
T_11_16_wire_logic_cluster/lc_4/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_11_20_lc_trk_g2_4
T_11_20_wire_logic_cluster/lc_5/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_16_sp4_v_t_43
T_7_18_lc_trk_g1_6
T_7_18_wire_logic_cluster/lc_6/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_17_sp4_v_t_36
T_10_17_sp4_h_l_6
T_12_17_lc_trk_g3_3
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

T_9_20_wire_logic_cluster/lc_6/out
T_7_20_sp4_h_l_9
T_6_20_lc_trk_g1_1
T_6_20_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_9_20_lc_trk_g1_4
T_9_20_wire_logic_cluster/lc_6/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_7_20_sp4_h_l_9
T_6_20_lc_trk_g1_1
T_6_20_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.pix_count_anteriorZ0Z_10
T_9_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g2_1
T_9_17_wire_logic_cluster/lc_0/in_3

End 

Net : SYNTHESIZED_WIRE_4_5
T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g1_6
T_5_17_input_2_7
T_5_17_wire_logic_cluster/lc_7/in_2

T_5_17_wire_logic_cluster/lc_6/out
T_5_18_lc_trk_g0_6
T_5_18_wire_logic_cluster/lc_1/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_41
T_6_19_sp4_h_l_10
T_10_19_sp4_h_l_1
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_3/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_41
T_6_19_sp4_h_l_10
T_10_19_sp4_h_l_1
T_9_19_lc_trk_g1_1
T_9_19_wire_logic_cluster/lc_5/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_41
T_6_19_sp4_h_l_10
T_6_19_lc_trk_g1_7
T_6_19_wire_logic_cluster/lc_3/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_41
T_6_19_sp4_h_l_10
T_6_19_lc_trk_g1_7
T_6_19_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.valor_max_final40_THRU_CO
T_22_15_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_38
T_22_10_sp4_v_t_46
T_21_12_lc_trk_g0_0
T_21_12_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.reg_ancho_3Z0Z_2
T_23_16_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_45
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_2/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g3_4
T_22_16_wire_logic_cluster/lc_0/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g2_4
T_22_15_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.reg_ancho_3_i_2
T_22_14_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g0_2
T_22_14_input_2_2
T_22_14_wire_logic_cluster/lc_2/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_10_sp4_v_t_40
T_22_12_lc_trk_g1_5
T_22_12_input_2_2
T_22_12_wire_logic_cluster/lc_2/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_22_10_sp4_v_t_41
T_21_11_lc_trk_g3_1
T_21_11_input_2_2
T_21_11_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.m54_ns_1
T_21_12_wire_logic_cluster/lc_3/out
T_21_11_sp12_v_t_22
T_21_17_lc_trk_g2_5
T_21_17_input_2_3
T_21_17_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.N_711
T_21_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g2_3
T_20_17_wire_logic_cluster/lc_4/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g2_3
T_20_17_wire_logic_cluster/lc_2/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_47
T_22_16_lc_trk_g2_2
T_22_16_wire_logic_cluster/lc_1/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_47
T_22_16_lc_trk_g2_2
T_22_16_wire_logic_cluster/lc_6/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_47
T_22_16_lc_trk_g2_2
T_22_16_wire_logic_cluster/lc_2/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_22_17_lc_trk_g0_3
T_22_17_wire_logic_cluster/lc_4/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_2/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g2_3
T_22_18_wire_logic_cluster/lc_2/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g2_3
T_20_17_wire_logic_cluster/lc_7/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_22_17_lc_trk_g0_3
T_22_17_wire_logic_cluster/lc_7/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_22_17_lc_trk_g0_3
T_22_17_wire_logic_cluster/lc_5/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_7/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_3/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g2_3
T_22_18_wire_logic_cluster/lc_3/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_3/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_7/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g2_3
T_22_18_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.un1_reg_anterior_iv_0_1_6
T_20_17_wire_logic_cluster/lc_4/out
T_21_17_sp4_h_l_8
T_22_17_lc_trk_g2_0
T_22_17_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.valor_max_final40
T_22_15_wire_logic_cluster/lc_2/cout
T_22_15_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.pix_count_anteriorZ0Z_4
T_6_16_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g1_1
T_5_17_wire_logic_cluster/lc_7/in_3

End 

Net : SYNTHESIZED_WIRE_4_12
T_7_20_wire_logic_cluster/lc_0/out
T_6_20_lc_trk_g2_0
T_6_20_wire_logic_cluster/lc_0/in_0

T_7_20_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_41
T_9_17_sp4_h_l_9
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_3/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_8_20_sp4_h_l_0
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_1/in_0

T_7_20_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_41
T_9_17_sp4_h_l_9
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_6/in_0

T_7_20_wire_logic_cluster/lc_0/out
T_8_20_sp4_h_l_0
T_9_20_lc_trk_g2_0
T_9_20_input_2_4
T_9_20_wire_logic_cluster/lc_4/in_2

T_7_20_wire_logic_cluster/lc_0/out
T_6_20_lc_trk_g2_0
T_6_20_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.reg_ancho_3Z0Z_0
T_21_13_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g3_7
T_22_14_wire_logic_cluster/lc_0/in_0

T_21_13_wire_logic_cluster/lc_7/out
T_20_13_sp4_h_l_6
T_23_13_sp4_v_t_43
T_22_17_lc_trk_g1_6
T_22_17_wire_logic_cluster/lc_0/in_3

T_21_13_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_46
T_21_15_lc_trk_g1_6
T_21_15_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.reg_ancho_3_i_0
T_22_14_wire_logic_cluster/lc_0/out
T_22_14_lc_trk_g0_0
T_22_14_input_2_0
T_22_14_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_36
T_22_12_lc_trk_g1_1
T_22_12_input_2_0
T_22_12_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_37
T_21_11_lc_trk_g2_5
T_21_11_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.pix_count_anteriorZ0Z_12
T_6_20_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g3_1
T_6_20_input_2_0
T_6_20_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.reg_ancho_3_i_3
T_22_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g2_3
T_22_14_input_2_3
T_22_14_wire_logic_cluster/lc_3/in_2

T_22_14_wire_logic_cluster/lc_3/out
T_23_10_sp4_v_t_42
T_22_12_lc_trk_g0_7
T_22_12_input_2_3
T_22_12_wire_logic_cluster/lc_3/in_2

T_22_14_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_43
T_21_11_lc_trk_g3_3
T_21_11_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.reg_ancho_3Z0Z_3
T_23_16_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_43
T_22_14_lc_trk_g1_6
T_22_14_wire_logic_cluster/lc_3/in_0

T_23_16_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g2_3
T_22_16_wire_logic_cluster/lc_0/in_1

T_23_16_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_43
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.pix_count_anteriorZ0Z_13
T_6_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g3_2
T_6_20_wire_logic_cluster/lc_0/in_3

End 

Net : SYNTHESIZED_WIRE_4_16
T_9_21_wire_logic_cluster/lc_0/out
T_9_18_sp4_v_t_40
T_6_18_sp4_h_l_5
T_6_18_lc_trk_g1_0
T_6_18_wire_logic_cluster/lc_3/in_0

T_9_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g1_0
T_10_21_wire_logic_cluster/lc_2/in_3

T_9_21_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_36
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_5/in_3

T_9_21_wire_logic_cluster/lc_0/out
T_8_21_sp4_h_l_8
T_7_21_lc_trk_g0_0
T_7_21_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_36
T_10_18_lc_trk_g3_4
T_10_18_wire_logic_cluster/lc_0/in_3

T_9_21_wire_logic_cluster/lc_0/out
T_9_21_sp4_h_l_5
T_12_17_sp4_v_t_46
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_1/in_3

T_9_21_wire_logic_cluster/lc_0/out
T_10_19_sp4_v_t_44
T_11_19_sp4_h_l_9
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_0/in_3

T_9_21_wire_logic_cluster/lc_0/out
T_10_19_sp4_v_t_44
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_44
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_4/in_0

T_9_21_wire_logic_cluster/lc_0/out
T_10_19_sp4_v_t_44
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_44
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_2/in_3

T_9_21_wire_logic_cluster/lc_0/out
T_9_21_sp4_h_l_5
T_9_21_lc_trk_g1_0
T_9_21_wire_logic_cluster/lc_0/in_1

T_9_21_wire_logic_cluster/lc_0/out
T_9_21_sp4_h_l_5
T_5_21_sp4_h_l_8
T_6_21_lc_trk_g2_0
T_6_21_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.un7_pix_count_int_0_I_57_c_RNOZ0
T_6_18_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g1_3
T_6_18_input_2_0
T_6_18_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.pix_count_anteriorZ0Z_8
T_7_19_wire_logic_cluster/lc_4/out
T_7_18_lc_trk_g0_4
T_7_18_input_2_4
T_7_18_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.un2_valor_max2_THRU_CO
T_22_13_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g2_3
T_21_12_wire_logic_cluster/lc_3/in_0

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_21_13_sp4_v_t_46
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_3/in_1

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_21_13_sp4_v_t_46
T_22_17_sp4_h_l_5
T_22_17_lc_trk_g1_0
T_22_17_wire_logic_cluster/lc_2/in_3

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_22_13_lc_trk_g1_6
T_22_13_wire_logic_cluster/lc_7/in_0

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_22_13_lc_trk_g1_6
T_22_13_wire_logic_cluster/lc_4/in_3

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_22_13_lc_trk_g1_6
T_22_13_wire_logic_cluster/lc_5/in_0

T_22_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_39
T_23_16_lc_trk_g0_2
T_23_16_wire_logic_cluster/lc_1/in_3

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_21_13_sp4_v_t_46
T_21_17_sp4_v_t_46
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_6/in_3

T_22_13_wire_logic_cluster/lc_3/out
T_22_12_sp12_v_t_22
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_4/in_3

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_21_13_sp4_v_t_46
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_4/in_1

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_21_13_sp4_v_t_46
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_6/in_3

T_22_13_wire_logic_cluster/lc_3/out
T_22_12_sp12_v_t_22
T_22_15_lc_trk_g2_2
T_22_15_wire_logic_cluster/lc_7/in_3

T_22_13_wire_logic_cluster/lc_3/out
T_22_12_sp12_v_t_22
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.reg_ancho_3Z0Z_1
T_21_13_wire_logic_cluster/lc_6/out
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_1/in_3

T_21_13_wire_logic_cluster/lc_6/out
T_20_13_sp4_h_l_4
T_23_13_sp4_v_t_44
T_22_17_lc_trk_g2_1
T_22_17_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_44
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.reg_ancho_3_i_1
T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_23_12_sp4_h_l_10
T_22_12_lc_trk_g1_2
T_22_12_input_2_1
T_22_12_wire_logic_cluster/lc_1/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g2_1
T_22_14_input_2_1
T_22_14_wire_logic_cluster/lc_1/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_39
T_21_11_lc_trk_g2_7
T_21_11_input_2_1
T_21_11_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.un2_valor_max2
T_22_13_wire_logic_cluster/lc_2/cout
T_22_13_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.reg_ancho_1Z0Z_1
T_20_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_10
T_23_11_sp4_h_l_6
T_22_11_sp4_v_t_43
T_22_14_lc_trk_g1_3
T_22_14_wire_logic_cluster/lc_1/in_1

T_20_11_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g1_1
T_20_12_wire_logic_cluster/lc_1/in_3

T_20_11_wire_logic_cluster/lc_1/out
T_20_8_sp12_v_t_22
T_20_16_lc_trk_g2_1
T_20_16_wire_logic_cluster/lc_0/in_1

T_20_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_10
T_23_11_sp4_h_l_6
T_22_11_sp4_v_t_43
T_22_15_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_1/in_1

T_20_11_wire_logic_cluster/lc_1/out
T_20_8_sp12_v_t_22
T_20_16_lc_trk_g2_1
T_20_16_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.un1_state_36_0
T_10_18_wire_logic_cluster/lc_5/out
T_10_14_sp4_v_t_47
T_10_18_sp4_v_t_43
T_10_19_lc_trk_g3_3
T_10_19_wire_logic_cluster/lc_1/cen

End 

Net : b2v_inst.pix_count_anteriorZ0Z_14
T_6_20_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g3_4
T_6_20_input_2_3
T_6_20_wire_logic_cluster/lc_3/in_2

End 

Net : SYNTHESIZED_WIRE_4_17
T_9_21_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_42
T_6_18_sp4_h_l_7
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_3/in_1

T_9_21_wire_logic_cluster/lc_1/out
T_10_17_sp4_v_t_38
T_10_18_lc_trk_g3_6
T_10_18_wire_logic_cluster/lc_6/in_1

T_9_21_wire_logic_cluster/lc_1/out
T_10_21_sp4_h_l_2
T_13_17_sp4_v_t_39
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_2/in_3

T_9_21_wire_logic_cluster/lc_1/out
T_8_21_sp4_h_l_10
T_7_21_lc_trk_g0_2
T_7_21_wire_logic_cluster/lc_5/in_3

T_9_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g1_1
T_10_21_wire_logic_cluster/lc_5/in_3

T_9_21_wire_logic_cluster/lc_1/out
T_10_21_sp4_h_l_2
T_13_17_sp4_v_t_39
T_13_18_lc_trk_g2_7
T_13_18_wire_logic_cluster/lc_6/in_3

T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g3_1
T_9_21_wire_logic_cluster/lc_1/in_1

T_9_21_wire_logic_cluster/lc_1/out
T_10_17_sp4_v_t_38
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.pix_count_anteriorZ0Z_16
T_6_21_wire_logic_cluster/lc_7/out
T_6_18_sp4_v_t_38
T_7_18_sp4_h_l_3
T_6_18_lc_trk_g0_3
T_6_18_input_2_3
T_6_18_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.un7_pix_count_int_0_I_33_c_RNOZ0
T_6_19_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g1_6
T_6_18_input_2_1
T_6_18_wire_logic_cluster/lc_1/in_2

End 

Net : SYNTHESIZED_WIRE_4_18
T_9_21_wire_logic_cluster/lc_2/out
T_7_21_sp4_h_l_1
T_6_17_sp4_v_t_43
T_6_19_lc_trk_g2_6
T_6_19_wire_logic_cluster/lc_6/in_0

T_9_21_wire_logic_cluster/lc_2/out
T_9_18_sp4_v_t_44
T_10_18_sp4_h_l_2
T_10_18_lc_trk_g1_7
T_10_18_wire_logic_cluster/lc_6/in_0

T_9_21_wire_logic_cluster/lc_2/out
T_9_18_sp4_v_t_44
T_10_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_2/in_1

T_9_21_wire_logic_cluster/lc_2/out
T_7_21_sp4_h_l_1
T_7_21_lc_trk_g1_4
T_7_21_wire_logic_cluster/lc_5/in_0

T_9_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_2/out
T_9_18_sp4_v_t_44
T_10_18_sp4_h_l_2
T_13_14_sp4_v_t_39
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_6/in_1

T_9_21_wire_logic_cluster/lc_2/out
T_7_21_sp4_h_l_1
T_6_17_sp4_v_t_43
T_6_19_lc_trk_g2_6
T_6_19_wire_logic_cluster/lc_7/in_3

T_9_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_2/in_1

End 

Net : SYNTHESIZED_WIRE_4_9_rep1
T_7_18_wire_logic_cluster/lc_3/out
T_7_18_lc_trk_g0_3
T_7_18_wire_logic_cluster/lc_4/in_3

T_7_18_wire_logic_cluster/lc_3/out
T_7_18_sp4_h_l_11
T_10_18_sp4_v_t_41
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_1/in_3

T_7_18_wire_logic_cluster/lc_3/out
T_8_17_sp4_v_t_39
T_9_17_sp4_h_l_7
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_6/in_3

T_7_18_wire_logic_cluster/lc_3/out
T_7_18_lc_trk_g0_3
T_7_18_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.pix_count_anteriorZ0Z_15
T_6_20_wire_logic_cluster/lc_7/out
T_6_20_lc_trk_g1_7
T_6_20_wire_logic_cluster/lc_3/in_3

End 

Net : SYNTHESIZED_WIRE_4_19
T_9_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_3
T_6_17_sp4_v_t_45
T_6_19_lc_trk_g3_0
T_6_19_wire_logic_cluster/lc_6/in_1

T_9_21_wire_logic_cluster/lc_3/out
T_10_17_sp4_v_t_42
T_10_18_lc_trk_g2_2
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

T_9_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g0_3
T_10_21_wire_logic_cluster/lc_2/in_1

T_9_21_wire_logic_cluster/lc_3/out
T_9_17_sp4_v_t_43
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_3
T_7_21_lc_trk_g1_6
T_7_21_input_2_5
T_7_21_wire_logic_cluster/lc_5/in_2

T_9_21_wire_logic_cluster/lc_3/out
T_10_17_sp4_v_t_42
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_0/in_0

T_9_21_wire_logic_cluster/lc_3/out
T_9_21_sp4_h_l_11
T_11_21_lc_trk_g3_6
T_11_21_wire_logic_cluster/lc_0/in_3

T_9_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_3
T_11_21_sp4_h_l_6
T_14_17_sp4_v_t_37
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_0/in_0

T_9_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_6/in_0

T_9_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_4/in_0

T_9_21_wire_logic_cluster/lc_3/out
T_10_17_sp4_v_t_42
T_11_17_sp4_h_l_0
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_4/in_3

T_9_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_2/in_0

T_9_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_3
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_3/in_3

T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g1_3
T_9_21_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.un1_reg_anterior_iv_0_1_10
T_20_17_wire_logic_cluster/lc_2/out
T_20_18_lc_trk_g0_2
T_20_18_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.reg_ancho_3_i_5
T_22_14_wire_logic_cluster/lc_5/out
T_22_14_lc_trk_g1_5
T_22_14_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_23_10_sp4_v_t_46
T_22_12_lc_trk_g2_3
T_22_12_input_2_5
T_22_12_wire_logic_cluster/lc_5/in_2

T_22_14_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_47
T_21_11_lc_trk_g3_7
T_21_11_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.reg_ancho_3Z0Z_5
T_23_16_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_47
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_5/in_3

T_23_16_wire_logic_cluster/lc_5/out
T_22_16_lc_trk_g3_5
T_22_16_input_2_0
T_22_16_wire_logic_cluster/lc_0/in_2

T_23_16_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_47
T_22_13_lc_trk_g3_7
T_22_13_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.g3_i_1
T_13_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.state_RNO_2Z0Z_29
T_14_18_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.reg_ancho_1Z0Z_0
T_20_11_wire_logic_cluster/lc_0/out
T_20_11_sp4_h_l_5
T_23_11_sp4_v_t_40
T_22_14_lc_trk_g3_0
T_22_14_wire_logic_cluster/lc_0/in_1

T_20_11_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g1_0
T_20_12_wire_logic_cluster/lc_0/in_3

T_20_11_wire_logic_cluster/lc_0/out
T_20_7_sp12_v_t_23
T_20_16_lc_trk_g2_7
T_20_16_wire_logic_cluster/lc_0/in_3

T_20_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_44
T_21_13_sp4_v_t_40
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_0/in_1

T_20_11_wire_logic_cluster/lc_0/out
T_20_7_sp12_v_t_23
T_20_16_lc_trk_g2_7
T_20_16_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst.reg_ancho_1_i_0
T_20_12_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g0_0
T_20_12_input_2_0
T_20_12_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.un2_valor_max1_THRU_CO
T_20_13_wire_logic_cluster/lc_3/out
T_21_9_sp4_v_t_42
T_21_12_lc_trk_g1_2
T_21_12_input_2_3
T_21_12_wire_logic_cluster/lc_3/in_2

T_20_13_wire_logic_cluster/lc_3/out
T_20_13_sp4_h_l_11
T_23_13_sp4_v_t_46
T_23_15_lc_trk_g3_3
T_23_15_wire_logic_cluster/lc_5/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_14_13_sp12_h_l_1
T_13_13_lc_trk_g1_1
T_13_13_wire_logic_cluster/lc_5/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_20_12_sp12_v_t_22
T_20_17_lc_trk_g3_6
T_20_17_wire_logic_cluster/lc_5/in_0

T_20_13_wire_logic_cluster/lc_3/out
T_20_12_sp12_v_t_22
T_20_18_lc_trk_g3_5
T_20_18_wire_logic_cluster/lc_5/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_20_12_sp12_v_t_22
T_20_17_lc_trk_g3_6
T_20_17_wire_logic_cluster/lc_0/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_20_13_sp4_h_l_11
T_23_13_sp4_v_t_41
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_5/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_20_13_sp4_h_l_11
T_23_13_sp4_v_t_41
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_4/in_0

T_20_13_wire_logic_cluster/lc_3/out
T_20_13_sp4_h_l_11
T_23_13_sp4_v_t_46
T_23_15_lc_trk_g3_3
T_23_15_wire_logic_cluster/lc_3/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_20_12_sp12_v_t_22
T_20_18_lc_trk_g2_5
T_20_18_wire_logic_cluster/lc_4/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_20_12_sp12_v_t_22
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_1/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_20_12_sp12_v_t_22
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.un2_valor_max1
T_20_13_wire_logic_cluster/lc_2/cout
T_20_13_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.un1_reg_anterior_iv_0_1_5_cascade_
T_22_16_wire_logic_cluster/lc_1/ltout
T_22_16_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.reg_ancho_1_i_1
T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g2_1
T_20_12_input_2_1
T_20_12_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.reg_ancho_3Z0Z_4
T_23_14_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g2_7
T_22_14_wire_logic_cluster/lc_4/in_3

T_23_14_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_42
T_21_16_sp4_h_l_7
T_22_16_lc_trk_g3_7
T_22_16_wire_logic_cluster/lc_0/in_0

T_23_14_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_42
T_21_16_sp4_h_l_7
T_20_16_sp4_v_t_42
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.reg_ancho_3_i_4
T_22_14_wire_logic_cluster/lc_4/out
T_22_14_lc_trk_g2_4
T_22_14_input_2_4
T_22_14_wire_logic_cluster/lc_4/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_22_10_sp4_v_t_45
T_22_12_lc_trk_g2_0
T_22_12_input_2_4
T_22_12_wire_logic_cluster/lc_4/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_22_10_sp4_v_t_45
T_21_11_lc_trk_g3_5
T_21_11_input_2_4
T_21_11_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.pix_count_anteriorZ0Z_17
T_9_18_wire_logic_cluster/lc_2/out
T_7_18_sp4_h_l_1
T_6_18_lc_trk_g1_1
T_6_18_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.pix_count_anteriorZ0Z_19
T_6_21_wire_logic_cluster/lc_3/out
T_7_18_sp4_v_t_47
T_6_19_lc_trk_g3_7
T_6_19_input_2_6
T_6_19_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.reg_ancho_1Z0Z_2
T_20_11_wire_logic_cluster/lc_3/out
T_21_10_sp4_v_t_39
T_22_14_sp4_h_l_8
T_22_14_lc_trk_g0_5
T_22_14_wire_logic_cluster/lc_2/in_1

T_20_11_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g0_3
T_20_12_wire_logic_cluster/lc_2/in_3

T_20_11_wire_logic_cluster/lc_3/out
T_20_10_sp12_v_t_22
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_0/in_0

T_20_11_wire_logic_cluster/lc_3/out
T_21_10_sp4_v_t_39
T_22_14_sp4_h_l_8
T_18_14_sp4_h_l_11
T_21_14_sp4_v_t_41
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_2/in_1

T_20_11_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_38
T_21_14_sp4_h_l_3
T_24_14_sp4_v_t_45
T_23_15_lc_trk_g3_5
T_23_15_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.reg_ancho_1_i_2
T_20_12_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g0_2
T_20_12_input_2_2
T_20_12_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.reg_ancho_1Z0Z_5
T_20_14_wire_logic_cluster/lc_3/out
T_20_11_sp4_v_t_46
T_20_12_lc_trk_g2_6
T_20_12_wire_logic_cluster/lc_5/in_3

T_20_14_wire_logic_cluster/lc_3/out
T_20_13_sp12_v_t_22
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_3/out
T_20_14_sp4_h_l_11
T_22_14_lc_trk_g3_6
T_22_14_input_2_5
T_22_14_wire_logic_cluster/lc_5/in_2

T_20_14_wire_logic_cluster/lc_3/out
T_21_13_sp4_v_t_39
T_21_16_lc_trk_g1_7
T_21_16_wire_logic_cluster/lc_5/in_1

T_20_14_wire_logic_cluster/lc_3/out
T_20_13_sp12_v_t_22
T_9_13_sp12_h_l_1
T_13_13_lc_trk_g0_2
T_13_13_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.reg_ancho_1_i_5
T_20_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g2_5
T_20_12_input_2_5
T_20_12_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.reg_ancho_1Z0Z_3
T_20_11_wire_logic_cluster/lc_4/out
T_20_10_sp4_v_t_40
T_21_14_sp4_h_l_5
T_22_14_lc_trk_g3_5
T_22_14_wire_logic_cluster/lc_3/in_1

T_20_11_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g0_4
T_20_12_wire_logic_cluster/lc_3/in_3

T_20_11_wire_logic_cluster/lc_4/out
T_20_10_sp4_v_t_40
T_20_14_sp4_v_t_45
T_20_16_lc_trk_g2_0
T_20_16_input_2_0
T_20_16_wire_logic_cluster/lc_0/in_2

T_20_11_wire_logic_cluster/lc_4/out
T_21_10_sp4_v_t_41
T_21_14_sp4_v_t_37
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_3/in_1

T_20_11_wire_logic_cluster/lc_4/out
T_20_10_sp4_v_t_40
T_21_14_sp4_h_l_5
T_24_14_sp4_v_t_47
T_23_15_lc_trk_g3_7
T_23_15_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.reg_ancho_1_i_3
T_20_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g2_3
T_20_12_input_2_3
T_20_12_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.reg_ancho_3_i_6
T_22_14_wire_logic_cluster/lc_6/out
T_22_14_lc_trk_g0_6
T_22_14_input_2_6
T_22_14_wire_logic_cluster/lc_6/in_2

T_22_14_wire_logic_cluster/lc_6/out
T_22_11_sp4_v_t_36
T_22_12_lc_trk_g2_4
T_22_12_input_2_6
T_22_12_wire_logic_cluster/lc_6/in_2

T_22_14_wire_logic_cluster/lc_6/out
T_22_11_sp4_v_t_36
T_19_11_sp4_h_l_7
T_21_11_lc_trk_g3_2
T_21_11_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.reg_ancho_3Z0Z_6
T_21_13_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_0/in_3

T_21_13_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.un1_reg_anterior_iv_0_1_4_cascade_
T_20_18_wire_logic_cluster/lc_2/ltout
T_20_18_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.un1_reg_anterior_iv_0_0_1_8_cascade_
T_22_18_wire_logic_cluster/lc_2/ltout
T_22_18_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.un1_reg_anterior_iv_0_0_1_9_cascade_
T_22_17_wire_logic_cluster/lc_4/ltout
T_22_17_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.reg_ancho_2Z0Z_1
T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_21_11_sp4_v_t_47
T_20_12_lc_trk_g3_7
T_20_12_wire_logic_cluster/lc_1/in_1

T_23_15_wire_logic_cluster/lc_1/out
T_23_15_lc_trk_g2_1
T_23_15_wire_logic_cluster/lc_0/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_24_11_sp4_v_t_38
T_21_11_sp4_h_l_3
T_21_11_lc_trk_g0_6
T_21_11_wire_logic_cluster/lc_1/in_1

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_21_11_sp4_v_t_47
T_21_14_lc_trk_g0_7
T_21_14_input_2_1
T_21_14_wire_logic_cluster/lc_1/in_2

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_21_15_sp4_v_t_47
T_20_16_lc_trk_g3_7
T_20_16_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.reg_ancho_1Z0Z_4
T_20_11_wire_logic_cluster/lc_5/out
T_19_11_sp4_h_l_2
T_22_11_sp4_v_t_42
T_22_14_lc_trk_g1_2
T_22_14_wire_logic_cluster/lc_4/in_1

T_20_11_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g0_5
T_20_12_wire_logic_cluster/lc_4/in_3

T_20_11_wire_logic_cluster/lc_5/out
T_20_10_sp4_v_t_42
T_20_14_sp4_v_t_47
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_0/in_3

T_20_11_wire_logic_cluster/lc_5/out
T_21_10_sp4_v_t_43
T_21_14_sp4_v_t_44
T_21_16_lc_trk_g2_1
T_21_16_wire_logic_cluster/lc_4/in_1

T_20_11_wire_logic_cluster/lc_5/out
T_20_10_sp4_v_t_42
T_20_14_sp4_v_t_47
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.reg_ancho_3_i_8
T_22_15_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g0_0
T_22_15_input_2_0
T_22_15_wire_logic_cluster/lc_0/in_2

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_22_13_lc_trk_g2_0
T_22_13_input_2_0
T_22_13_wire_logic_cluster/lc_0/in_2

T_22_15_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_37
T_21_12_lc_trk_g2_5
T_21_12_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.reg_ancho_3Z0Z_8
T_21_13_wire_logic_cluster/lc_4/out
T_22_12_sp4_v_t_41
T_22_15_lc_trk_g1_1
T_22_15_wire_logic_cluster/lc_0/in_0

T_21_13_wire_logic_cluster/lc_4/out
T_21_13_lc_trk_g0_4
T_21_13_wire_logic_cluster/lc_0/in_0

T_21_13_wire_logic_cluster/lc_4/out
T_22_12_sp4_v_t_41
T_22_16_sp4_v_t_37
T_22_18_lc_trk_g3_0
T_22_18_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.reg_ancho_1_i_4
T_20_12_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g2_4
T_20_12_input_2_4
T_20_12_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.reg_ancho_3Z0Z_7
T_21_13_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_7/in_3

T_21_13_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g0_3
T_21_13_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_3/out
T_22_12_sp4_v_t_39
T_22_16_sp4_v_t_47
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.reg_ancho_3_i_7
T_22_14_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g0_7
T_22_14_input_2_7
T_22_14_wire_logic_cluster/lc_7/in_2

T_22_14_wire_logic_cluster/lc_7/out
T_22_11_sp4_v_t_38
T_22_12_lc_trk_g3_6
T_22_12_input_2_7
T_22_12_wire_logic_cluster/lc_7/in_2

T_22_14_wire_logic_cluster/lc_7/out
T_22_11_sp4_v_t_38
T_19_11_sp4_h_l_9
T_21_11_lc_trk_g2_4
T_21_11_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.reg_ancho_1Z0Z_7
T_20_14_wire_logic_cluster/lc_0/out
T_20_11_sp4_v_t_40
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_7/in_3

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_18_lc_trk_g2_0
T_20_18_input_2_0
T_20_18_wire_logic_cluster/lc_0/in_2

T_20_14_wire_logic_cluster/lc_0/out
T_20_14_sp4_h_l_5
T_22_14_lc_trk_g2_0
T_22_14_wire_logic_cluster/lc_7/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_45
T_21_16_sp4_h_l_8
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_7/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_18_lc_trk_g2_0
T_20_18_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.reg_ancho_1_i_7
T_20_12_wire_logic_cluster/lc_7/out
T_20_12_lc_trk_g2_7
T_20_12_input_2_7
T_20_12_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.reg_anterior_i_2
T_21_16_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_44
T_21_14_lc_trk_g3_4
T_21_14_wire_logic_cluster/lc_2/in_1

T_21_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g0_2
T_21_16_input_2_2
T_21_16_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.valor_max_final43_THRU_CO
T_21_15_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_39
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst.reg_anteriorZ0Z_2
T_19_12_wire_logic_cluster/lc_3/out
T_19_12_sp4_h_l_11
T_22_12_sp4_v_t_46
T_21_16_lc_trk_g2_3
T_21_16_wire_logic_cluster/lc_2/in_3

T_19_12_wire_logic_cluster/lc_3/out
T_19_12_sp4_h_l_11
T_23_12_sp4_h_l_11
T_22_12_lc_trk_g0_3
T_22_12_wire_logic_cluster/lc_2/in_1

T_19_12_wire_logic_cluster/lc_3/out
T_19_11_sp4_v_t_38
T_19_15_lc_trk_g0_3
T_19_15_input_2_5
T_19_15_wire_logic_cluster/lc_5/in_2

T_19_12_wire_logic_cluster/lc_3/out
T_19_12_sp4_h_l_11
T_22_12_sp4_v_t_46
T_22_15_lc_trk_g1_6
T_22_15_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst.valor_max_final43
T_21_15_wire_logic_cluster/lc_2/cout
T_21_15_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.un4_pix_count_intlt16
T_11_17_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g0_5
T_10_18_wire_logic_cluster/lc_0/in_1

T_11_17_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.un4_pix_count_intlt8_cascade_
T_11_17_wire_logic_cluster/lc_4/ltout
T_11_17_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.un4_pix_count_intlto6_1_xZ0Z0
T_5_17_wire_logic_cluster/lc_3/out
T_5_17_sp4_h_l_11
T_9_17_sp4_h_l_11
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.reg_ancho_2Z0Z_2
T_23_15_wire_logic_cluster/lc_2/out
T_23_12_sp4_v_t_44
T_20_12_sp4_h_l_3
T_20_12_lc_trk_g1_6
T_20_12_wire_logic_cluster/lc_2/in_1

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g3_2
T_23_15_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_41
T_20_11_sp4_h_l_4
T_21_11_lc_trk_g3_4
T_21_11_wire_logic_cluster/lc_2/in_1

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_21_14_lc_trk_g3_1
T_21_14_input_2_2
T_21_14_wire_logic_cluster/lc_2/in_2

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g3_2
T_23_15_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst.reg_ancho_3Z0Z_9
T_21_13_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_43
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_1/in_3

T_21_13_wire_logic_cluster/lc_5/out
T_21_13_lc_trk_g1_5
T_21_13_input_2_0
T_21_13_wire_logic_cluster/lc_0/in_2

T_21_13_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_43
T_22_16_sp4_v_t_44
T_22_17_lc_trk_g3_4
T_22_17_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.reg_ancho_3_i_9
T_22_15_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g0_1
T_22_15_input_2_1
T_22_15_wire_logic_cluster/lc_1/in_2

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_22_13_lc_trk_g3_2
T_22_13_input_2_1
T_22_13_wire_logic_cluster/lc_1/in_2

T_22_15_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_39
T_21_12_lc_trk_g2_7
T_21_12_input_2_1
T_21_12_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.data_a_escribir12
T_19_15_wire_logic_cluster/lc_2/cout
T_19_15_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.data_a_escribir11_1_and
T_20_18_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_37
T_17_14_sp4_h_l_6
T_19_14_lc_trk_g3_3
T_19_14_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.data_a_escribir12_THRU_CO
T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_23_15_sp4_h_l_7
T_22_15_lc_trk_g0_7
T_22_15_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_3/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_21_18_lc_trk_g3_1
T_21_18_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_1/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_23_15_sp4_h_l_7
T_23_15_lc_trk_g1_2
T_23_15_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_21_18_sp4_h_l_8
T_20_18_lc_trk_g0_0
T_20_18_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_3/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_22_18_lc_trk_g1_1
T_22_18_wire_logic_cluster/lc_1/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_22_16_lc_trk_g2_1
T_22_16_wire_logic_cluster/lc_1/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_22_18_lc_trk_g1_1
T_22_18_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_21_18_sp4_h_l_8
T_20_18_lc_trk_g0_0
T_20_18_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_22_18_lc_trk_g1_1
T_22_18_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_22_16_lc_trk_g2_1
T_22_16_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_21_18_sp4_h_l_8
T_20_18_lc_trk_g0_0
T_20_18_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_21_18_sp4_h_l_8
T_20_18_lc_trk_g0_0
T_20_18_wire_logic_cluster/lc_3/in_1

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_22_16_lc_trk_g2_1
T_22_16_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_5/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_22_18_lc_trk_g1_1
T_22_18_wire_logic_cluster/lc_3/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g2_3
T_20_16_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g2_3
T_20_16_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g2_3
T_20_16_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g2_3
T_20_16_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst.un1_reg_anterior_0_i_1_3
T_22_15_wire_logic_cluster/lc_6/out
T_22_13_sp4_v_t_41
T_19_17_sp4_h_l_9
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.reg_anteriorZ0Z_0
T_20_15_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_40
T_21_12_sp4_h_l_5
T_22_12_lc_trk_g2_5
T_22_12_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g3_0
T_21_16_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_5/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g0_0
T_21_15_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.pix_count_anteriorZ0Z_18
T_6_19_wire_logic_cluster/lc_7/out
T_6_19_lc_trk_g2_7
T_6_19_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.reg_ancho_2Z0Z_0
T_20_10_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_36
T_20_12_lc_trk_g1_4
T_20_12_wire_logic_cluster/lc_0/in_1

T_20_10_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_36
T_19_13_lc_trk_g1_1
T_19_13_input_2_0
T_19_13_wire_logic_cluster/lc_0/in_2

T_20_10_wire_logic_cluster/lc_2/out
T_18_10_sp4_h_l_1
T_21_10_sp4_v_t_36
T_21_14_lc_trk_g1_1
T_21_14_input_2_0
T_21_14_wire_logic_cluster/lc_0/in_2

T_20_10_wire_logic_cluster/lc_2/out
T_21_11_lc_trk_g2_2
T_21_11_input_2_0
T_21_11_wire_logic_cluster/lc_0/in_2

T_20_10_wire_logic_cluster/lc_2/out
T_18_10_sp4_h_l_1
T_21_10_sp4_v_t_36
T_21_14_sp4_v_t_36
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.un1_state_34_0
T_10_18_wire_logic_cluster/lc_1/out
T_10_18_sp4_h_l_7
T_10_18_lc_trk_g0_2
T_10_18_wire_logic_cluster/lc_0/cen

End 

Net : b2v_inst.N_482_cascade_
T_10_18_wire_logic_cluster/lc_0/ltout
T_10_18_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.reg_anteriorZ0Z_3
T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_21_12_sp4_v_t_40
T_21_16_lc_trk_g0_5
T_21_16_wire_logic_cluster/lc_3/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_8
T_22_12_lc_trk_g3_5
T_22_12_wire_logic_cluster/lc_3/in_1

T_19_12_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_40
T_19_15_lc_trk_g0_5
T_19_15_wire_logic_cluster/lc_4/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_8
T_24_12_sp4_h_l_11
T_23_12_sp4_v_t_46
T_22_13_lc_trk_g3_6
T_22_13_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.reg_ancho_2Z0Z_3
T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp4_h_l_11
T_20_11_sp4_v_t_41
T_20_12_lc_trk_g3_1
T_20_12_wire_logic_cluster/lc_3/in_1

T_23_15_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g1_7
T_23_15_wire_logic_cluster/lc_0/in_0

T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp4_h_l_11
T_20_11_sp4_v_t_41
T_21_11_sp4_h_l_9
T_21_11_lc_trk_g1_4
T_21_11_input_2_3
T_21_11_wire_logic_cluster/lc_3/in_2

T_23_15_wire_logic_cluster/lc_7/out
T_22_15_sp4_h_l_6
T_21_11_sp4_v_t_46
T_21_14_lc_trk_g1_6
T_21_14_input_2_3
T_21_14_wire_logic_cluster/lc_3/in_2

T_23_15_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g2_7
T_23_15_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.reg_anterior_i_3
T_21_16_wire_logic_cluster/lc_3/out
T_21_12_sp4_v_t_43
T_21_14_lc_trk_g2_6
T_21_14_wire_logic_cluster/lc_3/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_21_16_lc_trk_g0_3
T_21_16_input_2_3
T_21_16_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.reg_anteriorZ0Z_1
T_21_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_42
T_22_11_sp4_v_t_47
T_22_12_lc_trk_g3_7
T_22_12_wire_logic_cluster/lc_1/in_1

T_21_17_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g0_7
T_21_16_wire_logic_cluster/lc_1/in_0

T_21_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_42
T_19_15_sp4_h_l_1
T_19_15_lc_trk_g1_4
T_19_15_wire_logic_cluster/lc_5/in_0

T_21_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_42
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_21_15_lc_trk_g3_7
T_21_15_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst.data_a_escribir11_0_and
T_20_16_wire_logic_cluster/lc_0/out
T_20_13_sp4_v_t_40
T_19_14_lc_trk_g3_0
T_19_14_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.reg_ancho_1Z0Z_6
T_20_11_wire_logic_cluster/lc_7/out
T_20_6_sp12_v_t_22
T_20_18_lc_trk_g2_1
T_20_18_wire_logic_cluster/lc_0/in_1

T_20_11_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_47
T_22_14_sp4_h_l_4
T_22_14_lc_trk_g0_1
T_22_14_wire_logic_cluster/lc_6/in_1

T_20_11_wire_logic_cluster/lc_7/out
T_20_12_lc_trk_g0_7
T_20_12_wire_logic_cluster/lc_6/in_3

T_20_11_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_47
T_21_14_sp4_v_t_43
T_21_16_lc_trk_g3_6
T_21_16_wire_logic_cluster/lc_6/in_1

T_20_11_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_47
T_21_14_sp4_v_t_43
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.reg_ancho_1_i_6
T_20_12_wire_logic_cluster/lc_6/out
T_20_12_lc_trk_g0_6
T_20_12_input_2_6
T_20_12_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.un4_pix_count_intlto6_1_xZ0Z1
T_5_17_wire_logic_cluster/lc_0/out
T_2_17_sp12_h_l_0
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.reg_anterior_i_4
T_21_16_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_45
T_21_14_lc_trk_g2_0
T_21_14_input_2_4
T_21_14_wire_logic_cluster/lc_4/in_2

T_21_16_wire_logic_cluster/lc_4/out
T_21_16_lc_trk_g2_4
T_21_16_input_2_4
T_21_16_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.reg_anteriorZ0Z_4
T_23_12_wire_logic_cluster/lc_0/out
T_22_12_sp4_h_l_8
T_21_12_sp4_v_t_39
T_21_16_lc_trk_g1_2
T_21_16_wire_logic_cluster/lc_4/in_3

T_23_12_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g3_0
T_22_12_wire_logic_cluster/lc_4/in_1

T_23_12_wire_logic_cluster/lc_0/out
T_20_12_sp12_h_l_0
T_19_12_sp12_v_t_23
T_19_15_lc_trk_g2_3
T_19_15_wire_logic_cluster/lc_4/in_1

T_23_12_wire_logic_cluster/lc_0/out
T_22_12_sp4_h_l_8
T_21_12_sp4_v_t_39
T_21_16_sp4_v_t_40
T_20_18_lc_trk_g1_5
T_20_18_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst.reg_ancho_2Z0Z_4
T_24_14_wire_logic_cluster/lc_0/out
T_24_12_sp4_v_t_45
T_21_12_sp4_h_l_2
T_20_12_lc_trk_g1_2
T_20_12_wire_logic_cluster/lc_4/in_1

T_24_14_wire_logic_cluster/lc_0/out
T_23_15_lc_trk_g0_0
T_23_15_input_2_0
T_23_15_wire_logic_cluster/lc_0/in_2

T_24_14_wire_logic_cluster/lc_0/out
T_24_11_sp4_v_t_40
T_21_11_sp4_h_l_5
T_21_11_lc_trk_g1_0
T_21_11_wire_logic_cluster/lc_4/in_1

T_24_14_wire_logic_cluster/lc_0/out
T_21_14_sp12_h_l_0
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_4/in_1

T_24_14_wire_logic_cluster/lc_0/out
T_24_12_sp4_v_t_45
T_21_16_sp4_h_l_1
T_20_16_sp4_v_t_36
T_20_18_lc_trk_g3_1
T_20_18_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.valor_max_final42
T_21_12_wire_logic_cluster/lc_2/cout
T_21_12_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.data_a_escribir_RNO_2Z0Z_3
T_23_15_wire_logic_cluster/lc_5/out
T_22_15_lc_trk_g2_5
T_22_15_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.state_RNO_1Z0Z_29
T_13_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_41
T_14_19_lc_trk_g1_1
T_14_19_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.G_40_i_6_cascade_
T_13_17_wire_logic_cluster/lc_3/ltout
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.g0_6_cascade_
T_13_17_wire_logic_cluster/lc_2/ltout
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.data_a_escribir_1_sqmuxa
T_20_17_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_0/cen

T_20_17_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_0/cen

T_20_17_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_0/cen

T_20_17_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_0/cen

T_20_17_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_0/cen

T_20_17_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_0/cen

T_20_17_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_0/cen

T_20_17_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_0/cen

T_20_17_wire_logic_cluster/lc_6/out
T_19_17_sp12_h_l_0
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_6/cen

T_20_17_wire_logic_cluster/lc_6/out
T_19_17_sp12_h_l_0
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_6/cen

T_20_17_wire_logic_cluster/lc_6/out
T_19_17_sp12_h_l_0
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_6/cen

End 

Net : b2v_inst.N_273
T_13_13_wire_logic_cluster/lc_5/out
T_13_13_sp12_h_l_1
T_19_13_sp4_h_l_6
T_22_13_sp4_v_t_43
T_22_16_lc_trk_g1_3
T_22_16_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.reg_anteriorZ0Z_5
T_22_11_wire_logic_cluster/lc_0/out
T_22_9_sp4_v_t_45
T_22_13_sp4_v_t_45
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/in_3

T_22_11_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g0_0
T_22_12_wire_logic_cluster/lc_5/in_1

T_22_11_wire_logic_cluster/lc_0/out
T_22_11_sp4_h_l_5
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_4/in_0

T_22_11_wire_logic_cluster/lc_0/out
T_22_9_sp4_v_t_45
T_22_13_lc_trk_g0_0
T_22_13_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.un1_reg_anterior_iv_0_0_6_cascade_
T_20_17_wire_logic_cluster/lc_3/ltout
T_20_17_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.reg_anterior_i_5
T_21_16_wire_logic_cluster/lc_5/out
T_21_12_sp4_v_t_47
T_21_14_lc_trk_g3_2
T_21_14_input_2_5
T_21_14_wire_logic_cluster/lc_5/in_2

T_21_16_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g2_5
T_21_16_input_2_5
T_21_16_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.un4_pix_count_intlto6_dZ0Z_1
T_5_18_wire_logic_cluster/lc_2/out
T_5_17_sp4_v_t_36
T_6_17_sp4_h_l_1
T_10_17_sp4_h_l_4
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst4_pix_count_int_fast_2
T_5_19_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g0_0
T_5_18_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g0_0
T_5_18_wire_logic_cluster/lc_0/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g0_0
T_5_18_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.reg_ancho_2Z0Z_9
T_20_13_wire_logic_cluster/lc_4/out
T_19_13_sp4_h_l_0
T_22_13_sp4_v_t_40
T_22_17_lc_trk_g1_5
T_22_17_wire_logic_cluster/lc_0/in_0

T_20_13_wire_logic_cluster/lc_4/out
T_20_13_lc_trk_g2_4
T_20_13_wire_logic_cluster/lc_1/in_1

T_20_13_wire_logic_cluster/lc_4/out
T_19_13_sp4_h_l_0
T_22_13_sp4_v_t_40
T_21_15_lc_trk_g1_5
T_21_15_wire_logic_cluster/lc_1/in_1

T_20_13_wire_logic_cluster/lc_4/out
T_21_12_lc_trk_g2_4
T_21_12_wire_logic_cluster/lc_1/in_1

T_20_13_wire_logic_cluster/lc_4/out
T_19_13_sp4_h_l_0
T_22_13_sp4_v_t_40
T_22_15_lc_trk_g3_5
T_22_15_input_2_4
T_22_15_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.data_a_escribir11_5_and
T_22_17_wire_logic_cluster/lc_0/out
T_22_14_sp4_v_t_40
T_19_14_sp4_h_l_5
T_19_14_lc_trk_g0_0
T_19_14_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.reg_anterior_i_0
T_21_16_wire_logic_cluster/lc_0/out
T_21_12_sp4_v_t_37
T_21_14_lc_trk_g3_0
T_21_14_wire_logic_cluster/lc_0/in_1

T_21_16_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g0_0
T_21_16_input_2_0
T_21_16_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst4_pix_count_int_fast_3
T_5_19_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g0_4
T_5_18_input_2_2
T_5_18_wire_logic_cluster/lc_2/in_2

T_5_19_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g0_4
T_5_18_input_2_0
T_5_18_wire_logic_cluster/lc_0/in_2

T_5_19_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g0_4
T_5_18_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.un1_reg_anterior_0_i_1_7
T_21_18_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g1_6
T_22_18_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.reg_ancho_2Z0Z_10
T_23_13_wire_logic_cluster/lc_7/out
T_23_13_sp4_h_l_3
T_22_13_sp4_v_t_38
T_22_17_lc_trk_g1_3
T_22_17_input_2_0
T_22_17_wire_logic_cluster/lc_0/in_2

T_23_13_wire_logic_cluster/lc_7/out
T_23_13_sp4_h_l_3
T_19_13_sp4_h_l_3
T_20_13_lc_trk_g2_3
T_20_13_wire_logic_cluster/lc_2/in_1

T_23_13_wire_logic_cluster/lc_7/out
T_23_13_sp4_h_l_3
T_22_13_sp4_v_t_38
T_22_9_sp4_v_t_46
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_2/in_1

T_23_13_wire_logic_cluster/lc_7/out
T_23_13_sp4_h_l_3
T_22_13_sp4_v_t_38
T_21_15_lc_trk_g0_3
T_21_15_wire_logic_cluster/lc_2/in_1

T_23_13_wire_logic_cluster/lc_7/out
T_23_13_sp4_h_l_3
T_22_13_sp4_v_t_38
T_19_17_sp4_h_l_8
T_20_17_lc_trk_g3_0
T_20_17_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.reg_anterior_i_6
T_21_16_wire_logic_cluster/lc_6/out
T_22_13_sp4_v_t_37
T_21_14_lc_trk_g2_5
T_21_14_wire_logic_cluster/lc_6/in_1

T_21_16_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g0_6
T_21_16_input_2_6
T_21_16_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.reg_anteriorZ0Z_6
T_23_12_wire_logic_cluster/lc_7/out
T_23_12_sp4_h_l_3
T_22_12_sp4_v_t_38
T_21_16_lc_trk_g1_3
T_21_16_wire_logic_cluster/lc_6/in_0

T_23_12_wire_logic_cluster/lc_7/out
T_22_12_lc_trk_g2_7
T_22_12_wire_logic_cluster/lc_6/in_1

T_23_12_wire_logic_cluster/lc_7/out
T_23_11_sp4_v_t_46
T_20_15_sp4_h_l_4
T_19_15_lc_trk_g0_4
T_19_15_input_2_4
T_19_15_wire_logic_cluster/lc_4/in_2

T_23_12_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g1_7
T_22_13_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.data_a_escribir11_3_and
T_23_15_wire_logic_cluster/lc_0/out
T_24_15_sp4_h_l_0
T_20_15_sp4_h_l_0
T_19_11_sp4_v_t_37
T_19_14_lc_trk_g1_5
T_19_14_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.reg_ancho_3Z0Z_10
T_23_16_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g3_2
T_22_15_wire_logic_cluster/lc_2/in_3

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_20_15_sp4_h_l_1
T_19_15_lc_trk_g1_1
T_19_15_wire_logic_cluster/lc_5/in_3

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g2_2
T_23_16_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.reg_ancho_3_i_10
T_22_15_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g0_2
T_22_15_input_2_2
T_22_15_wire_logic_cluster/lc_2/in_2

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_13_lc_trk_g2_4
T_22_13_input_2_2
T_22_13_wire_logic_cluster/lc_2/in_2

T_22_15_wire_logic_cluster/lc_2/out
T_22_11_sp4_v_t_41
T_21_12_lc_trk_g3_1
T_21_12_input_2_2
T_21_12_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.reg_ancho_1Z0Z_10
T_20_11_wire_logic_cluster/lc_2/out
T_20_10_sp4_v_t_36
T_20_13_lc_trk_g1_4
T_20_13_wire_logic_cluster/lc_2/in_3

T_20_11_wire_logic_cluster/lc_2/out
T_20_11_sp4_h_l_9
T_23_11_sp4_v_t_39
T_22_15_lc_trk_g1_2
T_22_15_wire_logic_cluster/lc_2/in_1

T_20_11_wire_logic_cluster/lc_2/out
T_20_10_sp4_v_t_36
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_0/in_0

T_20_11_wire_logic_cluster/lc_2/out
T_21_10_sp4_v_t_37
T_21_14_sp4_v_t_38
T_21_17_lc_trk_g1_6
T_21_17_wire_logic_cluster/lc_2/in_1

T_20_11_wire_logic_cluster/lc_2/out
T_21_10_sp4_v_t_37
T_21_14_sp4_v_t_38
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst.reg_ancho_1_i_10
T_20_13_wire_logic_cluster/lc_2/out
T_20_13_lc_trk_g2_2
T_20_13_input_2_2
T_20_13_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.reg_anterior_i_1
T_21_16_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_42
T_21_14_lc_trk_g2_2
T_21_14_wire_logic_cluster/lc_1/in_1

T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g0_1
T_21_16_input_2_1
T_21_16_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.data_a_escribir11_6_and
T_22_16_wire_logic_cluster/lc_0/out
T_22_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_19_14_lc_trk_g0_5
T_19_14_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.N_545
T_22_17_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g3_2
T_22_17_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.reg_ancho_1Z0Z_8
T_20_14_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_42
T_21_15_sp4_h_l_7
T_22_15_lc_trk_g2_7
T_22_15_wire_logic_cluster/lc_0/in_1

T_20_14_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g1_1
T_20_13_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g2_1
T_19_13_wire_logic_cluster/lc_0/in_3

T_20_14_wire_logic_cluster/lc_1/out
T_21_11_sp4_v_t_43
T_21_15_sp4_v_t_39
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_0/in_1

T_20_14_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_42
T_21_15_sp4_h_l_7
T_22_15_lc_trk_g2_7
T_22_15_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.reg_ancho_1_i_8
T_20_13_wire_logic_cluster/lc_0/out
T_20_13_lc_trk_g0_0
T_20_13_input_2_0
T_20_13_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.un1_reg_anterior_iv_0_0_5
T_21_15_wire_logic_cluster/lc_7/out
T_22_16_lc_trk_g2_7
T_22_16_input_2_1
T_22_16_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst4_pix_count_int_fast_6
T_5_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g2_5
T_5_17_wire_logic_cluster/lc_3/in_0

T_5_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g2_5
T_5_17_wire_logic_cluster/lc_0/in_1

T_5_17_wire_logic_cluster/lc_5/out
T_5_17_sp12_h_l_1
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_1/in_3

T_5_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g2_5
T_5_17_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst.un4_pix_count_intlto10_1_d_0
T_11_18_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g1_4
T_11_17_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_4_18_sp12_h_l_0
T_7_18_lc_trk_g0_0
T_7_18_wire_logic_cluster/lc_7/in_1

T_11_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst4_pix_count_int_fast_11
T_5_19_wire_logic_cluster/lc_6/out
T_5_18_sp4_v_t_44
T_6_18_sp4_h_l_9
T_10_18_sp4_h_l_5
T_11_18_lc_trk_g2_5
T_11_18_wire_logic_cluster/lc_4/in_3

T_5_19_wire_logic_cluster/lc_6/out
T_5_19_sp4_h_l_1
T_9_19_sp4_h_l_1
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_6/out
T_5_16_sp4_v_t_36
T_6_16_sp4_h_l_1
T_10_16_sp4_h_l_4
T_11_16_lc_trk_g3_4
T_11_16_input_2_3
T_11_16_wire_logic_cluster/lc_3/in_2

T_5_19_wire_logic_cluster/lc_6/out
T_5_18_sp4_v_t_44
T_6_18_sp4_h_l_9
T_7_18_lc_trk_g3_1
T_7_18_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.addr_ram_energia_m0_7
T_14_21_wire_logic_cluster/lc_6/out
T_14_20_sp4_v_t_44
T_11_24_sp4_h_l_2
T_7_24_sp4_h_l_2
T_9_24_lc_trk_g3_7
T_9_24_input_2_4
T_9_24_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.N_272
T_20_17_wire_logic_cluster/lc_5/out
T_20_17_lc_trk_g2_5
T_20_17_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.stateZ0Z_5
T_16_19_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_4/in_1

T_16_19_wire_logic_cluster/lc_5/out
T_16_12_sp12_v_t_22
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_2/in_1

T_16_19_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_39
T_13_17_sp4_h_l_8
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_47
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_2/in_0

T_16_19_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_47
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_39
T_13_17_sp4_h_l_8
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_47
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g0_5
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.state_fastZ0Z_32
T_16_19_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.addr_ram_energia_ss0_0_i_o2_i_o2_0
T_16_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.N_494
T_15_20_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g1_6
T_14_21_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g1_6
T_15_21_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_13_20_sp4_h_l_9
T_12_20_lc_trk_g0_1
T_12_20_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_15_14_sp12_v_t_23
T_15_24_lc_trk_g3_4
T_15_24_wire_logic_cluster/lc_2/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g1_6
T_15_21_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g1_6
T_15_21_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g1_6
T_15_21_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g2_6
T_16_21_wire_logic_cluster/lc_5/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g1_6
T_14_21_wire_logic_cluster/lc_1/in_0

End 

Net : SYNTHESIZED_WIRE_12_7
T_9_24_wire_logic_cluster/lc_4/out
T_9_22_sp4_v_t_37
T_6_26_sp4_h_l_5
T_8_26_lc_trk_g2_0
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7
T_8_20_upADDR_7
T_8_20_wire_bram/ram/WADDR_7
T_8_18_upADDR_7
T_8_18_wire_bram/ram/WADDR_7
T_8_16_upADDR_7
T_8_16_wire_bram/ram/WADDR_7
T_8_14_upADDR_7
T_8_14_wire_bram/ram/WADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_9_22_sp4_v_t_37
T_6_26_sp4_h_l_5
T_8_26_lc_trk_g2_0
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7
T_8_20_upADDR_7
T_8_20_wire_bram/ram/WADDR_7
T_8_18_upADDR_7
T_8_18_wire_bram/ram/WADDR_7
T_8_16_upADDR_7
T_8_16_wire_bram/ram/WADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_9_22_sp4_v_t_37
T_6_26_sp4_h_l_5
T_8_26_lc_trk_g2_0
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7
T_8_20_upADDR_7
T_8_20_wire_bram/ram/WADDR_7
T_8_18_upADDR_7
T_8_18_wire_bram/ram/WADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_9_22_sp4_v_t_37
T_6_26_sp4_h_l_5
T_8_26_lc_trk_g2_0
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7
T_8_20_upADDR_7
T_8_20_wire_bram/ram/WADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_8_25_lc_trk_g0_4
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7
T_8_19_upADDR_7
T_8_19_wire_bram/ram/RADDR_7
T_8_17_upADDR_7
T_8_17_wire_bram/ram/RADDR_7
T_8_15_upADDR_7
T_8_15_wire_bram/ram/RADDR_7
T_8_13_upADDR_7
T_8_13_wire_bram/ram/RADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_9_22_sp4_v_t_37
T_6_26_sp4_h_l_5
T_8_26_lc_trk_g2_0
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_9_22_sp4_v_t_37
T_6_26_sp4_h_l_5
T_8_26_lc_trk_g2_0
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_8_25_lc_trk_g0_4
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7
T_8_19_upADDR_7
T_8_19_wire_bram/ram/RADDR_7
T_8_17_upADDR_7
T_8_17_wire_bram/ram/RADDR_7
T_8_15_upADDR_7
T_8_15_wire_bram/ram/RADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_9_22_sp4_v_t_37
T_6_26_sp4_h_l_5
T_8_26_lc_trk_g2_0
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_8_25_lc_trk_g0_4
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7
T_8_19_upADDR_7
T_8_19_wire_bram/ram/RADDR_7
T_8_17_upADDR_7
T_8_17_wire_bram/ram/RADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_8_25_lc_trk_g0_4
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7
T_8_19_upADDR_7
T_8_19_wire_bram/ram/RADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_8_25_lc_trk_g0_4
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_8_25_lc_trk_g0_4
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7

T_9_24_wire_logic_cluster/lc_4/out
T_8_25_lc_trk_g0_4
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7

End 

Net : b2v_inst.un4_pix_count_intlto10_1_d_0_xZ0Z1_cascade_
T_11_18_wire_logic_cluster/lc_3/ltout
T_11_18_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst4_pix_count_int_fast_12
T_7_20_wire_logic_cluster/lc_1/out
T_8_18_sp4_v_t_46
T_9_18_sp4_h_l_4
T_11_18_lc_trk_g2_1
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

T_7_20_wire_logic_cluster/lc_1/out
T_8_18_sp4_v_t_46
T_9_18_sp4_h_l_4
T_12_18_sp4_v_t_44
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_6/in_3

T_7_20_wire_logic_cluster/lc_1/out
T_8_16_sp4_v_t_38
T_9_16_sp4_h_l_3
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_3/in_3

T_7_20_wire_logic_cluster/lc_1/out
T_8_16_sp4_v_t_38
T_7_18_lc_trk_g1_3
T_7_18_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.un1_reg_anterior_iv_0_0_10_cascade_
T_20_17_wire_logic_cluster/lc_1/ltout
T_20_17_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.reg_ancho_1Z0Z_9
T_20_14_wire_logic_cluster/lc_2/out
T_20_11_sp4_v_t_44
T_21_15_sp4_h_l_9
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_1/in_1

T_20_14_wire_logic_cluster/lc_2/out
T_20_13_lc_trk_g0_2
T_20_13_wire_logic_cluster/lc_1/in_3

T_20_14_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g3_2
T_19_13_wire_logic_cluster/lc_0/in_1

T_20_14_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_37
T_21_17_lc_trk_g0_0
T_21_17_wire_logic_cluster/lc_1/in_1

T_20_14_wire_logic_cluster/lc_2/out
T_20_11_sp4_v_t_44
T_21_15_sp4_h_l_9
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst4_pix_count_int_fast_5
T_5_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g2_4
T_5_17_wire_logic_cluster/lc_3/in_1

T_5_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g1_4
T_5_17_wire_logic_cluster/lc_0/in_3

T_5_17_wire_logic_cluster/lc_4/out
T_6_17_sp4_h_l_8
T_10_17_sp4_h_l_11
T_11_17_lc_trk_g2_3
T_11_17_wire_logic_cluster/lc_1/in_0

T_5_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g2_4
T_5_17_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.reg_ancho_1_i_9
T_20_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g2_1
T_20_13_input_2_1
T_20_13_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.stateZ0Z_6
T_16_19_wire_logic_cluster/lc_6/out
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g0_6
T_15_20_wire_logic_cluster/lc_4/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_36
T_13_20_sp4_h_l_6
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_4/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_44
T_17_18_sp4_h_l_2
T_21_18_sp4_h_l_2
T_21_18_lc_trk_g0_7
T_21_18_wire_logic_cluster/lc_1/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_41
T_13_17_sp4_h_l_10
T_13_17_lc_trk_g0_7
T_13_17_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_41
T_13_17_sp4_h_l_10
T_13_17_lc_trk_g0_7
T_13_17_wire_logic_cluster/lc_7/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_16_13_sp12_v_t_23
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_44
T_13_18_sp4_h_l_3
T_14_18_lc_trk_g2_3
T_14_18_wire_logic_cluster/lc_2/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_36
T_13_16_sp4_h_l_1
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_2/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.un1_reg_anterior_0_i_1_2
T_23_15_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g1_4
T_22_16_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.stateZ0Z_16
T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.N_477
T_15_19_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_6/in_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.N_267
T_22_13_wire_logic_cluster/lc_7/out
T_22_10_sp4_v_t_38
T_22_14_sp4_v_t_43
T_22_16_lc_trk_g3_6
T_22_16_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.state_fastZ0Z_19
T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_42
T_17_21_sp4_h_l_7
T_21_21_sp4_h_l_3
T_20_21_lc_trk_g0_3
T_20_21_input_2_1
T_20_21_wire_logic_cluster/lc_1/in_2

T_15_19_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_42
T_13_21_sp4_h_l_0
T_13_21_lc_trk_g1_5
T_13_21_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.un1_cuenta_pixel_cry_2_c_RNIACUHZ0
T_7_16_wire_logic_cluster/lc_2/out
T_2_16_sp12_h_l_0
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_2/in_3

T_7_16_wire_logic_cluster/lc_2/out
T_2_16_sp12_h_l_0
T_9_16_lc_trk_g1_0
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_2/out
T_2_16_sp12_h_l_0
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.cuenta_pixelZ0Z_1
T_7_14_wire_logic_cluster/lc_6/out
T_7_13_sp4_v_t_44
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g0_6
T_7_15_wire_logic_cluster/lc_1/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.un1_state_36_0_sn
T_9_16_wire_logic_cluster/lc_1/out
T_10_14_sp4_v_t_46
T_10_18_lc_trk_g1_3
T_10_18_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.cuenta_pixel_5_i_a2_0_1_5
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_sp4_h_l_9
T_8_12_sp4_v_t_44
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_4/in_1

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g2_2
T_9_16_input_2_6
T_9_16_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.un1_cuenta_pixel_cry_2
T_7_16_wire_logic_cluster/lc_1/cout
T_7_16_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.stateZ0Z_17
T_16_18_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g0_1
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.valor_max2_6
T_22_13_wire_logic_cluster/lc_5/out
T_23_13_sp4_h_l_10
T_22_13_sp4_v_t_47
T_22_17_lc_trk_g1_2
T_22_17_input_2_7
T_22_17_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.data_a_escribir_RNO_0Z0Z_3
T_22_13_wire_logic_cluster/lc_4/out
T_21_13_sp4_h_l_0
T_20_13_sp4_v_t_43
T_20_17_lc_trk_g1_6
T_20_17_input_2_7
T_20_17_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.un1_reg_anterior_iv_0_0_4_cascade_
T_20_18_wire_logic_cluster/lc_1/ltout
T_20_18_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.cuenta_pixelZ0Z_0
T_7_14_wire_logic_cluster/lc_1/out
T_7_12_sp4_v_t_47
T_7_16_lc_trk_g0_2
T_7_16_input_2_0
T_7_16_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_1/in_1

T_7_14_wire_logic_cluster/lc_1/out
T_7_11_sp4_v_t_42
T_8_15_sp4_h_l_1
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_7_12_sp4_v_t_47
T_8_16_sp4_h_l_4
T_9_16_lc_trk_g3_4
T_9_16_wire_logic_cluster/lc_0/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_6/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.reg_anteriorZ0Z_8
T_20_15_wire_logic_cluster/lc_3/out
T_20_15_sp4_h_l_11
T_24_15_sp4_h_l_2
T_23_11_sp4_v_t_42
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_20_15_sp4_h_l_11
T_23_15_sp4_v_t_46
T_22_18_lc_trk_g3_6
T_22_18_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_39
T_21_17_lc_trk_g0_7
T_21_17_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_39
T_22_18_sp4_h_l_2
T_22_18_lc_trk_g1_7
T_22_18_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.N_264
T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_20_18_sp4_h_l_3
T_20_18_lc_trk_g1_6
T_20_18_input_2_7
T_20_18_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.stateZ0Z_18
T_16_18_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_47
T_18_21_sp4_h_l_4
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_13_sp12_v_t_22
T_16_14_lc_trk_g3_6
T_16_14_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_39
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_2/in_1

T_16_18_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_39
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_4/in_1

T_16_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_24_18_sp4_h_l_10
T_23_18_sp4_v_t_47
T_22_21_lc_trk_g3_7
T_22_21_wire_logic_cluster/lc_6/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_22_18_sp4_h_l_8
T_25_18_sp4_v_t_45
T_24_20_lc_trk_g0_3
T_24_20_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_24_18_sp4_h_l_10
T_23_18_sp4_v_t_47
T_23_19_lc_trk_g3_7
T_23_19_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_24_18_sp4_h_l_10
T_23_18_sp4_v_t_47
T_23_19_lc_trk_g2_7
T_23_19_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_24_18_sp4_h_l_10
T_23_18_sp4_v_t_47
T_23_19_lc_trk_g3_7
T_23_19_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_19_18_lc_trk_g1_5
T_19_18_input_2_0
T_19_18_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_43
T_13_16_sp4_h_l_0
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.reg_anteriorZ0Z_7
T_20_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_22_12_lc_trk_g3_1
T_22_12_wire_logic_cluster/lc_7/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_20_14_sp4_v_t_44
T_21_18_sp4_h_l_9
T_22_18_lc_trk_g2_1
T_22_18_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_20_14_sp4_v_t_44
T_21_18_sp4_h_l_9
T_22_18_lc_trk_g2_1
T_22_18_input_2_5
T_22_18_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.N_430_i
T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_14_20_sp4_h_l_7
T_17_20_sp4_v_t_42
T_17_23_lc_trk_g0_2
T_17_23_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_14_20_sp4_h_l_7
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_14_20_sp4_h_l_7
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_14_20_sp4_h_l_7
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_14_20_sp4_h_l_7
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_14_20_sp4_h_l_7
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_14_20_sp4_h_l_7
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_14_20_sp4_h_l_7
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_46
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_46
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_46
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_46
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

End 

Net : b2v_inst.N_5
T_12_18_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.un1_reg_anterior_iv_0_0_0_9_cascade_
T_22_17_wire_logic_cluster/lc_3/ltout
T_22_17_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.g2Z0Z_1
T_5_18_wire_logic_cluster/lc_1/out
T_0_18_span12_horz_1
T_13_18_sp12_h_l_1
T_12_18_lc_trk_g1_1
T_12_18_input_2_6
T_12_18_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.un1_reg_anterior_iv_0_0_0_8_cascade_
T_22_18_wire_logic_cluster/lc_1/ltout
T_22_18_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.addr_ram_energia_m0_10
T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_0/in_1

End 

Net : SYNTHESIZED_WIRE_12_10
T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_10
T_8_23_sp4_v_t_47
T_8_26_lc_trk_g0_7
T_8_26_input2_5
T_8_26_wire_bram/ram/WADDR_10
T_8_24_upADDR_10
T_8_24_wire_bram/ram/WADDR_10
T_8_22_upADDR_10
T_8_22_wire_bram/ram/WADDR_10
T_8_20_upADDR_10
T_8_20_wire_bram/ram/WADDR_10
T_8_18_upADDR_10
T_8_18_wire_bram/ram/WADDR_10
T_8_16_upADDR_10
T_8_16_wire_bram/ram/WADDR_10
T_8_14_upADDR_10
T_8_14_wire_bram/ram/WADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_5
T_8_23_sp4_v_t_46
T_8_25_lc_trk_g2_3
T_8_25_input2_5
T_8_25_wire_bram/ram/RADDR_10
T_8_23_upADDR_10
T_8_23_wire_bram/ram/RADDR_10
T_8_21_upADDR_10
T_8_21_wire_bram/ram/RADDR_10
T_8_19_upADDR_10
T_8_19_wire_bram/ram/RADDR_10
T_8_17_upADDR_10
T_8_17_wire_bram/ram/RADDR_10
T_8_15_upADDR_10
T_8_15_wire_bram/ram/RADDR_10
T_8_13_upADDR_10
T_8_13_wire_bram/ram/RADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_10
T_8_23_sp4_v_t_47
T_8_26_lc_trk_g0_7
T_8_26_input2_5
T_8_26_wire_bram/ram/WADDR_10
T_8_24_upADDR_10
T_8_24_wire_bram/ram/WADDR_10
T_8_22_upADDR_10
T_8_22_wire_bram/ram/WADDR_10
T_8_20_upADDR_10
T_8_20_wire_bram/ram/WADDR_10
T_8_18_upADDR_10
T_8_18_wire_bram/ram/WADDR_10
T_8_16_upADDR_10
T_8_16_wire_bram/ram/WADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_5
T_8_23_sp4_v_t_46
T_8_25_lc_trk_g2_3
T_8_25_input2_5
T_8_25_wire_bram/ram/RADDR_10
T_8_23_upADDR_10
T_8_23_wire_bram/ram/RADDR_10
T_8_21_upADDR_10
T_8_21_wire_bram/ram/RADDR_10
T_8_19_upADDR_10
T_8_19_wire_bram/ram/RADDR_10
T_8_17_upADDR_10
T_8_17_wire_bram/ram/RADDR_10
T_8_15_upADDR_10
T_8_15_wire_bram/ram/RADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_10
T_8_23_sp4_v_t_47
T_8_26_lc_trk_g0_7
T_8_26_input2_5
T_8_26_wire_bram/ram/WADDR_10
T_8_24_upADDR_10
T_8_24_wire_bram/ram/WADDR_10
T_8_22_upADDR_10
T_8_22_wire_bram/ram/WADDR_10
T_8_20_upADDR_10
T_8_20_wire_bram/ram/WADDR_10
T_8_18_upADDR_10
T_8_18_wire_bram/ram/WADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_5
T_8_23_sp4_v_t_46
T_8_25_lc_trk_g2_3
T_8_25_input2_5
T_8_25_wire_bram/ram/RADDR_10
T_8_23_upADDR_10
T_8_23_wire_bram/ram/RADDR_10
T_8_21_upADDR_10
T_8_21_wire_bram/ram/RADDR_10
T_8_19_upADDR_10
T_8_19_wire_bram/ram/RADDR_10
T_8_17_upADDR_10
T_8_17_wire_bram/ram/RADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_10
T_8_23_sp4_v_t_47
T_8_26_lc_trk_g0_7
T_8_26_input2_5
T_8_26_wire_bram/ram/WADDR_10
T_8_24_upADDR_10
T_8_24_wire_bram/ram/WADDR_10
T_8_22_upADDR_10
T_8_22_wire_bram/ram/WADDR_10
T_8_20_upADDR_10
T_8_20_wire_bram/ram/WADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_5
T_8_23_sp4_v_t_46
T_8_25_lc_trk_g2_3
T_8_25_input2_5
T_8_25_wire_bram/ram/RADDR_10
T_8_23_upADDR_10
T_8_23_wire_bram/ram/RADDR_10
T_8_21_upADDR_10
T_8_21_wire_bram/ram/RADDR_10
T_8_19_upADDR_10
T_8_19_wire_bram/ram/RADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_10
T_8_23_sp4_v_t_47
T_8_26_lc_trk_g0_7
T_8_26_input2_5
T_8_26_wire_bram/ram/WADDR_10
T_8_24_upADDR_10
T_8_24_wire_bram/ram/WADDR_10
T_8_22_upADDR_10
T_8_22_wire_bram/ram/WADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_5
T_8_23_sp4_v_t_46
T_8_25_lc_trk_g2_3
T_8_25_input2_5
T_8_25_wire_bram/ram/RADDR_10
T_8_23_upADDR_10
T_8_23_wire_bram/ram/RADDR_10
T_8_21_upADDR_10
T_8_21_wire_bram/ram/RADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_10
T_8_23_sp4_v_t_47
T_8_26_lc_trk_g0_7
T_8_26_input2_5
T_8_26_wire_bram/ram/WADDR_10
T_8_24_upADDR_10
T_8_24_wire_bram/ram/WADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_5
T_8_23_sp4_v_t_46
T_8_25_lc_trk_g2_3
T_8_25_input2_5
T_8_25_wire_bram/ram/RADDR_10
T_8_23_upADDR_10
T_8_23_wire_bram/ram/RADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_10
T_8_23_sp4_v_t_47
T_8_26_lc_trk_g0_7
T_8_26_input2_5
T_8_26_wire_bram/ram/WADDR_10

T_15_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_44
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_5
T_8_23_sp4_v_t_46
T_8_25_lc_trk_g2_3
T_8_25_input2_5
T_8_25_wire_bram/ram/RADDR_10

End 

Net : b2v_inst.reg_ancho_2Z0Z_7
T_19_13_wire_logic_cluster/lc_7/out
T_20_10_sp4_v_t_39
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_7/in_1

T_19_13_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g1_7
T_19_13_wire_logic_cluster/lc_4/in_0

T_19_13_wire_logic_cluster/lc_7/out
T_19_11_sp4_v_t_43
T_20_11_sp4_h_l_11
T_21_11_lc_trk_g2_3
T_21_11_input_2_7
T_21_11_wire_logic_cluster/lc_7/in_2

T_19_13_wire_logic_cluster/lc_7/out
T_20_10_sp4_v_t_39
T_21_14_sp4_h_l_2
T_21_14_lc_trk_g1_7
T_21_14_wire_logic_cluster/lc_7/in_1

T_19_13_wire_logic_cluster/lc_7/out
T_20_10_sp4_v_t_39
T_20_14_sp4_v_t_40
T_20_18_lc_trk_g0_5
T_20_18_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.addr_ram_energia_m0_9
T_12_20_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g0_2
T_11_21_wire_logic_cluster/lc_4/in_0

End 

Net : SYNTHESIZED_WIRE_12_9
T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_26_lc_trk_g1_3
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9
T_8_20_upADDR_9
T_8_20_wire_bram/ram/WADDR_9
T_8_18_upADDR_9
T_8_18_wire_bram/ram/WADDR_9
T_8_16_upADDR_9
T_8_16_wire_bram/ram/WADDR_9
T_8_14_upADDR_9
T_8_14_wire_bram/ram/WADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_25_lc_trk_g2_6
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9
T_8_19_upADDR_9
T_8_19_wire_bram/ram/RADDR_9
T_8_17_upADDR_9
T_8_17_wire_bram/ram/RADDR_9
T_8_15_upADDR_9
T_8_15_wire_bram/ram/RADDR_9
T_8_13_upADDR_9
T_8_13_wire_bram/ram/RADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_26_lc_trk_g1_3
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9
T_8_20_upADDR_9
T_8_20_wire_bram/ram/WADDR_9
T_8_18_upADDR_9
T_8_18_wire_bram/ram/WADDR_9
T_8_16_upADDR_9
T_8_16_wire_bram/ram/WADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_25_lc_trk_g2_6
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9
T_8_19_upADDR_9
T_8_19_wire_bram/ram/RADDR_9
T_8_17_upADDR_9
T_8_17_wire_bram/ram/RADDR_9
T_8_15_upADDR_9
T_8_15_wire_bram/ram/RADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_26_lc_trk_g1_3
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9
T_8_20_upADDR_9
T_8_20_wire_bram/ram/WADDR_9
T_8_18_upADDR_9
T_8_18_wire_bram/ram/WADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_25_lc_trk_g2_6
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9
T_8_19_upADDR_9
T_8_19_wire_bram/ram/RADDR_9
T_8_17_upADDR_9
T_8_17_wire_bram/ram/RADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_26_lc_trk_g1_3
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9
T_8_20_upADDR_9
T_8_20_wire_bram/ram/WADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_25_lc_trk_g2_6
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9
T_8_19_upADDR_9
T_8_19_wire_bram/ram/RADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_26_lc_trk_g1_3
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_25_lc_trk_g2_6
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_26_lc_trk_g1_3
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_25_lc_trk_g2_6
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_26_lc_trk_g1_3
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9

T_11_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_8_23_sp4_v_t_43
T_8_25_lc_trk_g2_6
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9

End 

Net : SYNTHESIZED_WIRE_12_4
T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_26_lc_trk_g2_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4
T_8_20_upADDR_4
T_8_20_wire_bram/ram/WADDR_4
T_8_18_upADDR_4
T_8_18_wire_bram/ram/WADDR_4
T_8_16_upADDR_4
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_25_lc_trk_g3_4
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4
T_8_19_upADDR_4
T_8_19_wire_bram/ram/RADDR_4
T_8_17_upADDR_4
T_8_17_wire_bram/ram/RADDR_4
T_8_15_upADDR_4
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_26_lc_trk_g2_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4
T_8_20_upADDR_4
T_8_20_wire_bram/ram/WADDR_4
T_8_18_upADDR_4
T_8_18_wire_bram/ram/WADDR_4
T_8_16_upADDR_4
T_8_16_wire_bram/ram/WADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_25_lc_trk_g3_4
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4
T_8_19_upADDR_4
T_8_19_wire_bram/ram/RADDR_4
T_8_17_upADDR_4
T_8_17_wire_bram/ram/RADDR_4
T_8_15_upADDR_4
T_8_15_wire_bram/ram/RADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_26_lc_trk_g2_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4
T_8_20_upADDR_4
T_8_20_wire_bram/ram/WADDR_4
T_8_18_upADDR_4
T_8_18_wire_bram/ram/WADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_25_lc_trk_g3_4
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4
T_8_19_upADDR_4
T_8_19_wire_bram/ram/RADDR_4
T_8_17_upADDR_4
T_8_17_wire_bram/ram/RADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_26_lc_trk_g2_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4
T_8_20_upADDR_4
T_8_20_wire_bram/ram/WADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_25_lc_trk_g3_4
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4
T_8_19_upADDR_4
T_8_19_wire_bram/ram/RADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_26_lc_trk_g2_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_25_lc_trk_g3_4
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_26_lc_trk_g2_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_25_lc_trk_g3_4
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_26_lc_trk_g2_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4

T_16_21_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_44
T_13_24_sp4_h_l_9
T_9_24_sp4_h_l_9
T_8_24_sp4_v_t_44
T_8_25_lc_trk_g3_4
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4

End 

Net : b2v_inst.N_480
T_14_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_11
T_17_19_sp4_v_t_41
T_16_21_lc_trk_g1_4
T_16_21_wire_logic_cluster/lc_6/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_15_18_sp12_h_l_1
T_21_18_sp4_h_l_6
T_24_14_sp4_v_t_37
T_24_16_lc_trk_g3_0
T_24_16_wire_logic_cluster/lc_5/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_15_18_sp12_h_l_1
T_21_18_sp4_h_l_6
T_24_14_sp4_v_t_37
T_24_16_lc_trk_g3_0
T_24_16_wire_logic_cluster/lc_1/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_14_10_sp12_v_t_22
T_15_22_sp12_h_l_1
T_23_22_lc_trk_g0_2
T_23_22_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_15_18_sp12_h_l_1
T_21_18_sp4_h_l_6
T_24_14_sp4_v_t_37
T_24_16_lc_trk_g3_0
T_24_16_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_15_18_sp12_h_l_1
T_21_18_sp4_h_l_6
T_24_14_sp4_v_t_37
T_24_16_lc_trk_g3_0
T_24_16_wire_logic_cluster/lc_6/in_3

T_14_19_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_39
T_15_21_lc_trk_g0_7
T_15_21_wire_logic_cluster/lc_7/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_39
T_15_21_lc_trk_g0_7
T_15_21_wire_logic_cluster/lc_2/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_46
T_11_20_sp4_h_l_4
T_10_20_sp4_v_t_47
T_9_24_lc_trk_g2_2
T_9_24_wire_logic_cluster/lc_4/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_3
T_11_19_sp4_v_t_44
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_39
T_15_21_lc_trk_g0_7
T_15_21_wire_logic_cluster/lc_4/in_3

T_14_19_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_39
T_15_21_lc_trk_g0_7
T_15_21_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_47
T_15_12_sp4_v_t_36
T_15_15_lc_trk_g1_4
T_15_15_wire_logic_cluster/lc_6/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_15_18_sp12_h_l_1
T_21_18_sp4_h_l_6
T_24_14_sp4_v_t_37
T_24_17_lc_trk_g0_5
T_24_17_wire_logic_cluster/lc_7/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_15_18_sp12_h_l_1
T_21_18_sp4_h_l_6
T_24_14_sp4_v_t_37
T_24_17_lc_trk_g0_5
T_24_17_wire_logic_cluster/lc_6/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_47
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_4/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_46
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_2/in_3

T_14_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_46
T_11_20_sp4_h_l_4
T_10_20_sp4_v_t_47
T_9_24_lc_trk_g2_2
T_9_24_wire_logic_cluster/lc_3/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_46
T_11_20_sp4_h_l_4
T_10_20_sp4_v_t_47
T_10_24_sp4_v_t_43
T_9_25_lc_trk_g3_3
T_9_25_wire_logic_cluster/lc_2/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_46
T_11_20_sp4_h_l_4
T_10_20_sp4_v_t_47
T_9_24_lc_trk_g2_2
T_9_24_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_3/out
T_8_19_sp12_h_l_1
T_20_19_sp12_h_l_1
T_24_19_lc_trk_g1_2
T_24_19_wire_logic_cluster/lc_4/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_15_18_sp12_h_l_1
T_24_18_lc_trk_g1_5
T_24_18_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.N_268
T_20_18_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g0_6
T_20_18_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.stateZ0Z_31
T_19_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_47
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_6
T_15_16_sp4_v_t_37
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_47
T_16_20_sp4_h_l_10
T_15_20_lc_trk_g0_2
T_15_20_input_2_6
T_15_20_wire_logic_cluster/lc_6/in_2

T_19_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_47
T_16_20_sp4_h_l_10
T_15_20_lc_trk_g0_2
T_15_20_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_47
T_16_20_sp4_h_l_10
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_42
T_16_19_sp4_h_l_0
T_16_19_lc_trk_g1_5
T_16_19_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_47
T_16_20_sp4_h_l_10
T_12_20_sp4_h_l_6
T_15_16_sp4_v_t_37
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_4/in_1

T_19_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_42
T_16_19_sp4_h_l_0
T_16_19_lc_trk_g1_5
T_16_19_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.cuenta_pixelZ0Z_2
T_9_16_wire_logic_cluster/lc_3/out
T_7_16_sp4_h_l_3
T_7_16_lc_trk_g0_6
T_7_16_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.addr_ram_energia_m0_0
T_15_24_wire_logic_cluster/lc_2/out
T_10_24_sp12_h_l_0
T_9_24_lc_trk_g1_0
T_9_24_input_2_5
T_9_24_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.un4_pix_count_intlto10_1_0Z0Z_0
T_11_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_5/in_1

End 

Net : SYNTHESIZED_WIRE_12_0
T_9_24_wire_logic_cluster/lc_5/out
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0
T_8_18_upADDR_0
T_8_18_wire_bram/ram/WADDR_0
T_8_16_upADDR_0
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0
T_8_18_upADDR_0
T_8_18_wire_bram/ram/WADDR_0
T_8_16_upADDR_0
T_8_16_wire_bram/ram/WADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0
T_8_18_upADDR_0
T_8_18_wire_bram/ram/WADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0
T_8_17_upADDR_0
T_8_17_wire_bram/ram/RADDR_0
T_8_15_upADDR_0
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0
T_8_17_upADDR_0
T_8_17_wire_bram/ram/RADDR_0
T_8_15_upADDR_0
T_8_15_wire_bram/ram/RADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0
T_8_17_upADDR_0
T_8_17_wire_bram/ram/RADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0

T_9_24_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0

End 

Net : b2v_inst.g3_0
T_12_20_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g2_1
T_13_21_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.g1_0_0
T_12_19_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g0_7
T_12_20_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst.un4_pix_count_intlto6_d_1_2
T_6_18_wire_logic_cluster/lc_5/out
T_5_18_sp4_h_l_2
T_9_18_sp4_h_l_10
T_12_18_sp4_v_t_38
T_12_19_lc_trk_g3_6
T_12_19_input_2_7
T_12_19_wire_logic_cluster/lc_7/in_2

End 

Net : SYNTHESIZED_WIRE_4_1
T_7_20_wire_logic_cluster/lc_7/out
T_7_18_sp4_v_t_43
T_4_18_sp4_h_l_0
T_6_18_lc_trk_g2_5
T_6_18_input_2_5
T_6_18_wire_logic_cluster/lc_5/in_2

T_7_20_wire_logic_cluster/lc_7/out
T_7_18_sp4_v_t_43
T_4_18_sp4_h_l_0
T_5_18_lc_trk_g3_0
T_5_18_input_2_7
T_5_18_wire_logic_cluster/lc_7/in_2

T_7_20_wire_logic_cluster/lc_7/out
T_8_19_sp4_v_t_47
T_9_19_sp4_h_l_10
T_11_19_lc_trk_g3_7
T_11_19_input_2_2
T_11_19_wire_logic_cluster/lc_2/in_2

T_7_20_wire_logic_cluster/lc_7/out
T_8_19_sp4_v_t_47
T_9_19_sp4_h_l_10
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_1/in_1

T_7_20_wire_logic_cluster/lc_7/out
T_6_20_lc_trk_g3_7
T_6_20_wire_logic_cluster/lc_5/in_1

T_7_20_wire_logic_cluster/lc_7/out
T_7_18_sp4_v_t_43
T_7_14_sp4_v_t_39
T_6_16_lc_trk_g1_2
T_6_16_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.N_352_0
T_13_21_wire_logic_cluster/lc_2/out
T_14_21_sp4_h_l_4
T_17_21_sp4_v_t_44
T_17_23_lc_trk_g2_1
T_17_23_input_2_3
T_17_23_wire_logic_cluster/lc_3/in_2

T_13_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g1_2
T_14_21_wire_logic_cluster/lc_3/in_0

T_13_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g1_2
T_14_21_wire_logic_cluster/lc_5/in_0

T_13_21_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_5/in_0

T_13_21_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_3/in_0

T_13_21_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_7/in_0

T_13_21_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_1/in_0

T_13_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g1_2
T_14_21_wire_logic_cluster/lc_0/in_3

T_13_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g1_2
T_14_21_wire_logic_cluster/lc_4/in_3

T_13_21_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_2/in_3

T_13_21_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_6/in_3

T_13_21_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.N_325
T_10_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_1/in_3

T_10_18_wire_logic_cluster/lc_4/out
T_10_14_sp4_v_t_45
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.cuenta_pixel_5_i_a2_1_1_0_5
T_7_15_wire_logic_cluster/lc_5/out
T_7_14_sp4_v_t_42
T_8_18_sp4_h_l_7
T_10_18_lc_trk_g3_2
T_10_18_wire_logic_cluster/lc_4/in_3

T_7_15_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g0_5
T_7_14_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.un1_cuenta_pixel_cry_6
T_7_16_wire_logic_cluster/lc_5/cout
T_7_16_wire_logic_cluster/lc_6/in_3

Net : b2v_inst.un1_cuenta_pixel_cry_6_c_RNIIO2IZ0
T_7_16_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g1_6
T_7_15_wire_logic_cluster/lc_5/in_0

T_7_16_wire_logic_cluster/lc_6/out
T_6_16_lc_trk_g2_6
T_6_16_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.data_a_escribir_RNO_2Z0Z_7
T_20_18_wire_logic_cluster/lc_5/out
T_21_18_lc_trk_g0_5
T_21_18_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.data_a_escribir11_2_and
T_19_13_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.reg_ancho_2Z0Z_5
T_19_11_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_5/in_1

T_19_11_wire_logic_cluster/lc_3/out
T_19_10_sp4_v_t_38
T_19_13_lc_trk_g1_6
T_19_13_wire_logic_cluster/lc_4/in_3

T_19_11_wire_logic_cluster/lc_3/out
T_19_10_sp4_v_t_38
T_20_14_sp4_h_l_3
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_5/in_1

T_19_11_wire_logic_cluster/lc_3/out
T_19_11_sp4_h_l_11
T_21_11_lc_trk_g3_6
T_21_11_input_2_5
T_21_11_wire_logic_cluster/lc_5/in_2

T_19_11_wire_logic_cluster/lc_3/out
T_19_11_sp4_h_l_11
T_15_11_sp4_h_l_2
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.N_269
T_20_17_wire_logic_cluster/lc_0/out
T_20_17_lc_trk_g1_0
T_20_17_wire_logic_cluster/lc_2/in_1

End 

Net : indice_RNIS8333_5
T_24_16_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_46
T_25_18_lc_trk_g1_3
T_25_18_input0_2
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5
T_25_10_upADDR_5
T_25_10_wire_bram/ram/WADDR_5
T_25_8_upADDR_5
T_25_8_wire_bram/ram/WADDR_5

T_24_16_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_46
T_25_18_lc_trk_g1_3
T_25_18_input0_2
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5
T_25_10_upADDR_5
T_25_10_wire_bram/ram/WADDR_5

T_24_16_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_46
T_25_18_lc_trk_g1_3
T_25_18_input0_2
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5

T_24_16_wire_logic_cluster/lc_1/out
T_25_17_lc_trk_g3_1
T_25_17_input0_2
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5
T_25_9_upADDR_5
T_25_9_wire_bram/ram/RADDR_5
T_25_7_upADDR_5
T_25_7_wire_bram/ram/RADDR_5

T_24_16_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_46
T_25_18_lc_trk_g1_3
T_25_18_input0_2
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5

T_24_16_wire_logic_cluster/lc_1/out
T_25_17_lc_trk_g3_1
T_25_17_input0_2
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5
T_25_9_upADDR_5
T_25_9_wire_bram/ram/RADDR_5

T_24_16_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_46
T_25_18_lc_trk_g1_3
T_25_18_input0_2
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5

T_24_16_wire_logic_cluster/lc_1/out
T_25_17_lc_trk_g3_1
T_25_17_input0_2
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5

T_24_16_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_46
T_25_18_lc_trk_g1_3
T_25_18_input0_2
T_25_18_wire_bram/ram/WADDR_5

T_24_16_wire_logic_cluster/lc_1/out
T_25_17_lc_trk_g3_1
T_25_17_input0_2
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5

T_24_16_wire_logic_cluster/lc_1/out
T_25_17_lc_trk_g3_1
T_25_17_input0_2
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5

T_24_16_wire_logic_cluster/lc_1/out
T_25_17_lc_trk_g3_1
T_25_17_input0_2
T_25_17_wire_bram/ram/RADDR_5

End 

Net : indice_RNIBO333_8
T_24_16_wire_logic_cluster/lc_5/out
T_25_15_sp4_v_t_43
T_25_18_lc_trk_g0_3
T_25_18_input2_7
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8
T_25_10_upADDR_8
T_25_10_wire_bram/ram/WADDR_8
T_25_8_upADDR_8
T_25_8_wire_bram/ram/WADDR_8

T_24_16_wire_logic_cluster/lc_5/out
T_25_15_sp4_v_t_43
T_25_18_lc_trk_g0_3
T_25_18_input2_7
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8
T_25_10_upADDR_8
T_25_10_wire_bram/ram/WADDR_8

T_24_16_wire_logic_cluster/lc_5/out
T_25_15_sp4_v_t_43
T_25_18_lc_trk_g0_3
T_25_18_input2_7
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8

T_24_16_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g2_5
T_25_17_input2_7
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8
T_25_9_upADDR_8
T_25_9_wire_bram/ram/RADDR_8
T_25_7_upADDR_8
T_25_7_wire_bram/ram/RADDR_8

T_24_16_wire_logic_cluster/lc_5/out
T_25_15_sp4_v_t_43
T_25_18_lc_trk_g0_3
T_25_18_input2_7
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8

T_24_16_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g2_5
T_25_17_input2_7
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8
T_25_9_upADDR_8
T_25_9_wire_bram/ram/RADDR_8

T_24_16_wire_logic_cluster/lc_5/out
T_25_15_sp4_v_t_43
T_25_18_lc_trk_g0_3
T_25_18_input2_7
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8

T_24_16_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g2_5
T_25_17_input2_7
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8

T_24_16_wire_logic_cluster/lc_5/out
T_25_15_sp4_v_t_43
T_25_18_lc_trk_g0_3
T_25_18_input2_7
T_25_18_wire_bram/ram/WADDR_8

T_24_16_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g2_5
T_25_17_input2_7
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8

T_24_16_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g2_5
T_25_17_input2_7
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8

T_24_16_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g2_5
T_25_17_input2_7
T_25_17_wire_bram/ram/RADDR_8

End 

Net : N_445_i
T_24_22_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_45
T_25_24_sp4_h_l_2
T_25_24_lc_trk_g0_7
T_25_24_input2_5
T_25_24_wire_bram/ram/WADDR_10
T_25_22_upADDR_10
T_25_22_wire_bram/ram/WADDR_10
T_25_20_upADDR_10
T_25_20_wire_bram/ram/WADDR_10

T_24_22_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_45
T_25_24_sp4_h_l_2
T_25_24_lc_trk_g0_7
T_25_24_input2_5
T_25_24_wire_bram/ram/WADDR_10
T_25_22_upADDR_10
T_25_22_wire_bram/ram/WADDR_10

T_24_22_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_45
T_25_24_sp4_h_l_2
T_25_24_lc_trk_g0_7
T_25_24_input2_5
T_25_24_wire_bram/ram/WADDR_10

T_24_22_wire_logic_cluster/lc_0/out
T_25_23_lc_trk_g3_0
T_25_23_input2_5
T_25_23_wire_bram/ram/RADDR_10
T_25_21_upADDR_10
T_25_21_wire_bram/ram/RADDR_10
T_25_19_upADDR_10
T_25_19_wire_bram/ram/RADDR_10

T_24_22_wire_logic_cluster/lc_0/out
T_25_23_lc_trk_g3_0
T_25_23_input2_5
T_25_23_wire_bram/ram/RADDR_10
T_25_21_upADDR_10
T_25_21_wire_bram/ram/RADDR_10

T_24_22_wire_logic_cluster/lc_0/out
T_25_23_lc_trk_g3_0
T_25_23_input2_5
T_25_23_wire_bram/ram/RADDR_10

End 

Net : b2v_inst.N_645
T_23_22_wire_logic_cluster/lc_1/out
T_24_22_lc_trk_g1_1
T_24_22_wire_logic_cluster/lc_0/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_22_lc_trk_g1_1
T_24_22_wire_logic_cluster/lc_4/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_22_lc_trk_g1_1
T_24_22_wire_logic_cluster/lc_2/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_22_lc_trk_g1_1
T_24_22_wire_logic_cluster/lc_6/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_22_lc_trk_g1_1
T_24_22_wire_logic_cluster/lc_1/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_24_22_lc_trk_g1_1
T_24_22_wire_logic_cluster/lc_7/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_24_23_lc_trk_g3_1
T_24_23_wire_logic_cluster/lc_0/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_23_lc_trk_g3_1
T_24_23_wire_logic_cluster/lc_4/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_23_lc_trk_g3_1
T_24_23_wire_logic_cluster/lc_6/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_23_lc_trk_g3_1
T_24_23_wire_logic_cluster/lc_2/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_23_lc_trk_g3_1
T_24_23_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.N_544
T_22_18_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g1_4
T_22_18_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.data_a_escribir_RNO_0Z0Z_0
T_21_15_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g0_4
T_20_16_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.un1_cuenta_pixel_cry_1
T_7_16_wire_logic_cluster/lc_0/cout
T_7_16_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.un1_cuenta_pixel_cry_1_c_RNI89THZ0
T_7_16_wire_logic_cluster/lc_1/out
T_7_16_sp4_h_l_7
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_2/in_1

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_sp4_h_l_7
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_5/in_0

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_sp4_h_l_7
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst.un1_cuenta_pixel_cry_5_c_RNIGL1IZ0
T_7_16_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_46
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.un1_cuenta_pixel_cry_5
T_7_16_wire_logic_cluster/lc_4/cout
T_7_16_wire_logic_cluster/lc_5/in_3

Net : b2v_inst.un1_cuenta_pixel_cry_3_c_RNICFVHZ0
T_7_16_wire_logic_cluster/lc_3/out
T_0_16_span12_horz_1
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_5/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_0_16_span12_horz_1
T_9_16_lc_trk_g0_2
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_0_16_span12_horz_1
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.ignorar_ancho_1_RNOZ0Z_0
T_10_16_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_41
T_10_18_lc_trk_g3_1
T_10_18_wire_logic_cluster/lc_1/in_1

End 

Net : indice_RNIGT333_9
T_24_16_wire_logic_cluster/lc_6/out
T_25_15_sp4_v_t_45
T_25_18_lc_trk_g1_5
T_25_18_input2_6
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9
T_25_10_upADDR_9
T_25_10_wire_bram/ram/WADDR_9
T_25_8_upADDR_9
T_25_8_wire_bram/ram/WADDR_9

T_24_16_wire_logic_cluster/lc_6/out
T_25_15_sp4_v_t_45
T_25_18_lc_trk_g1_5
T_25_18_input2_6
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9
T_25_10_upADDR_9
T_25_10_wire_bram/ram/WADDR_9

T_24_16_wire_logic_cluster/lc_6/out
T_25_15_sp4_v_t_45
T_25_18_lc_trk_g1_5
T_25_18_input2_6
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9

T_24_16_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g2_6
T_25_17_input2_6
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9
T_25_9_upADDR_9
T_25_9_wire_bram/ram/RADDR_9
T_25_7_upADDR_9
T_25_7_wire_bram/ram/RADDR_9

T_24_16_wire_logic_cluster/lc_6/out
T_25_15_sp4_v_t_45
T_25_18_lc_trk_g1_5
T_25_18_input2_6
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9

T_24_16_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g2_6
T_25_17_input2_6
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9
T_25_9_upADDR_9
T_25_9_wire_bram/ram/RADDR_9

T_24_16_wire_logic_cluster/lc_6/out
T_25_15_sp4_v_t_45
T_25_18_lc_trk_g1_5
T_25_18_input2_6
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9

T_24_16_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g2_6
T_25_17_input2_6
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9

T_24_16_wire_logic_cluster/lc_6/out
T_25_15_sp4_v_t_45
T_25_18_lc_trk_g1_5
T_25_18_input2_6
T_25_18_wire_bram/ram/WADDR_9

T_24_16_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g2_6
T_25_17_input2_6
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9

T_24_16_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g2_6
T_25_17_input2_6
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9

T_24_16_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g2_6
T_25_17_input2_6
T_25_17_wire_bram/ram/RADDR_9

End 

Net : N_298
T_24_16_wire_logic_cluster/lc_0/out
T_25_14_sp4_v_t_44
T_25_18_lc_trk_g0_1
T_25_18_input0_1
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6
T_25_10_upADDR_6
T_25_10_wire_bram/ram/WADDR_6
T_25_8_upADDR_6
T_25_8_wire_bram/ram/WADDR_6

T_24_16_wire_logic_cluster/lc_0/out
T_25_14_sp4_v_t_44
T_25_18_lc_trk_g0_1
T_25_18_input0_1
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6
T_25_10_upADDR_6
T_25_10_wire_bram/ram/WADDR_6

T_24_16_wire_logic_cluster/lc_0/out
T_25_14_sp4_v_t_44
T_25_18_lc_trk_g0_1
T_25_18_input0_1
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6

T_24_16_wire_logic_cluster/lc_0/out
T_25_17_lc_trk_g3_0
T_25_17_input0_1
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6
T_25_9_upADDR_6
T_25_9_wire_bram/ram/RADDR_6
T_25_7_upADDR_6
T_25_7_wire_bram/ram/RADDR_6

T_24_16_wire_logic_cluster/lc_0/out
T_25_14_sp4_v_t_44
T_25_18_lc_trk_g0_1
T_25_18_input0_1
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6

T_24_16_wire_logic_cluster/lc_0/out
T_25_17_lc_trk_g3_0
T_25_17_input0_1
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6
T_25_9_upADDR_6
T_25_9_wire_bram/ram/RADDR_6

T_24_16_wire_logic_cluster/lc_0/out
T_25_14_sp4_v_t_44
T_25_18_lc_trk_g0_1
T_25_18_input0_1
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6

T_24_16_wire_logic_cluster/lc_0/out
T_25_17_lc_trk_g3_0
T_25_17_input0_1
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6

T_24_16_wire_logic_cluster/lc_0/out
T_25_14_sp4_v_t_44
T_25_18_lc_trk_g0_1
T_25_18_input0_1
T_25_18_wire_bram/ram/WADDR_6

T_24_16_wire_logic_cluster/lc_0/out
T_25_17_lc_trk_g3_0
T_25_17_input0_1
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6

T_24_16_wire_logic_cluster/lc_0/out
T_25_17_lc_trk_g3_0
T_25_17_input0_1
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6

T_24_16_wire_logic_cluster/lc_0/out
T_25_17_lc_trk_g3_0
T_25_17_input0_1
T_25_17_wire_bram/ram/RADDR_6

End 

Net : b2v_inst.ignorar_ancho_1_RNOZ0Z_2
T_9_16_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.un1_cuenta_pixel_cry_3
T_7_16_wire_logic_cluster/lc_2/cout
T_7_16_wire_logic_cluster/lc_3/in_3

Net : b2v_inst.reg_ancho_2Z0Z_6
T_19_13_wire_logic_cluster/lc_6/out
T_20_12_lc_trk_g3_6
T_20_12_wire_logic_cluster/lc_6/in_1

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g3_6
T_19_13_wire_logic_cluster/lc_4/in_1

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_22_9_sp4_v_t_42
T_21_11_lc_trk_g1_7
T_21_11_input_2_6
T_21_11_wire_logic_cluster/lc_6/in_2

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_22_13_sp4_v_t_36
T_21_14_lc_trk_g2_4
T_21_14_input_2_6
T_21_14_wire_logic_cluster/lc_6/in_2

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_18_13_sp4_v_t_36
T_19_17_sp4_h_l_7
T_20_17_lc_trk_g3_7
T_20_17_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.un4_pix_count_intlto15_1_aZ0Z0
T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.data_a_escribir_RNO_0Z0Z_1
T_21_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g0_6
T_20_16_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.N_542
T_22_15_wire_logic_cluster/lc_5/out
T_22_8_sp12_v_t_22
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst_un4_pix_count_intlto12_0
T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g3_6
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

T_11_19_wire_logic_cluster/lc_6/out
T_11_18_sp4_v_t_44
T_8_18_sp4_h_l_3
T_4_18_sp4_h_l_3
T_6_18_lc_trk_g2_6
T_6_18_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.g0_0_i_a4Z0Z_0
T_11_19_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst.N_325_cascade_
T_10_18_wire_logic_cluster/lc_4/ltout
T_10_18_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.un1_cuenta_pixel_cry_4
T_7_16_wire_logic_cluster/lc_3/cout
T_7_16_wire_logic_cluster/lc_4/in_3

Net : b2v_inst.un1_cuenta_pixel_cry_4_c_RNIEI0IZ0
T_7_16_wire_logic_cluster/lc_4/out
T_8_16_sp4_h_l_8
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_8_16_sp4_h_l_8
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_1/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_7_12_sp4_v_t_45
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_3/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_8_16_sp4_h_l_8
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst.cuenta_pixelZ0Z_3
T_9_16_wire_logic_cluster/lc_4/out
T_8_16_sp4_h_l_0
T_7_16_lc_trk_g1_0
T_7_16_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.N_247
T_15_20_wire_logic_cluster/lc_5/out
T_13_20_sp4_h_l_7
T_12_20_sp4_v_t_42
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_13_20_sp4_h_l_7
T_12_20_sp4_v_t_42
T_9_24_sp4_h_l_7
T_9_24_lc_trk_g1_2
T_9_24_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g1_5
T_15_21_wire_logic_cluster/lc_2/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g1_5
T_15_21_wire_logic_cluster/lc_4/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g1_5
T_15_21_wire_logic_cluster/lc_0/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g3_5
T_16_21_wire_logic_cluster/lc_6/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_13_20_sp4_h_l_7
T_12_20_sp4_v_t_42
T_9_24_sp4_h_l_7
T_9_24_lc_trk_g1_2
T_9_24_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_13_20_sp4_h_l_7
T_12_20_sp4_v_t_42
T_9_24_sp4_h_l_7
T_9_24_lc_trk_g1_2
T_9_24_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g1_5
T_15_21_wire_logic_cluster/lc_7/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_15_13_sp12_v_t_22
T_4_25_sp12_h_l_1
T_9_25_lc_trk_g0_5
T_9_25_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.data_a_escribir11_10_and
T_22_18_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_40
T_19_15_sp4_h_l_5
T_19_15_lc_trk_g1_0
T_19_15_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.state_32_repZ0Z1
T_7_20_wire_logic_cluster/lc_5/out
T_7_19_sp4_v_t_42
T_8_19_sp4_h_l_7
T_12_19_sp4_h_l_10
T_15_19_sp4_v_t_38
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_5/in_0

T_7_20_wire_logic_cluster/lc_5/out
T_7_19_sp4_v_t_42
T_8_19_sp4_h_l_7
T_12_19_sp4_h_l_10
T_14_19_lc_trk_g2_7
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

T_7_20_wire_logic_cluster/lc_5/out
T_0_20_span12_horz_5
T_11_20_sp12_h_l_1
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_0/in_3

T_7_20_wire_logic_cluster/lc_5/out
T_0_20_span12_horz_5
T_11_20_sp12_h_l_1
T_11_20_sp4_h_l_0
T_14_16_sp4_v_t_37
T_15_16_sp4_h_l_5
T_16_16_lc_trk_g3_5
T_16_16_wire_logic_cluster/lc_3/in_1

T_7_20_wire_logic_cluster/lc_5/out
T_0_20_span12_horz_5
T_11_20_sp12_h_l_1
T_19_20_sp4_h_l_8
T_22_16_sp4_v_t_39
T_21_18_lc_trk_g1_2
T_21_18_input_2_1
T_21_18_wire_logic_cluster/lc_1/in_2

T_7_20_wire_logic_cluster/lc_5/out
T_0_20_span12_horz_5
T_11_20_sp12_h_l_1
T_19_20_sp4_h_l_8
T_22_16_sp4_v_t_39
T_21_18_lc_trk_g1_2
T_21_18_wire_logic_cluster/lc_4/in_3

T_7_20_wire_logic_cluster/lc_5/out
T_0_20_span12_horz_5
T_11_20_sp12_h_l_1
T_19_20_sp4_h_l_8
T_22_16_sp4_v_t_39
T_21_18_lc_trk_g1_2
T_21_18_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.reg_anteriorZ0Z_10
T_23_17_wire_logic_cluster/lc_1/out
T_23_17_sp4_h_l_7
T_22_17_sp4_v_t_36
T_22_18_lc_trk_g2_4
T_22_18_input_2_0
T_22_18_wire_logic_cluster/lc_0/in_2

T_23_17_wire_logic_cluster/lc_1/out
T_23_13_sp4_v_t_39
T_20_13_sp4_h_l_2
T_22_13_lc_trk_g2_7
T_22_13_wire_logic_cluster/lc_2/in_1

T_23_17_wire_logic_cluster/lc_1/out
T_22_17_sp4_h_l_10
T_21_17_lc_trk_g1_2
T_21_17_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g0_1
T_23_16_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst.reg_anterior_i_8
T_21_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_40
T_21_15_lc_trk_g2_0
T_21_15_input_2_0
T_21_15_wire_logic_cluster/lc_0/in_2

T_21_17_wire_logic_cluster/lc_0/out
T_21_17_lc_trk_g2_0
T_21_17_input_2_0
T_21_17_wire_logic_cluster/lc_0/in_2

End 

Net : SYNTHESIZED_WIRE_12_3
T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_26_lc_trk_g3_7
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3
T_8_18_upADDR_3
T_8_18_wire_bram/ram/WADDR_3
T_8_16_upADDR_3
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3
T_8_17_upADDR_3
T_8_17_wire_bram/ram/RADDR_3
T_8_15_upADDR_3
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_26_lc_trk_g3_7
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3
T_8_18_upADDR_3
T_8_18_wire_bram/ram/WADDR_3
T_8_16_upADDR_3
T_8_16_wire_bram/ram/WADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3
T_8_17_upADDR_3
T_8_17_wire_bram/ram/RADDR_3
T_8_15_upADDR_3
T_8_15_wire_bram/ram/RADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_26_lc_trk_g3_7
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3
T_8_18_upADDR_3
T_8_18_wire_bram/ram/WADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3
T_8_17_upADDR_3
T_8_17_wire_bram/ram/RADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_26_lc_trk_g3_7
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_26_lc_trk_g3_7
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_26_lc_trk_g3_7
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_26_lc_trk_g3_7
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3

End 

Net : SYNTHESIZED_WIRE_12_2
T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_26_lc_trk_g2_3
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2
T_8_18_upADDR_2
T_8_18_wire_bram/ram/WADDR_2
T_8_16_upADDR_2
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_25_lc_trk_g3_6
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2
T_8_17_upADDR_2
T_8_17_wire_bram/ram/RADDR_2
T_8_15_upADDR_2
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_26_lc_trk_g2_3
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2
T_8_18_upADDR_2
T_8_18_wire_bram/ram/WADDR_2
T_8_16_upADDR_2
T_8_16_wire_bram/ram/WADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_25_lc_trk_g3_6
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2
T_8_17_upADDR_2
T_8_17_wire_bram/ram/RADDR_2
T_8_15_upADDR_2
T_8_15_wire_bram/ram/RADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_26_lc_trk_g2_3
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2
T_8_18_upADDR_2
T_8_18_wire_bram/ram/WADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_25_lc_trk_g3_6
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2
T_8_17_upADDR_2
T_8_17_wire_bram/ram/RADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_26_lc_trk_g2_3
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_25_lc_trk_g3_6
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_26_lc_trk_g2_3
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_25_lc_trk_g3_6
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_26_lc_trk_g2_3
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_25_lc_trk_g3_6
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_26_lc_trk_g2_3
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2

T_15_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_sp4_v_t_38
T_8_25_lc_trk_g3_6
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2

End 

Net : b2v_inst.reg_anterior_i_7
T_21_16_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_38
T_21_14_lc_trk_g3_6
T_21_14_input_2_7
T_21_14_wire_logic_cluster/lc_7/in_2

T_21_16_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g2_7
T_21_16_input_2_7
T_21_16_wire_logic_cluster/lc_7/in_2

End 

Net : SYNTHESIZED_WIRE_4_9
T_10_17_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g3_0
T_11_18_wire_logic_cluster/lc_3/in_0

T_10_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g1_0
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

T_10_17_wire_logic_cluster/lc_0/out
T_11_15_sp4_v_t_44
T_11_19_lc_trk_g1_1
T_11_19_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_0/out
T_11_15_sp4_v_t_44
T_11_19_lc_trk_g1_1
T_11_19_wire_logic_cluster/lc_7/in_1

T_10_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_5
T_9_17_sp4_v_t_46
T_9_20_lc_trk_g0_6
T_9_20_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_0/out
T_11_15_sp4_v_t_44
T_8_19_sp4_h_l_2
T_7_19_lc_trk_g1_2
T_7_19_input_2_5
T_7_19_wire_logic_cluster/lc_5/in_2

T_10_17_wire_logic_cluster/lc_0/out
T_11_15_sp4_v_t_44
T_8_19_sp4_h_l_2
T_7_15_sp4_v_t_39
T_6_16_lc_trk_g2_7
T_6_16_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.addr_ram_energia_m0_8
T_14_19_wire_logic_cluster/lc_1/out
T_10_19_sp12_h_l_1
T_9_19_sp12_v_t_22
T_9_25_lc_trk_g2_5
T_9_25_wire_logic_cluster/lc_2/in_1

End 

Net : SYNTHESIZED_WIRE_12_8
T_9_25_wire_logic_cluster/lc_2/out
T_8_26_lc_trk_g1_2
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8
T_8_20_upADDR_8
T_8_20_wire_bram/ram/WADDR_8
T_8_18_upADDR_8
T_8_18_wire_bram/ram/WADDR_8
T_8_16_upADDR_8
T_8_16_wire_bram/ram/WADDR_8
T_8_14_upADDR_8
T_8_14_wire_bram/ram/WADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_25_lc_trk_g3_2
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8
T_8_19_upADDR_8
T_8_19_wire_bram/ram/RADDR_8
T_8_17_upADDR_8
T_8_17_wire_bram/ram/RADDR_8
T_8_15_upADDR_8
T_8_15_wire_bram/ram/RADDR_8
T_8_13_upADDR_8
T_8_13_wire_bram/ram/RADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_26_lc_trk_g1_2
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8
T_8_20_upADDR_8
T_8_20_wire_bram/ram/WADDR_8
T_8_18_upADDR_8
T_8_18_wire_bram/ram/WADDR_8
T_8_16_upADDR_8
T_8_16_wire_bram/ram/WADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_25_lc_trk_g3_2
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8
T_8_19_upADDR_8
T_8_19_wire_bram/ram/RADDR_8
T_8_17_upADDR_8
T_8_17_wire_bram/ram/RADDR_8
T_8_15_upADDR_8
T_8_15_wire_bram/ram/RADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_26_lc_trk_g1_2
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8
T_8_20_upADDR_8
T_8_20_wire_bram/ram/WADDR_8
T_8_18_upADDR_8
T_8_18_wire_bram/ram/WADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_25_lc_trk_g3_2
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8
T_8_19_upADDR_8
T_8_19_wire_bram/ram/RADDR_8
T_8_17_upADDR_8
T_8_17_wire_bram/ram/RADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_26_lc_trk_g1_2
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8
T_8_20_upADDR_8
T_8_20_wire_bram/ram/WADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_25_lc_trk_g3_2
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8
T_8_19_upADDR_8
T_8_19_wire_bram/ram/RADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_26_lc_trk_g1_2
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_25_lc_trk_g3_2
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_26_lc_trk_g1_2
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_25_lc_trk_g3_2
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_26_lc_trk_g1_2
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8

T_9_25_wire_logic_cluster/lc_2/out
T_8_25_lc_trk_g3_2
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8

End 

Net : b2v_inst.stateZ0Z_30
T_16_19_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_47
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_6/in_0

T_16_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_10
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_47
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_47
T_13_21_sp4_h_l_3
T_9_21_sp4_h_l_6
T_8_17_sp4_v_t_43
T_7_20_lc_trk_g3_3
T_7_20_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_10
T_14_19_lc_trk_g0_2
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_3/in_0

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.N_692_cascade_
T_15_20_wire_logic_cluster/lc_4/ltout
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.data_a_escribir11_7_and
T_21_13_wire_logic_cluster/lc_0/out
T_21_10_sp4_v_t_40
T_18_14_sp4_h_l_10
T_19_14_lc_trk_g2_2
T_19_14_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.N_543
T_22_15_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_41
T_22_17_lc_trk_g3_1
T_22_17_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.reg_anteriorZ0Z_9
T_23_17_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_37
T_20_13_sp4_h_l_0
T_22_13_lc_trk_g3_5
T_22_13_wire_logic_cluster/lc_1/in_1

T_23_17_wire_logic_cluster/lc_0/out
T_22_17_sp4_h_l_8
T_21_17_lc_trk_g1_0
T_21_17_wire_logic_cluster/lc_1/in_0

T_23_17_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g0_0
T_22_18_wire_logic_cluster/lc_0/in_0

T_23_17_wire_logic_cluster/lc_0/out
T_20_17_sp12_h_l_0
T_22_17_lc_trk_g1_7
T_22_17_wire_logic_cluster/lc_2/in_0

End 

Net : N_356_i
T_24_22_wire_logic_cluster/lc_2/out
T_25_21_sp4_v_t_37
T_25_24_lc_trk_g0_5
T_25_24_input0_3
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4

T_24_22_wire_logic_cluster/lc_2/out
T_25_21_sp4_v_t_37
T_25_24_lc_trk_g0_5
T_25_24_input0_3
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4

T_24_22_wire_logic_cluster/lc_2/out
T_25_21_sp4_v_t_37
T_25_24_lc_trk_g0_5
T_25_24_input0_3
T_25_24_wire_bram/ram/WADDR_4

T_24_22_wire_logic_cluster/lc_2/out
T_25_23_lc_trk_g3_2
T_25_23_input0_3
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4

T_24_22_wire_logic_cluster/lc_2/out
T_25_23_lc_trk_g3_2
T_25_23_input0_3
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4

T_24_22_wire_logic_cluster/lc_2/out
T_25_23_lc_trk_g3_2
T_25_23_input0_3
T_25_23_wire_bram/ram/RADDR_4

End 

Net : N_444_i
T_24_22_wire_logic_cluster/lc_6/out
T_25_21_sp4_v_t_45
T_25_24_lc_trk_g1_5
T_25_24_input2_6
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9

T_24_22_wire_logic_cluster/lc_6/out
T_25_21_sp4_v_t_45
T_25_24_lc_trk_g1_5
T_25_24_input2_6
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9

T_24_22_wire_logic_cluster/lc_6/out
T_25_21_sp4_v_t_45
T_25_24_lc_trk_g1_5
T_25_24_input2_6
T_25_24_wire_bram/ram/WADDR_9

T_24_22_wire_logic_cluster/lc_6/out
T_25_23_lc_trk_g2_6
T_25_23_input2_6
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9

T_24_22_wire_logic_cluster/lc_6/out
T_25_23_lc_trk_g2_6
T_25_23_input2_6
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9

T_24_22_wire_logic_cluster/lc_6/out
T_25_23_lc_trk_g2_6
T_25_23_input2_6
T_25_23_wire_bram/ram/RADDR_9

End 

Net : N_358_i
T_24_22_wire_logic_cluster/lc_4/out
T_25_21_sp4_v_t_41
T_25_24_lc_trk_g0_1
T_25_24_input0_5
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2

T_24_22_wire_logic_cluster/lc_4/out
T_25_21_sp4_v_t_41
T_25_24_lc_trk_g0_1
T_25_24_input0_5
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2

T_24_22_wire_logic_cluster/lc_4/out
T_25_21_sp4_v_t_41
T_25_24_lc_trk_g0_1
T_25_24_input0_5
T_25_24_wire_bram/ram/WADDR_2

T_24_22_wire_logic_cluster/lc_4/out
T_25_23_lc_trk_g3_4
T_25_23_input0_5
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2

T_24_22_wire_logic_cluster/lc_4/out
T_25_23_lc_trk_g3_4
T_25_23_input0_5
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2

T_24_22_wire_logic_cluster/lc_4/out
T_25_23_lc_trk_g3_4
T_25_23_input0_5
T_25_23_wire_bram/ram/RADDR_2

End 

Net : b2v_inst.cuenta_pixel_RNIVBL9Z0Z_10
T_7_17_wire_logic_cluster/lc_1/out
T_8_14_sp4_v_t_43
T_9_18_sp4_h_l_0
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_1/out
T_7_13_sp4_v_t_39
T_7_14_lc_trk_g3_7
T_7_14_wire_logic_cluster/lc_3/in_1

T_7_17_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g2_1
T_7_17_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.un1_cuenta_pixel_cry_9
T_7_17_wire_logic_cluster/lc_0/cout
T_7_17_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.cuentaZ0Z_5
T_18_14_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_44
T_15_17_sp4_h_l_9
T_16_17_lc_trk_g3_1
T_16_17_input_2_2
T_16_17_wire_logic_cluster/lc_2/in_2

T_18_14_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_44
T_18_17_sp4_v_t_44
T_17_18_lc_trk_g3_4
T_17_18_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.un2_cuentalto10_i_a2_6
T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.cuenta_pixel_5_i_a2_0_2_5_cascade_
T_9_16_wire_logic_cluster/lc_0/ltout
T_9_16_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.un2_cuentalto10_i_a2_8
T_16_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_41
T_14_18_sp4_h_l_4
T_18_18_sp4_h_l_0
T_22_18_sp4_h_l_3
T_21_18_lc_trk_g1_3
T_21_18_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_41
T_16_11_lc_trk_g3_1
T_16_11_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_41
T_14_18_sp4_h_l_4
T_18_18_sp4_h_l_0
T_22_18_sp4_h_l_3
T_21_18_lc_trk_g1_3
T_21_18_wire_logic_cluster/lc_3/in_3

T_16_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_41
T_14_18_sp4_h_l_4
T_14_18_lc_trk_g0_1
T_14_18_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g0_0
T_17_17_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.un1_reset_inv_0_0_tz_cascade_
T_21_18_wire_logic_cluster/lc_4/ltout
T_21_18_wire_logic_cluster/lc_5/in_2

End 

Net : SYNTHESIZED_WIRE_12_5
T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_26_lc_trk_g2_4
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5
T_8_20_upADDR_5
T_8_20_wire_bram/ram/WADDR_5
T_8_18_upADDR_5
T_8_18_wire_bram/ram/WADDR_5
T_8_16_upADDR_5
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_25_lc_trk_g3_1
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5
T_8_19_upADDR_5
T_8_19_wire_bram/ram/RADDR_5
T_8_17_upADDR_5
T_8_17_wire_bram/ram/RADDR_5
T_8_15_upADDR_5
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_26_lc_trk_g2_4
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5
T_8_20_upADDR_5
T_8_20_wire_bram/ram/WADDR_5
T_8_18_upADDR_5
T_8_18_wire_bram/ram/WADDR_5
T_8_16_upADDR_5
T_8_16_wire_bram/ram/WADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_25_lc_trk_g3_1
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5
T_8_19_upADDR_5
T_8_19_wire_bram/ram/RADDR_5
T_8_17_upADDR_5
T_8_17_wire_bram/ram/RADDR_5
T_8_15_upADDR_5
T_8_15_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_26_lc_trk_g2_4
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5
T_8_20_upADDR_5
T_8_20_wire_bram/ram/WADDR_5
T_8_18_upADDR_5
T_8_18_wire_bram/ram/WADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_25_lc_trk_g3_1
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5
T_8_19_upADDR_5
T_8_19_wire_bram/ram/RADDR_5
T_8_17_upADDR_5
T_8_17_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_26_lc_trk_g2_4
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5
T_8_20_upADDR_5
T_8_20_wire_bram/ram/WADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_25_lc_trk_g3_1
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5
T_8_19_upADDR_5
T_8_19_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_26_lc_trk_g2_4
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_25_lc_trk_g3_1
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_26_lc_trk_g2_4
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_25_lc_trk_g3_1
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_26_lc_trk_g2_4
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_25_lc_trk_g3_1
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5

End 

Net : b2v_inst.data_a_escribir11_4_and
T_19_13_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g1_4
T_19_14_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.cuenta_pixelZ0Z_4
T_9_16_wire_logic_cluster/lc_7/out
T_8_16_sp4_h_l_6
T_7_16_lc_trk_g1_6
T_7_16_input_2_3
T_7_16_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_3_11_0_
T_7_17_wire_logic_cluster/carry_in_mux/cout
T_7_17_wire_logic_cluster/lc_0/in_3

Net : b2v_inst.un1_cuenta_pixel_cry_8_c_RNIMU4IZ0
T_7_17_wire_logic_cluster/lc_0/out
T_7_17_sp4_h_l_5
T_10_17_sp4_v_t_47
T_10_18_lc_trk_g3_7
T_10_18_wire_logic_cluster/lc_4/in_0

T_7_17_wire_logic_cluster/lc_0/out
T_7_13_sp4_v_t_37
T_7_14_lc_trk_g2_5
T_7_14_wire_logic_cluster/lc_3/in_0

T_7_17_wire_logic_cluster/lc_0/out
T_7_13_sp4_v_t_37
T_7_14_lc_trk_g2_5
T_7_14_wire_logic_cluster/lc_0/in_3

End 

Net : N_357_i
T_24_22_wire_logic_cluster/lc_1/out
T_25_20_sp4_v_t_46
T_25_24_lc_trk_g1_3
T_25_24_input0_4
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3

T_24_22_wire_logic_cluster/lc_1/out
T_25_20_sp4_v_t_46
T_25_24_lc_trk_g1_3
T_25_24_input0_4
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3

T_24_22_wire_logic_cluster/lc_1/out
T_25_20_sp4_v_t_46
T_25_24_lc_trk_g1_3
T_25_24_input0_4
T_25_24_wire_bram/ram/WADDR_3

T_24_22_wire_logic_cluster/lc_1/out
T_25_23_lc_trk_g3_1
T_25_23_input0_4
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3

T_24_22_wire_logic_cluster/lc_1/out
T_25_23_lc_trk_g3_1
T_25_23_input0_4
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3

T_24_22_wire_logic_cluster/lc_1/out
T_25_23_lc_trk_g3_1
T_25_23_input0_4
T_25_23_wire_bram/ram/RADDR_3

End 

Net : N_355_i
T_24_22_wire_logic_cluster/lc_7/out
T_25_21_sp4_v_t_47
T_25_24_lc_trk_g1_7
T_25_24_input0_2
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5

T_24_22_wire_logic_cluster/lc_7/out
T_25_21_sp4_v_t_47
T_25_24_lc_trk_g1_7
T_25_24_input0_2
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5

T_24_22_wire_logic_cluster/lc_7/out
T_25_21_sp4_v_t_47
T_25_24_lc_trk_g1_7
T_25_24_input0_2
T_25_24_wire_bram/ram/WADDR_5

T_24_22_wire_logic_cluster/lc_7/out
T_25_23_lc_trk_g3_7
T_25_23_input0_2
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5

T_24_22_wire_logic_cluster/lc_7/out
T_25_23_lc_trk_g3_7
T_25_23_input0_2
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5

T_24_22_wire_logic_cluster/lc_7/out
T_25_23_lc_trk_g3_7
T_25_23_input0_2
T_25_23_wire_bram/ram/RADDR_5

End 

Net : b2v_inst.data_a_escribir_RNO_0Z0Z_2
T_22_15_wire_logic_cluster/lc_7/out
T_22_16_lc_trk_g1_7
T_22_16_input_2_6
T_22_16_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.reg_anterior_i_9
T_21_17_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_42
T_21_15_lc_trk_g3_2
T_21_15_input_2_1
T_21_15_wire_logic_cluster/lc_1/in_2

T_21_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g2_1
T_21_17_input_2_1
T_21_17_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.un1_indice_cry_5_c_RNI69OGZ0
T_10_12_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_43
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_7/in_0

T_10_12_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_39
T_11_14_sp4_h_l_8
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_4/in_1

T_10_12_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.dir_mem_316lt7
T_11_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g2_7
T_11_14_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.indiceZ0Z_0
T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_2_12_sp12_h_l_0
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_5
T_13_12_sp4_h_l_5
T_9_12_sp4_h_l_8
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_5
T_13_12_sp4_h_l_5
T_12_8_sp4_v_t_47
T_12_11_lc_trk_g0_7
T_12_11_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_5
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_13_12_sp12_v_t_23
T_13_20_sp4_v_t_37
T_10_24_sp4_h_l_5
T_9_24_lc_trk_g1_5
T_9_24_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_5
T_20_12_sp4_v_t_47
T_21_16_sp4_h_l_4
T_24_16_sp4_v_t_44
T_24_17_lc_trk_g3_4
T_24_17_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_5
T_20_12_sp4_v_t_47
T_21_16_sp4_h_l_4
T_24_16_sp4_v_t_44
T_24_20_sp4_v_t_37
T_24_23_lc_trk_g0_5
T_24_23_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_5
T_20_12_sp4_v_t_47
T_17_16_sp4_h_l_3
T_16_16_sp4_v_t_38
T_15_17_lc_trk_g2_6
T_15_17_wire_logic_cluster/lc_7/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_5
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_40
T_14_13_sp4_h_l_10
T_14_13_lc_trk_g0_7
T_14_13_input_2_3
T_14_13_wire_logic_cluster/lc_3/in_2

T_17_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst.un1_indice_cry_5
T_10_12_wire_logic_cluster/lc_4/cout
T_10_12_wire_logic_cluster/lc_5/in_3

Net : b2v_inst.dir_mem_316lt11
T_11_14_wire_logic_cluster/lc_0/out
T_11_14_sp4_h_l_5
T_14_14_sp4_v_t_47
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_3/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_0/in_0

T_11_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_6/in_0

T_11_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g1_0
T_12_14_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_0/in_1

T_11_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_3/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g1_0
T_12_14_wire_logic_cluster/lc_4/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_7/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_5/in_3

End 

Net : indice_RNI6J333_7
T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_18_lc_trk_g3_3
T_25_18_input0_0
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7
T_25_10_upADDR_7
T_25_10_wire_bram/ram/WADDR_7
T_25_8_upADDR_7
T_25_8_wire_bram/ram/WADDR_7

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_17_lc_trk_g2_4
T_25_17_input0_0
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7
T_25_9_upADDR_7
T_25_9_wire_bram/ram/RADDR_7
T_25_7_upADDR_7
T_25_7_wire_bram/ram/RADDR_7

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_18_lc_trk_g3_3
T_25_18_input0_0
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7
T_25_10_upADDR_7
T_25_10_wire_bram/ram/WADDR_7

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_17_lc_trk_g2_4
T_25_17_input0_0
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7
T_25_9_upADDR_7
T_25_9_wire_bram/ram/RADDR_7

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_18_lc_trk_g3_3
T_25_18_input0_0
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_17_lc_trk_g2_4
T_25_17_input0_0
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_18_lc_trk_g3_3
T_25_18_input0_0
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_17_lc_trk_g2_4
T_25_17_input0_0
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_18_lc_trk_g3_3
T_25_18_input0_0
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_17_lc_trk_g2_4
T_25_17_input0_0
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_18_lc_trk_g3_3
T_25_18_input0_0
T_25_18_wire_bram/ram/WADDR_7

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_17_lc_trk_g2_4
T_25_17_input0_0
T_25_17_wire_bram/ram/RADDR_7

End 

Net : N_37
T_24_17_wire_logic_cluster/lc_7/out
T_25_18_lc_trk_g2_7
T_25_18_input2_5
T_25_18_wire_bram/ram/WADDR_10
T_25_16_upADDR_10
T_25_16_wire_bram/ram/WADDR_10
T_25_14_upADDR_10
T_25_14_wire_bram/ram/WADDR_10
T_25_12_upADDR_10
T_25_12_wire_bram/ram/WADDR_10
T_25_10_upADDR_10
T_25_10_wire_bram/ram/WADDR_10
T_25_8_upADDR_10
T_25_8_wire_bram/ram/WADDR_10

T_24_17_wire_logic_cluster/lc_7/out
T_25_17_lc_trk_g0_7
T_25_17_input2_5
T_25_17_wire_bram/ram/RADDR_10
T_25_15_upADDR_10
T_25_15_wire_bram/ram/RADDR_10
T_25_13_upADDR_10
T_25_13_wire_bram/ram/RADDR_10
T_25_11_upADDR_10
T_25_11_wire_bram/ram/RADDR_10
T_25_9_upADDR_10
T_25_9_wire_bram/ram/RADDR_10
T_25_7_upADDR_10
T_25_7_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_7/out
T_25_18_lc_trk_g2_7
T_25_18_input2_5
T_25_18_wire_bram/ram/WADDR_10
T_25_16_upADDR_10
T_25_16_wire_bram/ram/WADDR_10
T_25_14_upADDR_10
T_25_14_wire_bram/ram/WADDR_10
T_25_12_upADDR_10
T_25_12_wire_bram/ram/WADDR_10
T_25_10_upADDR_10
T_25_10_wire_bram/ram/WADDR_10

T_24_17_wire_logic_cluster/lc_7/out
T_25_17_lc_trk_g0_7
T_25_17_input2_5
T_25_17_wire_bram/ram/RADDR_10
T_25_15_upADDR_10
T_25_15_wire_bram/ram/RADDR_10
T_25_13_upADDR_10
T_25_13_wire_bram/ram/RADDR_10
T_25_11_upADDR_10
T_25_11_wire_bram/ram/RADDR_10
T_25_9_upADDR_10
T_25_9_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_7/out
T_25_18_lc_trk_g2_7
T_25_18_input2_5
T_25_18_wire_bram/ram/WADDR_10
T_25_16_upADDR_10
T_25_16_wire_bram/ram/WADDR_10
T_25_14_upADDR_10
T_25_14_wire_bram/ram/WADDR_10
T_25_12_upADDR_10
T_25_12_wire_bram/ram/WADDR_10

T_24_17_wire_logic_cluster/lc_7/out
T_25_17_lc_trk_g0_7
T_25_17_input2_5
T_25_17_wire_bram/ram/RADDR_10
T_25_15_upADDR_10
T_25_15_wire_bram/ram/RADDR_10
T_25_13_upADDR_10
T_25_13_wire_bram/ram/RADDR_10
T_25_11_upADDR_10
T_25_11_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_7/out
T_25_18_lc_trk_g2_7
T_25_18_input2_5
T_25_18_wire_bram/ram/WADDR_10
T_25_16_upADDR_10
T_25_16_wire_bram/ram/WADDR_10
T_25_14_upADDR_10
T_25_14_wire_bram/ram/WADDR_10

T_24_17_wire_logic_cluster/lc_7/out
T_25_17_lc_trk_g0_7
T_25_17_input2_5
T_25_17_wire_bram/ram/RADDR_10
T_25_15_upADDR_10
T_25_15_wire_bram/ram/RADDR_10
T_25_13_upADDR_10
T_25_13_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_7/out
T_25_18_lc_trk_g2_7
T_25_18_input2_5
T_25_18_wire_bram/ram/WADDR_10
T_25_16_upADDR_10
T_25_16_wire_bram/ram/WADDR_10

T_24_17_wire_logic_cluster/lc_7/out
T_25_17_lc_trk_g0_7
T_25_17_input2_5
T_25_17_wire_bram/ram/RADDR_10
T_25_15_upADDR_10
T_25_15_wire_bram/ram/RADDR_10

T_24_17_wire_logic_cluster/lc_7/out
T_25_18_lc_trk_g2_7
T_25_18_input2_5
T_25_18_wire_bram/ram/WADDR_10

T_24_17_wire_logic_cluster/lc_7/out
T_25_17_lc_trk_g0_7
T_25_17_input2_5
T_25_17_wire_bram/ram/RADDR_10

End 

Net : indice_RNI3F233_0
T_24_17_wire_logic_cluster/lc_6/out
T_25_18_lc_trk_g3_6
T_25_18_input0_7
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0
T_25_10_upADDR_0
T_25_10_wire_bram/ram/WADDR_0
T_25_8_upADDR_0
T_25_8_wire_bram/ram/WADDR_0

T_24_17_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g1_6
T_25_17_input0_7
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0
T_25_9_upADDR_0
T_25_9_wire_bram/ram/RADDR_0
T_25_7_upADDR_0
T_25_7_wire_bram/ram/RADDR_0

T_24_17_wire_logic_cluster/lc_6/out
T_25_18_lc_trk_g3_6
T_25_18_input0_7
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0
T_25_10_upADDR_0
T_25_10_wire_bram/ram/WADDR_0

T_24_17_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g1_6
T_25_17_input0_7
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0
T_25_9_upADDR_0
T_25_9_wire_bram/ram/RADDR_0

T_24_17_wire_logic_cluster/lc_6/out
T_25_18_lc_trk_g3_6
T_25_18_input0_7
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0

T_24_17_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g1_6
T_25_17_input0_7
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0

T_24_17_wire_logic_cluster/lc_6/out
T_25_18_lc_trk_g3_6
T_25_18_input0_7
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0

T_24_17_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g1_6
T_25_17_input0_7
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0

T_24_17_wire_logic_cluster/lc_6/out
T_25_18_lc_trk_g3_6
T_25_18_input0_7
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0

T_24_17_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g1_6
T_25_17_input0_7
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0

T_24_17_wire_logic_cluster/lc_6/out
T_25_18_lc_trk_g3_6
T_25_18_input0_7
T_25_18_wire_bram/ram/WADDR_0

T_24_17_wire_logic_cluster/lc_6/out
T_25_17_lc_trk_g1_6
T_25_17_input0_7
T_25_17_wire_bram/ram/RADDR_0

End 

Net : b2v_inst.data_a_escribir11_9_and
T_19_15_wire_logic_cluster/lc_4/out
T_19_15_lc_trk_g2_4
T_19_15_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.dir_mem_316lt6_0_cascade_
T_11_14_wire_logic_cluster/lc_6/ltout
T_11_14_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.un1_indice_cry_3_c_RNI23MGZ0
T_10_12_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_39
T_11_14_lc_trk_g0_7
T_11_14_wire_logic_cluster/lc_6/in_3

T_10_12_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_39
T_12_15_sp4_h_l_8
T_15_15_sp4_v_t_36
T_14_17_lc_trk_g1_1
T_14_17_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_39
T_12_11_sp4_h_l_2
T_14_11_lc_trk_g3_7
T_14_11_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.un1_indice_cry_3
T_10_12_wire_logic_cluster/lc_2/cout
T_10_12_wire_logic_cluster/lc_3/in_3

Net : b2v_inst.un8_dir_mem_1_cry_10_THRU_CO
T_11_13_wire_logic_cluster/lc_3/out
T_5_13_sp12_h_l_1
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_5_13_sp12_h_l_1
T_14_13_lc_trk_g0_5
T_14_13_wire_logic_cluster/lc_3/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_5_13_sp12_h_l_1
T_14_13_lc_trk_g0_5
T_14_13_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst.un8_dir_mem_1_cry_10
T_11_13_wire_logic_cluster/lc_2/cout
T_11_13_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.dir_mem_115lto11_0
T_15_13_wire_logic_cluster/lc_0/out
T_15_9_sp12_v_t_23
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_3/in_1

T_15_13_wire_logic_cluster/lc_0/out
T_15_9_sp12_v_t_23
T_15_14_lc_trk_g3_7
T_15_14_input_2_4
T_15_14_wire_logic_cluster/lc_4/in_2

T_15_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_7/in_0

T_15_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g2_0
T_14_12_wire_logic_cluster/lc_2/in_0

T_15_13_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g2_0
T_14_12_input_2_0
T_14_12_wire_logic_cluster/lc_0/in_2

T_15_13_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g3_0
T_14_12_input_2_1
T_14_12_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_6/in_3

T_15_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_4/in_3

End 

Net : indice_RNIIU233_3
T_15_17_wire_logic_cluster/lc_4/out
T_14_17_sp4_h_l_0
T_18_17_sp4_h_l_8
T_22_17_sp4_h_l_4
T_25_17_sp4_v_t_41
T_25_18_lc_trk_g3_1
T_25_18_input0_4
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3
T_25_10_upADDR_3
T_25_10_wire_bram/ram/WADDR_3
T_25_8_upADDR_3
T_25_8_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_4/out
T_14_17_sp4_h_l_0
T_18_17_sp4_h_l_8
T_22_17_sp4_h_l_4
T_25_17_sp4_v_t_41
T_25_18_lc_trk_g3_1
T_25_18_input0_4
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3
T_25_10_upADDR_3
T_25_10_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_4/out
T_14_17_sp4_h_l_0
T_18_17_sp4_h_l_8
T_22_17_sp4_h_l_4
T_25_17_sp4_v_t_41
T_25_18_lc_trk_g3_1
T_25_18_input0_4
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_4/out
T_14_17_sp4_h_l_0
T_18_17_sp4_h_l_8
T_22_17_sp4_h_l_4
T_25_17_sp4_v_t_41
T_25_18_lc_trk_g3_1
T_25_18_input0_4
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_4/out
T_14_17_sp4_h_l_0
T_18_17_sp4_h_l_8
T_22_17_sp4_h_l_4
T_25_17_sp4_v_t_41
T_25_18_lc_trk_g3_1
T_25_18_input0_4
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_25_17_lc_trk_g0_4
T_25_17_input0_4
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3
T_25_9_upADDR_3
T_25_9_wire_bram/ram/RADDR_3
T_25_7_upADDR_3
T_25_7_wire_bram/ram/RADDR_3

T_15_17_wire_logic_cluster/lc_4/out
T_14_17_sp4_h_l_0
T_18_17_sp4_h_l_8
T_22_17_sp4_h_l_4
T_25_17_sp4_v_t_41
T_25_18_lc_trk_g3_1
T_25_18_input0_4
T_25_18_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_25_17_lc_trk_g0_4
T_25_17_input0_4
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3
T_25_9_upADDR_3
T_25_9_wire_bram/ram/RADDR_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_25_17_lc_trk_g0_4
T_25_17_input0_4
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_25_17_lc_trk_g0_4
T_25_17_input0_4
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_25_17_lc_trk_g0_4
T_25_17_input0_4
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_25_17_lc_trk_g0_4
T_25_17_input0_4
T_25_17_wire_bram/ram/RADDR_3

End 

Net : b2v_inst.stateZ0Z_21
T_16_16_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_7
T_18_16_sp4_h_l_7
T_21_12_sp4_v_t_42
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_7
T_18_16_sp4_h_l_7
T_21_12_sp4_v_t_42
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_7
T_18_16_sp4_h_l_7
T_21_12_sp4_v_t_42
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_7
T_18_16_sp4_h_l_7
T_21_12_sp4_v_t_42
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_7
T_18_16_sp4_h_l_7
T_21_12_sp4_v_t_42
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_7
T_18_16_sp4_h_l_7
T_21_12_sp4_v_t_42
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_5/out
T_17_16_sp4_h_l_10
T_21_16_sp4_h_l_10
T_24_12_sp4_v_t_47
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_17_16_sp4_h_l_10
T_21_16_sp4_h_l_6
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_5/out
T_17_16_sp4_h_l_10
T_21_16_sp4_h_l_6
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_5/out
T_17_16_sp4_h_l_10
T_21_16_sp4_h_l_6
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_5/out
T_17_16_sp4_h_l_10
T_21_16_sp4_h_l_6
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.N_488
T_15_15_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_45
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_0/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_45
T_15_13_lc_trk_g3_0
T_15_13_wire_logic_cluster/lc_4/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_40
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_5/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_0/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_40
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_0
T_18_15_sp4_h_l_3
T_19_15_lc_trk_g3_3
T_19_15_wire_logic_cluster/lc_7/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_6/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_40
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_0/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_40
T_12_18_sp4_h_l_5
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_7/in_1

End 

Net : indice_RNI8K233_1
T_24_18_wire_logic_cluster/lc_5/out
T_23_18_sp4_h_l_2
T_25_18_lc_trk_g3_7
T_25_18_input0_6
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1
T_25_10_upADDR_1
T_25_10_wire_bram/ram/WADDR_1
T_25_8_upADDR_1
T_25_8_wire_bram/ram/WADDR_1

T_24_18_wire_logic_cluster/lc_5/out
T_23_18_sp4_h_l_2
T_25_18_lc_trk_g3_7
T_25_18_input0_6
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1
T_25_10_upADDR_1
T_25_10_wire_bram/ram/WADDR_1

T_24_18_wire_logic_cluster/lc_5/out
T_23_18_sp4_h_l_2
T_25_18_lc_trk_g3_7
T_25_18_input0_6
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1

T_24_18_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g3_5
T_25_17_input0_6
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1
T_25_9_upADDR_1
T_25_9_wire_bram/ram/RADDR_1
T_25_7_upADDR_1
T_25_7_wire_bram/ram/RADDR_1

T_24_18_wire_logic_cluster/lc_5/out
T_23_18_sp4_h_l_2
T_25_18_lc_trk_g3_7
T_25_18_input0_6
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1

T_24_18_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g3_5
T_25_17_input0_6
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1
T_25_9_upADDR_1
T_25_9_wire_bram/ram/RADDR_1

T_24_18_wire_logic_cluster/lc_5/out
T_23_18_sp4_h_l_2
T_25_18_lc_trk_g3_7
T_25_18_input0_6
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1

T_24_18_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g3_5
T_25_17_input0_6
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1

T_24_18_wire_logic_cluster/lc_5/out
T_23_18_sp4_h_l_2
T_25_18_lc_trk_g3_7
T_25_18_input0_6
T_25_18_wire_bram/ram/WADDR_1

T_24_18_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g3_5
T_25_17_input0_6
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1

T_24_18_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g3_5
T_25_17_input0_6
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1

T_24_18_wire_logic_cluster/lc_5/out
T_25_17_lc_trk_g3_5
T_25_17_input0_6
T_25_17_wire_bram/ram/RADDR_1

End 

Net : b2v_inst.addr_ram_iv_i_0_1_1
T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_18_14_sp4_v_t_47
T_19_18_sp4_h_l_4
T_23_18_sp4_h_l_4
T_24_18_lc_trk_g3_4
T_24_18_input_2_5
T_24_18_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.data_a_escribir_RNO_2Z0Z_2_cascade_
T_23_15_wire_logic_cluster/lc_3/ltout
T_23_15_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.un1_indice_cry_2
T_10_12_wire_logic_cluster/lc_1/cout
T_10_12_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.un1_indice_cry_2_c_RNI00LGZ0
T_10_12_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_37
T_11_14_lc_trk_g0_5
T_11_14_wire_logic_cluster/lc_6/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_10_9_sp4_v_t_44
T_11_13_sp4_h_l_9
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_6/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g3_2
T_11_11_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.g0_1_0_0
T_11_17_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_46
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst.dir_mem_115lt6_0
T_12_12_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.un8_dir_mem_1_cry_3_c_RNIA5RCZ0
T_11_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_3/in_3

T_11_12_wire_logic_cluster/lc_4/out
T_12_12_sp4_h_l_8
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.un8_dir_mem_1_cry_3
T_11_12_wire_logic_cluster/lc_3/cout
T_11_12_wire_logic_cluster/lc_4/in_3

Net : b2v_inst.dir_mem_115lt11
T_14_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_4/in_0

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_6/in_0

T_14_13_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g1_0
T_14_12_wire_logic_cluster/lc_1/in_0

T_14_13_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_4/in_0

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/in_1

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_7/in_3

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_5/in_3

T_14_13_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g1_0
T_14_12_wire_logic_cluster/lc_2/in_3

T_14_13_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_3/in_3

T_14_13_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g1_0
T_14_12_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.dir_mem_115lt7
T_13_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g1_6
T_14_13_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.stateZ0Z_22
T_15_16_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_42
T_13_14_sp4_h_l_1
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g0_7
T_16_16_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.cuenta_pixelZ0Z_5
T_9_16_wire_logic_cluster/lc_6/out
T_7_16_sp4_h_l_9
T_7_16_lc_trk_g0_4
T_7_16_input_2_4
T_7_16_wire_logic_cluster/lc_4/in_2

End 

Net : indice_RNIN3333_4
T_14_17_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_42
T_15_18_sp4_h_l_1
T_19_18_sp4_h_l_1
T_23_18_sp4_h_l_9
T_25_18_lc_trk_g3_4
T_25_18_input0_3
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4
T_25_10_upADDR_4
T_25_10_wire_bram/ram/WADDR_4
T_25_8_upADDR_4
T_25_8_wire_bram/ram/WADDR_4

T_14_17_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_42
T_15_18_sp4_h_l_1
T_19_18_sp4_h_l_1
T_23_18_sp4_h_l_9
T_25_18_lc_trk_g3_4
T_25_18_input0_3
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4
T_25_10_upADDR_4
T_25_10_wire_bram/ram/WADDR_4

T_14_17_wire_logic_cluster/lc_1/out
T_10_17_sp12_h_l_1
T_22_17_sp12_h_l_1
T_25_17_lc_trk_g0_1
T_25_17_input0_3
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4
T_25_9_upADDR_4
T_25_9_wire_bram/ram/RADDR_4
T_25_7_upADDR_4
T_25_7_wire_bram/ram/RADDR_4

T_14_17_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_42
T_15_18_sp4_h_l_1
T_19_18_sp4_h_l_1
T_23_18_sp4_h_l_9
T_25_18_lc_trk_g3_4
T_25_18_input0_3
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4

T_14_17_wire_logic_cluster/lc_1/out
T_10_17_sp12_h_l_1
T_22_17_sp12_h_l_1
T_25_17_lc_trk_g0_1
T_25_17_input0_3
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4
T_25_9_upADDR_4
T_25_9_wire_bram/ram/RADDR_4

T_14_17_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_42
T_15_18_sp4_h_l_1
T_19_18_sp4_h_l_1
T_23_18_sp4_h_l_9
T_25_18_lc_trk_g3_4
T_25_18_input0_3
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4

T_14_17_wire_logic_cluster/lc_1/out
T_10_17_sp12_h_l_1
T_22_17_sp12_h_l_1
T_25_17_lc_trk_g0_1
T_25_17_input0_3
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4

T_14_17_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_42
T_15_18_sp4_h_l_1
T_19_18_sp4_h_l_1
T_23_18_sp4_h_l_9
T_25_18_lc_trk_g3_4
T_25_18_input0_3
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4

T_14_17_wire_logic_cluster/lc_1/out
T_10_17_sp12_h_l_1
T_22_17_sp12_h_l_1
T_25_17_lc_trk_g0_1
T_25_17_input0_3
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4

T_14_17_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_42
T_15_18_sp4_h_l_1
T_19_18_sp4_h_l_1
T_23_18_sp4_h_l_9
T_25_18_lc_trk_g3_4
T_25_18_input0_3
T_25_18_wire_bram/ram/WADDR_4

T_14_17_wire_logic_cluster/lc_1/out
T_10_17_sp12_h_l_1
T_22_17_sp12_h_l_1
T_25_17_lc_trk_g0_1
T_25_17_input0_3
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4

T_14_17_wire_logic_cluster/lc_1/out
T_10_17_sp12_h_l_1
T_22_17_sp12_h_l_1
T_25_17_lc_trk_g0_1
T_25_17_input0_3
T_25_17_wire_bram/ram/RADDR_4

End 

Net : b2v_inst.un1_indice_cry_4
T_10_12_wire_logic_cluster/lc_3/cout
T_10_12_wire_logic_cluster/lc_4/in_3

Net : b2v_inst.un1_indice_cry_4_c_RNI46NGZ0
T_10_12_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_41
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_7/in_3

T_10_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_0
T_13_12_sp4_h_l_3
T_16_8_sp4_v_t_38
T_15_11_lc_trk_g2_6
T_15_11_wire_logic_cluster/lc_1/in_3

T_10_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_0
T_12_12_sp4_v_t_37
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.reg_anterior_i_10
T_21_17_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_41
T_21_15_lc_trk_g2_4
T_21_15_input_2_2
T_21_15_wire_logic_cluster/lc_2/in_2

T_21_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g0_2
T_21_17_input_2_2
T_21_17_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.stateZ0Z_25
T_16_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_14_16_sp4_h_l_11
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_14_16_sp4_h_l_11
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_47
T_17_11_sp4_v_t_36
T_18_11_sp4_h_l_6
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_47
T_17_11_sp4_v_t_36
T_18_11_sp4_h_l_6
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_47
T_17_11_sp4_v_t_36
T_18_11_sp4_h_l_6
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_47
T_17_11_sp4_v_t_36
T_18_11_sp4_h_l_6
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_47
T_17_11_sp4_v_t_36
T_18_11_sp4_h_l_6
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_47
T_17_11_sp4_v_t_36
T_18_11_sp4_h_l_6
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_47
T_17_11_sp4_v_t_36
T_18_11_sp4_h_l_6
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_42
T_18_14_sp4_h_l_7
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_42
T_18_14_sp4_h_l_7
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_42
T_18_14_sp4_h_l_7
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_42
T_18_14_sp4_h_l_7
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_7/out
T_14_16_sp4_h_l_11
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst.N_490
T_15_16_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_44
T_15_14_lc_trk_g0_2
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

T_15_16_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_44
T_15_13_lc_trk_g3_4
T_15_13_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_44
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_41
T_17_15_sp4_h_l_4
T_19_15_lc_trk_g3_1
T_19_15_wire_logic_cluster/lc_7/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_input_2_5
T_15_17_wire_logic_cluster/lc_5/in_2

T_15_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_37
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_5/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_37
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.addr_ram_iv_i_1_8
T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_25_13_sp4_h_l_11
T_24_13_sp4_v_t_40
T_24_16_lc_trk_g1_0
T_24_16_input_2_5
T_24_16_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.N_7
T_5_17_wire_logic_cluster/lc_2/out
T_5_14_sp4_v_t_44
T_6_18_sp4_h_l_3
T_7_18_lc_trk_g3_3
T_7_18_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.N_11
T_7_18_wire_logic_cluster/lc_7/out
T_5_18_sp12_h_l_1
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.N_13
T_5_18_wire_logic_cluster/lc_7/out
T_5_17_lc_trk_g0_7
T_5_17_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.un8_dir_mem_1_cry_2
T_11_12_wire_logic_cluster/lc_2/cout
T_11_12_wire_logic_cluster/lc_3/in_3

Net : b2v_inst.un8_dir_mem_1_cry_2_c_RNI82QCZ0
T_11_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_3/in_1

T_11_12_wire_logic_cluster/lc_3/out
T_12_12_sp4_h_l_6
T_14_12_lc_trk_g2_3
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.un8_dir_mem_1_cry_5_c_RNIEBTCZ0
T_11_12_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_36
T_12_13_sp4_h_l_1
T_13_13_lc_trk_g2_1
T_13_13_wire_logic_cluster/lc_6/in_1

T_11_12_wire_logic_cluster/lc_6/out
T_10_12_sp12_h_l_0
T_14_12_lc_trk_g0_3
T_14_12_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.un8_dir_mem_1_cry_5
T_11_12_wire_logic_cluster/lc_5/cout
T_11_12_wire_logic_cluster/lc_6/in_3

Net : SYNTHESIZED_WIRE_4_0
T_5_19_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g2_3
T_6_18_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_16_sp4_v_t_46
T_5_18_lc_trk_g2_3
T_5_18_wire_logic_cluster/lc_7/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_sp4_h_l_11
T_9_19_sp4_h_l_11
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_sp4_h_l_11
T_9_19_sp4_h_l_11
T_9_19_lc_trk_g1_6
T_9_19_wire_logic_cluster/lc_0/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_6_19_lc_trk_g1_3
T_6_19_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_6_19_lc_trk_g1_3
T_6_19_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.N_430_tz
T_13_20_wire_logic_cluster/lc_4/out
T_13_18_sp4_v_t_37
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.N_512_cascade_
T_13_20_wire_logic_cluster/lc_3/ltout
T_13_20_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.state_ns_0_i_o2_8_23
T_16_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_3
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_3/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_3
T_13_20_sp4_v_t_44
T_13_21_lc_trk_g2_4
T_13_21_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.dir_energiaZ0Z_11
T_17_23_wire_logic_cluster/lc_3/out
T_18_20_sp4_v_t_47
T_15_20_sp4_h_l_10
T_16_20_lc_trk_g3_2
T_16_20_input_2_3
T_16_20_wire_logic_cluster/lc_3/in_2

T_17_23_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.N_305_2
T_7_14_wire_logic_cluster/lc_4/out
T_7_13_sp4_v_t_40
T_6_16_lc_trk_g3_0
T_6_16_wire_logic_cluster/lc_5/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.cuenta_pixel_5_i_a2_0_2_5
T_9_16_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_45
T_6_14_sp4_h_l_2
T_7_14_lc_trk_g2_2
T_7_14_wire_logic_cluster/lc_4/in_0

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.stateZ0Z_0
T_14_16_wire_logic_cluster/lc_2/out
T_12_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_15_20_lc_trk_g1_1
T_15_20_input_2_4
T_15_20_wire_logic_cluster/lc_4/in_2

T_14_16_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

T_14_16_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_input_2_7
T_13_17_wire_logic_cluster/lc_7/in_2

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.un8_dir_mem_1_cry_4_c_RNIC8SCZ0
T_11_12_wire_logic_cluster/lc_5/out
T_10_12_sp4_h_l_2
T_13_12_sp4_v_t_42
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_6/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_sp4_h_l_10
T_15_12_sp4_v_t_38
T_14_13_lc_trk_g2_6
T_14_13_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.un8_dir_mem_1_cry_9_c_RNITCOLZ0
T_11_13_wire_logic_cluster/lc_2/out
T_6_13_sp12_h_l_0
T_15_13_lc_trk_g1_4
T_15_13_wire_logic_cluster/lc_0/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_6_13_sp12_h_l_0
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_6_13_sp12_h_l_0
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.stateZ0Z_26
T_15_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_3/out
T_13_16_sp4_h_l_3
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_3/out
T_15_12_sp4_v_t_43
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_1/in_3

T_15_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.un8_dir_mem_1_cry_4
T_11_12_wire_logic_cluster/lc_4/cout
T_11_12_wire_logic_cluster/lc_5/in_3

Net : b2v_inst.un8_dir_mem_1_cry_9
T_11_13_wire_logic_cluster/lc_1/cout
T_11_13_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.N_274
T_20_18_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g1_4
T_20_18_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.un1_indice_cry_1_c_RNIUSJGZ0
T_10_12_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_46
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_6/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_46
T_11_14_sp4_v_t_39
T_11_15_lc_trk_g3_7
T_11_15_wire_logic_cluster/lc_0/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g3_1
T_11_11_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.N_9_cascade_
T_11_16_wire_logic_cluster/lc_3/ltout
T_11_16_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.un1_indice_cry_1
T_10_12_wire_logic_cluster/lc_0/cout
T_10_12_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.g0_0_iZ0Z_2
T_11_16_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_41
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.addr_ram_energia_m0_3_cascade_
T_15_21_wire_logic_cluster/lc_6/ltout
T_15_21_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.addr_ram_energia_m0_5_cascade_
T_15_21_wire_logic_cluster/lc_3/ltout
T_15_21_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.addr_ram_energia_m0_4_cascade_
T_16_21_wire_logic_cluster/lc_5/ltout
T_16_21_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.addr_ram_energia_m0_2_cascade_
T_15_21_wire_logic_cluster/lc_1/ltout
T_15_21_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.reg_ancho_2Z0Z_8
T_19_13_wire_logic_cluster/lc_3/out
T_20_13_lc_trk_g0_3
T_20_13_wire_logic_cluster/lc_0/in_1

T_19_13_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g1_3
T_19_13_input_2_4
T_19_13_wire_logic_cluster/lc_4/in_2

T_19_13_wire_logic_cluster/lc_3/out
T_19_13_sp4_h_l_11
T_23_13_sp4_h_l_2
T_22_13_sp4_v_t_39
T_21_15_lc_trk_g1_2
T_21_15_wire_logic_cluster/lc_0/in_1

T_19_13_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_39
T_21_12_sp4_h_l_7
T_21_12_lc_trk_g0_2
T_21_12_input_2_0
T_21_12_wire_logic_cluster/lc_0/in_2

T_19_13_wire_logic_cluster/lc_3/out
T_19_13_sp4_h_l_11
T_22_13_sp4_v_t_46
T_22_15_lc_trk_g3_3
T_22_15_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_9
T_18_21_wire_logic_cluster/lc_1/cout
T_18_21_wire_logic_cluster/lc_2/in_3

Net : N_461_i
T_18_22_wire_logic_cluster/lc_0/out
T_18_20_sp4_v_t_45
T_15_24_sp4_h_l_1
T_11_24_sp4_h_l_1
T_7_24_sp4_h_l_9
T_8_24_lc_trk_g2_1
T_8_24_wire_bram/ram/WDATA_3

End 

Net : b2v_inst_energia_temp_4
T_13_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_46
T_14_15_sp4_v_t_39
T_15_19_sp4_h_l_8
T_18_19_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_input_2_4
T_18_20_wire_logic_cluster/lc_4/in_2

T_13_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_46
T_14_15_sp4_v_t_39
T_15_19_sp4_h_l_8
T_18_15_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_9_c_RNI28GBZ0
T_18_21_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.N_432_1
T_16_11_wire_logic_cluster/lc_0/out
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_0/out
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_0/out
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_0/out
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_0/out
T_13_11_sp12_h_l_0
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_4/in_0

T_16_11_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g2_0
T_17_12_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g2_0
T_16_11_wire_logic_cluster/lc_7/in_3

T_16_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.N_648_5
T_16_12_wire_logic_cluster/lc_5/out
T_17_12_sp4_h_l_10
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.un9_indice_0_a2_5_1
T_18_12_wire_logic_cluster/lc_2/out
T_16_12_sp4_h_l_1
T_16_12_lc_trk_g0_4
T_16_12_wire_logic_cluster/lc_7/in_3

T_18_12_wire_logic_cluster/lc_2/out
T_18_9_sp4_v_t_44
T_18_13_sp4_v_t_40
T_18_17_sp4_v_t_45
T_15_21_sp4_h_l_1
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_1/in_0

T_18_12_wire_logic_cluster/lc_2/out
T_18_9_sp4_v_t_44
T_18_13_sp4_v_t_40
T_18_17_sp4_v_t_45
T_15_21_sp4_h_l_1
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_0/in_3

T_18_12_wire_logic_cluster/lc_2/out
T_18_9_sp4_v_t_44
T_18_13_sp4_v_t_40
T_18_17_sp4_v_t_45
T_15_21_sp4_h_l_1
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_2/in_1

T_18_12_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.N_432_1_tz
T_16_12_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.cuenta_pixelZ0Z_6
T_7_14_wire_logic_cluster/lc_5/out
T_8_13_sp4_v_t_43
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_5/in_1

End 

Net : SYNTHESIZED_WIRE_12_6
T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_26_lc_trk_g2_7
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6
T_8_20_upADDR_6
T_8_20_wire_bram/ram/WADDR_6
T_8_18_upADDR_6
T_8_18_wire_bram/ram/WADDR_6
T_8_16_upADDR_6
T_8_16_wire_bram/ram/WADDR_6
T_8_14_upADDR_6
T_8_14_wire_bram/ram/WADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_25_lc_trk_g3_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6
T_8_19_upADDR_6
T_8_19_wire_bram/ram/RADDR_6
T_8_17_upADDR_6
T_8_17_wire_bram/ram/RADDR_6
T_8_15_upADDR_6
T_8_15_wire_bram/ram/RADDR_6
T_8_13_upADDR_6
T_8_13_wire_bram/ram/RADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_26_lc_trk_g2_7
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6
T_8_20_upADDR_6
T_8_20_wire_bram/ram/WADDR_6
T_8_18_upADDR_6
T_8_18_wire_bram/ram/WADDR_6
T_8_16_upADDR_6
T_8_16_wire_bram/ram/WADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_25_lc_trk_g3_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6
T_8_19_upADDR_6
T_8_19_wire_bram/ram/RADDR_6
T_8_17_upADDR_6
T_8_17_wire_bram/ram/RADDR_6
T_8_15_upADDR_6
T_8_15_wire_bram/ram/RADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_26_lc_trk_g2_7
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6
T_8_20_upADDR_6
T_8_20_wire_bram/ram/WADDR_6
T_8_18_upADDR_6
T_8_18_wire_bram/ram/WADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_25_lc_trk_g3_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6
T_8_19_upADDR_6
T_8_19_wire_bram/ram/RADDR_6
T_8_17_upADDR_6
T_8_17_wire_bram/ram/RADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_26_lc_trk_g2_7
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6
T_8_20_upADDR_6
T_8_20_wire_bram/ram/WADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_25_lc_trk_g3_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6
T_8_19_upADDR_6
T_8_19_wire_bram/ram/RADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_26_lc_trk_g2_7
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_25_lc_trk_g3_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_26_lc_trk_g2_7
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_25_lc_trk_g3_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_26_lc_trk_g2_7
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_21_sp12_v_t_23
T_8_25_lc_trk_g3_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6

End 

Net : b2v_inst4.un1_pix_count_int_0_sqmuxa_14
T_6_18_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g2_7
T_7_19_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst4.un1_pix_count_int_0_sqmuxa_0
T_7_19_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_41
T_8_21_sp4_h_l_4
T_9_21_lc_trk_g3_4
T_9_21_wire_logic_cluster/lc_3/in_0

T_7_19_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_41
T_4_17_sp4_h_l_10
T_5_17_lc_trk_g2_2
T_5_17_wire_logic_cluster/lc_6/in_0

T_7_19_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_41
T_4_17_sp4_h_l_10
T_5_17_lc_trk_g2_2
T_5_17_wire_logic_cluster/lc_4/in_0

T_7_19_wire_logic_cluster/lc_6/out
T_8_16_sp4_v_t_37
T_9_20_sp4_h_l_6
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_0/in_0

T_7_19_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_41
T_8_21_sp4_h_l_4
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_0/in_0

T_7_19_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_41
T_4_17_sp4_h_l_10
T_5_17_lc_trk_g2_2
T_5_17_wire_logic_cluster/lc_5/in_1

T_7_19_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_41
T_8_17_sp4_h_l_9
T_10_17_lc_trk_g2_4
T_10_17_wire_logic_cluster/lc_7/in_1

T_7_19_wire_logic_cluster/lc_6/out
T_7_18_sp4_v_t_44
T_4_18_sp4_h_l_9
T_5_18_lc_trk_g3_1
T_5_18_wire_logic_cluster/lc_5/in_3

T_7_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_4
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_6/in_0

T_7_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_4
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_0/in_0

T_7_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_4
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_5/in_1

T_7_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_4
T_5_19_lc_trk_g0_4
T_5_19_input_2_4
T_5_19_wire_logic_cluster/lc_4/in_2

T_7_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_4
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_3/in_3

T_7_19_wire_logic_cluster/lc_6/out
T_7_20_lc_trk_g0_6
T_7_20_wire_logic_cluster/lc_0/in_0

T_7_19_wire_logic_cluster/lc_6/out
T_7_20_lc_trk_g0_6
T_7_20_wire_logic_cluster/lc_2/in_0

T_7_19_wire_logic_cluster/lc_6/out
T_7_20_lc_trk_g0_6
T_7_20_wire_logic_cluster/lc_3/in_1

T_7_19_wire_logic_cluster/lc_6/out
T_7_20_lc_trk_g0_6
T_7_20_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.pix_data_regZ0Z_4
T_10_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_40
T_11_17_sp4_h_l_11
T_15_17_sp4_h_l_11
T_18_17_sp4_v_t_46
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.addr_ram_energia_m0_1
T_15_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_3
T_11_20_sp4_h_l_11
T_10_20_sp4_v_t_46
T_9_24_lc_trk_g2_3
T_9_24_input_2_3
T_9_24_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.N_494_cascade_
T_15_20_wire_logic_cluster/lc_6/ltout
T_15_20_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.un8_dir_mem_1_cry_1
T_11_12_wire_logic_cluster/lc_1/cout
T_11_12_wire_logic_cluster/lc_2/in_3

Net : SYNTHESIZED_WIRE_12_1
T_9_24_wire_logic_cluster/lc_3/out
T_9_23_sp4_v_t_38
T_8_26_lc_trk_g2_6
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1
T_8_18_upADDR_1
T_8_18_wire_bram/ram/WADDR_1
T_8_16_upADDR_1
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_23_sp4_v_t_38
T_8_26_lc_trk_g2_6
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1
T_8_18_upADDR_1
T_8_18_wire_bram/ram/WADDR_1
T_8_16_upADDR_1
T_8_16_wire_bram/ram/WADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_23_sp4_v_t_38
T_8_26_lc_trk_g2_6
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1
T_8_18_upADDR_1
T_8_18_wire_bram/ram/WADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g1_3
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1
T_8_17_upADDR_1
T_8_17_wire_bram/ram/RADDR_1
T_8_15_upADDR_1
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_23_sp4_v_t_38
T_8_26_lc_trk_g2_6
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g1_3
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1
T_8_17_upADDR_1
T_8_17_wire_bram/ram/RADDR_1
T_8_15_upADDR_1
T_8_15_wire_bram/ram/RADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_23_sp4_v_t_38
T_8_26_lc_trk_g2_6
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g1_3
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1
T_8_17_upADDR_1
T_8_17_wire_bram/ram/RADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_23_sp4_v_t_38
T_8_26_lc_trk_g2_6
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g1_3
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_23_sp4_v_t_38
T_8_26_lc_trk_g2_6
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g1_3
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g1_3
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1

T_9_24_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g1_3
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1

End 

Net : b2v_inst.un8_dir_mem_1_cry_1_c_RNI6VOCZ0
T_11_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g1_2
T_12_12_wire_logic_cluster/lc_3/in_0

T_11_12_wire_logic_cluster/lc_2/out
T_11_2_sp12_v_t_23
T_12_14_sp12_h_l_0
T_15_14_lc_trk_g1_0
T_15_14_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.data_a_escribir11_8_and
T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.indiceZ0Z_7
T_15_11_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_19_11_sp12_v_t_23
T_8_23_sp12_h_l_0
T_11_23_sp4_h_l_5
T_10_23_sp4_v_t_40
T_9_24_lc_trk_g3_0
T_9_24_wire_logic_cluster/lc_4/in_3

T_15_11_wire_logic_cluster/lc_4/out
T_13_11_sp4_h_l_5
T_12_11_sp4_v_t_40
T_11_12_lc_trk_g3_0
T_11_12_input_2_7
T_11_12_wire_logic_cluster/lc_7/in_2

T_15_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_8
T_12_11_sp4_h_l_11
T_11_11_sp4_v_t_46
T_10_12_lc_trk_g3_6
T_10_12_wire_logic_cluster/lc_6/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_13_11_sp4_h_l_5
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_13_11_sp4_h_l_5
T_12_11_sp4_v_t_40
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_15_3_sp12_v_t_23
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_6/in_3

T_15_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_10_11_lc_trk_g0_7
T_10_11_wire_logic_cluster/lc_2/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_13_11_sp4_h_l_5
T_12_11_lc_trk_g0_5
T_12_11_wire_logic_cluster/lc_6/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_14_11_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_12_lc_trk_g2_5
T_17_12_input_2_7
T_17_12_wire_logic_cluster/lc_7/in_2

T_15_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_19_11_sp12_v_t_23
T_20_23_sp12_h_l_0
T_24_23_lc_trk_g1_3
T_24_23_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.N_514
T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_16_21_sp4_h_l_2
T_20_21_sp4_h_l_5
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_1/in_1

T_15_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_16_13_sp4_v_t_37
T_16_9_sp4_v_t_38
T_17_9_sp4_h_l_3
T_21_9_sp4_h_l_3
T_24_9_sp4_v_t_38
T_24_12_lc_trk_g0_6
T_24_12_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_16_13_sp4_v_t_37
T_16_9_sp4_v_t_38
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_16_13_sp4_v_t_37
T_16_9_sp4_v_t_38
T_16_10_lc_trk_g3_6
T_16_10_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_4/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_16_21_sp4_h_l_2
T_20_21_sp4_h_l_5
T_23_17_sp4_v_t_40
T_24_17_sp4_h_l_5
T_24_17_lc_trk_g1_0
T_24_17_wire_logic_cluster/lc_4/in_1

T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_16_21_sp4_h_l_2
T_20_21_sp4_h_l_5
T_23_17_sp4_v_t_40
T_24_17_sp4_h_l_5
T_24_17_lc_trk_g1_0
T_24_17_input_2_1
T_24_17_wire_logic_cluster/lc_1/in_2

T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_16_21_sp4_h_l_2
T_19_21_sp4_v_t_42
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_16_13_sp4_v_t_37
T_16_9_sp4_v_t_38
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_0/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_17_21_sp4_h_l_9
T_21_21_sp4_h_l_0
T_24_17_sp4_v_t_43
T_24_18_lc_trk_g3_3
T_24_18_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_17_21_sp4_h_l_9
T_21_21_sp4_h_l_0
T_24_17_sp4_v_t_43
T_24_19_lc_trk_g3_6
T_24_19_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_5/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_16_13_sp4_v_t_37
T_16_9_sp4_v_t_38
T_17_9_sp4_h_l_3
T_21_9_sp4_h_l_3
T_25_9_sp4_h_l_6
T_24_9_lc_trk_g0_6
T_24_9_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_17_21_sp4_h_l_9
T_21_21_sp4_h_l_0
T_24_17_sp4_v_t_43
T_23_20_lc_trk_g3_3
T_23_20_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_16_21_sp4_h_l_2
T_17_21_lc_trk_g2_2
T_17_21_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_17_21_sp4_h_l_9
T_21_21_sp4_h_l_0
T_24_17_sp4_v_t_43
T_24_18_lc_trk_g3_3
T_24_18_wire_logic_cluster/lc_0/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_16_13_sp4_v_t_37
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_17_21_sp4_h_l_9
T_21_21_sp4_h_l_0
T_24_17_sp4_v_t_43
T_24_21_lc_trk_g1_6
T_24_21_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_17_21_sp4_h_l_9
T_21_21_sp4_h_l_0
T_23_21_lc_trk_g2_5
T_23_21_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g2_0
T_16_20_wire_logic_cluster/lc_4/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_17_21_sp4_h_l_9
T_21_21_sp4_h_l_0
T_24_17_sp4_v_t_43
T_24_19_lc_trk_g3_6
T_24_19_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_17_21_sp4_h_l_9
T_21_21_sp4_h_l_0
T_24_17_sp4_v_t_43
T_24_20_lc_trk_g1_3
T_24_20_wire_logic_cluster/lc_1/in_1

T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_12_21_sp4_h_l_8
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_17_21_sp4_h_l_9
T_21_21_sp4_h_l_0
T_23_21_lc_trk_g2_5
T_23_21_wire_logic_cluster/lc_6/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_5
T_17_19_lc_trk_g3_0
T_17_19_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_12_21_sp4_h_l_8
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_6/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_40
T_12_20_sp4_h_l_5
T_11_20_lc_trk_g1_5
T_11_20_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_15_15_sp12_v_t_23
T_16_15_sp12_h_l_0
T_24_15_lc_trk_g0_3
T_24_15_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g2_0
T_16_20_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_0/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.N_484
T_20_21_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_39
T_17_17_sp4_h_l_2
T_13_17_sp4_h_l_5
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_3/in_1

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_22_22_sp4_h_l_6
T_24_22_lc_trk_g2_3
T_24_22_wire_logic_cluster/lc_0/in_3

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_22_22_sp4_h_l_6
T_25_22_sp4_v_t_46
T_24_23_lc_trk_g3_6
T_24_23_wire_logic_cluster/lc_3/in_0

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_22_22_sp4_h_l_6
T_24_22_lc_trk_g2_3
T_24_22_wire_logic_cluster/lc_4/in_1

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_22_22_sp4_h_l_6
T_25_22_sp4_v_t_46
T_24_23_lc_trk_g3_6
T_24_23_wire_logic_cluster/lc_0/in_1

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_22_22_sp4_h_l_6
T_25_22_sp4_v_t_46
T_24_23_lc_trk_g3_6
T_24_23_wire_logic_cluster/lc_4/in_1

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_22_22_sp4_h_l_6
T_24_22_lc_trk_g3_3
T_24_22_wire_logic_cluster/lc_1/in_3

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_22_22_sp4_h_l_6
T_24_22_lc_trk_g2_3
T_24_22_wire_logic_cluster/lc_2/in_3

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_22_22_sp4_h_l_6
T_24_22_lc_trk_g3_3
T_24_22_wire_logic_cluster/lc_7/in_3

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_22_22_sp4_h_l_6
T_24_22_lc_trk_g2_3
T_24_22_wire_logic_cluster/lc_6/in_3

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_22_22_sp4_h_l_6
T_25_22_sp4_v_t_46
T_24_23_lc_trk_g3_6
T_24_23_wire_logic_cluster/lc_6/in_3

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_22_22_sp4_h_l_6
T_25_22_sp4_v_t_46
T_24_23_lc_trk_g3_6
T_24_23_wire_logic_cluster/lc_2/in_3

End 

Net : N_354_i
T_24_23_wire_logic_cluster/lc_6/out
T_25_24_lc_trk_g3_6
T_25_24_input0_1
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6

T_24_23_wire_logic_cluster/lc_6/out
T_25_23_lc_trk_g1_6
T_25_23_input0_1
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6

T_24_23_wire_logic_cluster/lc_6/out
T_25_24_lc_trk_g3_6
T_25_24_input0_1
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6

T_24_23_wire_logic_cluster/lc_6/out
T_25_23_lc_trk_g1_6
T_25_23_input0_1
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6

T_24_23_wire_logic_cluster/lc_6/out
T_25_24_lc_trk_g3_6
T_25_24_input0_1
T_25_24_wire_bram/ram/WADDR_6

T_24_23_wire_logic_cluster/lc_6/out
T_25_23_lc_trk_g1_6
T_25_23_input0_1
T_25_23_wire_bram/ram/RADDR_6

End 

Net : N_443_i
T_24_23_wire_logic_cluster/lc_2/out
T_25_24_lc_trk_g3_2
T_25_24_input2_7
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8

T_24_23_wire_logic_cluster/lc_2/out
T_25_23_lc_trk_g1_2
T_25_23_input2_7
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8

T_24_23_wire_logic_cluster/lc_2/out
T_25_24_lc_trk_g3_2
T_25_24_input2_7
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8

T_24_23_wire_logic_cluster/lc_2/out
T_25_23_lc_trk_g1_2
T_25_23_input2_7
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8

T_24_23_wire_logic_cluster/lc_2/out
T_25_24_lc_trk_g3_2
T_25_24_input2_7
T_25_24_wire_bram/ram/WADDR_8

T_24_23_wire_logic_cluster/lc_2/out
T_25_23_lc_trk_g1_2
T_25_23_input2_7
T_25_23_wire_bram/ram/RADDR_8

End 

Net : N_359_i
T_24_23_wire_logic_cluster/lc_4/out
T_25_24_lc_trk_g2_4
T_25_24_input0_6
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1

T_24_23_wire_logic_cluster/lc_4/out
T_25_23_lc_trk_g0_4
T_25_23_input0_6
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1

T_24_23_wire_logic_cluster/lc_4/out
T_25_24_lc_trk_g2_4
T_25_24_input0_6
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1

T_24_23_wire_logic_cluster/lc_4/out
T_25_23_lc_trk_g0_4
T_25_23_input0_6
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1

T_24_23_wire_logic_cluster/lc_4/out
T_25_24_lc_trk_g2_4
T_25_24_input0_6
T_25_24_wire_bram/ram/WADDR_1

T_24_23_wire_logic_cluster/lc_4/out
T_25_23_lc_trk_g0_4
T_25_23_input0_6
T_25_23_wire_bram/ram/RADDR_1

End 

Net : N_360_i
T_24_23_wire_logic_cluster/lc_0/out
T_25_24_lc_trk_g3_0
T_25_24_input0_7
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0

T_24_23_wire_logic_cluster/lc_0/out
T_25_23_lc_trk_g1_0
T_25_23_input0_7
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0

T_24_23_wire_logic_cluster/lc_0/out
T_25_24_lc_trk_g3_0
T_25_24_input0_7
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0

T_24_23_wire_logic_cluster/lc_0/out
T_25_23_lc_trk_g1_0
T_25_23_input0_7
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0

T_24_23_wire_logic_cluster/lc_0/out
T_25_24_lc_trk_g3_0
T_25_24_input0_7
T_25_24_wire_bram/ram/WADDR_0

T_24_23_wire_logic_cluster/lc_0/out
T_25_23_lc_trk_g1_0
T_25_23_input0_7
T_25_23_wire_bram/ram/RADDR_0

End 

Net : b2v_inst.valor_max_final41
T_21_17_wire_logic_cluster/lc_2/cout
T_21_17_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.addr_ram_iv_i_0_1_3
T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_4/in_0

End 

Net : N_353_i
T_24_23_wire_logic_cluster/lc_3/out
T_25_24_lc_trk_g3_3
T_25_24_input0_0
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7

T_24_23_wire_logic_cluster/lc_3/out
T_25_23_lc_trk_g1_3
T_25_23_input0_0
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7

T_24_23_wire_logic_cluster/lc_3/out
T_25_24_lc_trk_g3_3
T_25_24_input0_0
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7

T_24_23_wire_logic_cluster/lc_3/out
T_25_23_lc_trk_g1_3
T_25_23_input0_0
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7

T_24_23_wire_logic_cluster/lc_3/out
T_25_24_lc_trk_g3_3
T_25_24_input0_0
T_25_24_wire_bram/ram/WADDR_7

T_24_23_wire_logic_cluster/lc_3/out
T_25_23_lc_trk_g1_3
T_25_23_input0_0
T_25_23_wire_bram/ram/RADDR_7

End 

Net : N_459_i
T_12_21_wire_logic_cluster/lc_7/out
T_10_21_sp4_h_l_11
T_9_21_sp4_v_t_40
T_8_22_lc_trk_g3_0
T_8_22_wire_bram/ram/WDATA_3

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_7_c_RNIN84CZ0
T_18_21_wire_logic_cluster/lc_0/out
T_17_21_sp4_h_l_8
T_13_21_sp4_h_l_11
T_12_21_lc_trk_g1_3
T_12_21_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_14_15_0_
T_18_21_wire_logic_cluster/carry_in_mux/cout
T_18_21_wire_logic_cluster/lc_0/in_3

Net : b2v_inst.stateZ0Z_9
T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_36
T_14_16_sp4_h_l_1
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_36
T_14_16_sp4_h_l_1
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_4_19_sp12_h_l_0
T_16_19_sp12_h_l_0
T_19_19_sp4_h_l_5
T_22_19_sp4_v_t_47
T_22_21_lc_trk_g3_2
T_22_21_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_4_19_sp12_h_l_0
T_16_19_sp12_h_l_0
T_21_19_sp4_h_l_7
T_24_19_sp4_v_t_37
T_24_20_lc_trk_g2_5
T_24_20_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_4_19_sp12_h_l_0
T_16_19_sp12_h_l_0
T_23_19_lc_trk_g0_0
T_23_19_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_6/out
T_4_19_sp12_h_l_0
T_16_19_sp12_h_l_0
T_23_19_lc_trk_g0_0
T_23_19_wire_logic_cluster/lc_3/in_1

T_13_19_wire_logic_cluster/lc_6/out
T_4_19_sp12_h_l_0
T_16_19_sp12_h_l_0
T_23_19_lc_trk_g0_0
T_23_19_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_44
T_14_18_sp4_h_l_2
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_36
T_14_16_sp4_h_l_1
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.N_481
T_13_19_wire_logic_cluster/lc_5/out
T_14_17_sp4_v_t_38
T_15_21_sp4_h_l_9
T_19_21_sp4_h_l_5
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_sp12_h_l_1
T_21_19_sp4_h_l_8
T_24_19_sp4_v_t_45
T_23_22_lc_trk_g3_5
T_23_22_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_sp12_h_l_1
T_19_19_lc_trk_g1_6
T_19_19_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.N_489
T_15_15_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g0_0
T_15_14_wire_logic_cluster/lc_2/in_0

T_15_15_wire_logic_cluster/lc_0/out
T_15_15_sp4_h_l_5
T_14_15_lc_trk_g0_5
T_14_15_wire_logic_cluster/lc_3/in_0

T_15_15_wire_logic_cluster/lc_0/out
T_15_15_sp4_h_l_5
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g2_0
T_15_15_wire_logic_cluster/lc_3/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_3/in_0

T_15_15_wire_logic_cluster/lc_0/out
T_15_15_sp4_h_l_5
T_14_15_lc_trk_g0_5
T_14_15_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_4/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_15_15_sp4_h_l_5
T_14_15_sp4_v_t_40
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_0/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_44
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_44
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_3/in_0

T_15_15_wire_logic_cluster/lc_0/out
T_15_15_sp4_h_l_5
T_14_15_sp4_v_t_40
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_5/in_1

T_15_15_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_44
T_15_15_lc_trk_g2_1
T_15_15_input_2_7
T_15_15_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.stateZ0Z_23
T_16_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_20_13_sp4_v_t_46
T_20_9_sp4_v_t_39
T_19_11_lc_trk_g0_2
T_19_11_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_20_13_sp4_v_t_46
T_21_13_sp4_h_l_11
T_20_13_lc_trk_g1_3
T_20_13_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_21_13_sp4_h_l_2
T_24_13_sp4_v_t_39
T_23_15_lc_trk_g0_2
T_23_15_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_21_13_sp4_h_l_2
T_24_13_sp4_v_t_39
T_23_15_lc_trk_g0_2
T_23_15_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_21_13_sp4_h_l_2
T_24_13_sp4_v_t_39
T_23_15_lc_trk_g0_2
T_23_15_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_21_13_sp4_h_l_6
T_24_13_sp4_v_t_43
T_24_14_lc_trk_g3_3
T_24_14_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_20_9_sp4_v_t_43
T_20_10_lc_trk_g3_3
T_20_10_wire_logic_cluster/lc_5/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_19_13_lc_trk_g3_3
T_19_13_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_19_13_lc_trk_g3_3
T_19_13_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_19_13_lc_trk_g3_3
T_19_13_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.addr_ram_iv_i_0_9
T_16_15_wire_logic_cluster/lc_4/out
T_17_15_sp4_h_l_8
T_21_15_sp4_h_l_4
T_24_15_sp4_v_t_41
T_24_16_lc_trk_g3_1
T_24_16_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst.addr_ram_iv_i_0_0_1
T_15_14_wire_logic_cluster/lc_2/out
T_15_14_sp4_h_l_9
T_19_14_sp4_h_l_9
T_22_14_sp4_v_t_44
T_23_18_sp4_h_l_3
T_24_18_lc_trk_g2_3
T_24_18_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.indice_RNIJFHBZ0Z_0
T_12_11_wire_logic_cluster/lc_0/out
T_12_11_sp4_h_l_5
T_11_11_sp4_v_t_40
T_11_14_lc_trk_g0_0
T_11_14_input_2_6
T_11_14_wire_logic_cluster/lc_6/in_2

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_sp4_h_l_5
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.stateZ0Z_27
T_13_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_1/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_2
T_17_15_sp4_v_t_42
T_16_16_lc_trk_g3_2
T_16_16_input_2_1
T_16_16_wire_logic_cluster/lc_1/in_2

T_13_15_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g0_1
T_13_16_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp12_v_t_22
T_14_12_sp12_h_l_1
T_24_12_sp4_h_l_10
T_23_12_sp4_v_t_41
T_23_16_sp4_v_t_42
T_23_17_lc_trk_g2_2
T_23_17_wire_logic_cluster/lc_4/cen

T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp12_v_t_22
T_14_12_sp12_h_l_1
T_24_12_sp4_h_l_10
T_23_12_sp4_v_t_41
T_23_16_sp4_v_t_42
T_23_17_lc_trk_g2_2
T_23_17_wire_logic_cluster/lc_4/cen

T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp12_v_t_22
T_14_12_sp12_h_l_1
T_20_12_sp4_h_l_6
T_19_8_sp4_v_t_46
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp12_v_t_22
T_14_12_sp12_h_l_1
T_20_12_sp4_h_l_6
T_19_8_sp4_v_t_46
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_2
T_17_15_sp4_v_t_42
T_18_15_sp4_h_l_7
T_21_11_sp4_v_t_42
T_22_11_sp4_h_l_7
T_22_11_lc_trk_g0_2
T_22_11_wire_logic_cluster/lc_4/cen

T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp12_v_t_22
T_14_12_sp12_h_l_1
T_24_12_sp4_h_l_10
T_23_12_lc_trk_g0_2
T_23_12_wire_logic_cluster/lc_3/cen

T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp12_v_t_22
T_14_12_sp12_h_l_1
T_24_12_sp4_h_l_10
T_23_12_lc_trk_g0_2
T_23_12_wire_logic_cluster/lc_3/cen

T_13_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_2
T_17_15_sp4_v_t_42
T_18_15_sp4_h_l_7
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_2
T_17_15_sp4_v_t_42
T_18_15_sp4_h_l_7
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_2
T_17_15_sp4_v_t_42
T_18_15_sp4_h_l_7
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_2
T_18_15_sp4_h_l_10
T_21_15_sp4_v_t_38
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_3/cen

T_13_15_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_43
T_15_16_sp4_h_l_6
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.N_450_i_1
T_14_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_7
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_4/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_2
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_7
T_16_15_lc_trk_g2_2
T_16_15_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_3/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_2/in_3

T_14_15_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_46
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_46
T_15_17_lc_trk_g0_3
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

T_14_15_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_46
T_14_17_lc_trk_g2_3
T_14_17_wire_logic_cluster/lc_0/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_7
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst.dir_energiaZ0Z_4
T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_0
T_16_20_sp4_v_t_40
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_18_20_sp4_v_t_36
T_17_22_lc_trk_g0_1
T_17_22_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_0
T_17_20_sp4_h_l_0
T_21_20_sp4_h_l_0
T_24_20_sp4_v_t_40
T_24_22_lc_trk_g3_5
T_24_22_input_2_2
T_24_22_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.stateZ0Z_10
T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_14_18_sp4_v_t_41
T_15_18_sp4_h_l_9
T_19_18_sp4_h_l_0
T_21_18_lc_trk_g3_5
T_21_18_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g1_4
T_13_20_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g1_4
T_13_20_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_4/out
T_14_19_sp4_h_l_8
T_16_19_lc_trk_g3_5
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst.addr_ram_iv_i_0_10
T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_18_15_sp4_h_l_2
T_22_15_sp4_h_l_2
T_25_15_sp4_v_t_39
T_24_17_lc_trk_g0_2
T_24_17_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.addr_ram_iv_i_1_5
T_14_15_wire_logic_cluster/lc_5/out
T_13_15_sp4_h_l_2
T_17_15_sp4_h_l_2
T_21_15_sp4_h_l_10
T_24_15_sp4_v_t_38
T_24_16_lc_trk_g3_6
T_24_16_input_2_1
T_24_16_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.addr_ram_iv_i_0_8
T_15_15_wire_logic_cluster/lc_3/out
T_15_12_sp4_v_t_46
T_16_16_sp4_h_l_5
T_20_16_sp4_h_l_1
T_24_16_sp4_h_l_4
T_24_16_lc_trk_g1_1
T_24_16_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.un8_dir_mem_1_cry_0
T_11_12_wire_logic_cluster/lc_0/cout
T_11_12_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.dir_memZ0Z_8
T_16_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_7
T_15_17_sp4_v_t_42
T_15_13_sp4_v_t_38
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst.un8_dir_mem_1_cry_0_c_RNI4SNCZ0
T_11_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g0_1
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

T_11_12_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_47
T_12_14_sp4_h_l_4
T_16_14_sp4_h_l_4
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_3/in_0

T_11_12_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_47
T_12_14_sp4_h_l_4
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.un1_cuenta_pixel_cry_7
T_7_16_wire_logic_cluster/lc_6/cout
T_7_16_wire_logic_cluster/lc_7/in_3

Net : b2v_inst.un1_cuenta_pixel_cry_7_c_RNIKR3IZ0
T_7_16_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_43
T_8_18_sp4_h_l_6
T_10_18_lc_trk_g3_3
T_10_18_input_2_4
T_10_18_wire_logic_cluster/lc_4/in_2

T_7_16_wire_logic_cluster/lc_7/out
T_8_13_sp4_v_t_39
T_7_14_lc_trk_g2_7
T_7_14_input_2_3
T_7_14_wire_logic_cluster/lc_3/in_2

T_7_16_wire_logic_cluster/lc_7/out
T_6_16_lc_trk_g3_7
T_6_16_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.stateZ0Z_24
T_14_16_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_44
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_8_sp12_v_t_23
T_15_20_sp12_h_l_0
T_20_20_sp4_h_l_7
T_22_20_lc_trk_g2_2
T_22_20_wire_logic_cluster/lc_1/cen

T_14_16_wire_logic_cluster/lc_4/out
T_14_8_sp12_v_t_23
T_15_20_sp12_h_l_0
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_14_16_wire_logic_cluster/lc_4/out
T_14_8_sp12_v_t_23
T_15_20_sp12_h_l_0
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_14_16_wire_logic_cluster/lc_4/out
T_14_8_sp12_v_t_23
T_15_20_sp12_h_l_0
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_14_16_wire_logic_cluster/lc_4/out
T_14_8_sp12_v_t_23
T_15_20_sp12_h_l_0
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_14_16_wire_logic_cluster/lc_4/out
T_14_8_sp12_v_t_23
T_15_20_sp12_h_l_0
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_14_16_wire_logic_cluster/lc_4/out
T_14_8_sp12_v_t_23
T_15_20_sp12_h_l_0
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_14_16_wire_logic_cluster/lc_4/out
T_12_16_sp4_h_l_5
T_11_12_sp4_v_t_47
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_4/cen

T_14_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_8
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.addr_ram_iv_i_1_6
T_14_15_wire_logic_cluster/lc_0/out
T_14_12_sp4_v_t_40
T_15_16_sp4_h_l_11
T_19_16_sp4_h_l_2
T_23_16_sp4_h_l_10
T_24_16_lc_trk_g2_2
T_24_16_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst.stateZ0Z_28
T_13_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_input_2_3
T_13_16_wire_logic_cluster/lc_3/in_2

T_13_15_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_42
T_14_14_sp4_h_l_0
T_17_10_sp4_v_t_43
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_42
T_14_18_sp4_h_l_1
T_17_18_sp4_v_t_43
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_3/cen

T_13_15_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_42
T_14_18_sp4_h_l_1
T_17_18_sp4_v_t_43
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_3/cen

T_13_15_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_42
T_14_18_sp4_h_l_1
T_17_18_sp4_v_t_43
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_3/cen

T_13_15_wire_logic_cluster/lc_5/out
T_13_11_sp4_v_t_47
T_13_15_sp4_v_t_43
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_3/cen

T_13_15_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_42
T_14_14_sp4_h_l_7
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_1/cen

T_13_15_wire_logic_cluster/lc_5/out
T_13_13_sp4_v_t_39
T_14_17_sp4_h_l_2
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_5/out
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_13_15_wire_logic_cluster/lc_5/out
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_13_15_wire_logic_cluster/lc_5/out
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_13_15_wire_logic_cluster/lc_5/out
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst.addr_ram_iv_i_0_5
T_17_15_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_44
T_18_16_sp4_h_l_9
T_22_16_sp4_h_l_0
T_24_16_lc_trk_g3_5
T_24_16_wire_logic_cluster/lc_1/in_1

End 

Net : indice_RNIDP233_2
T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_18_lc_trk_g1_4
T_25_18_input0_5
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2
T_25_10_upADDR_2
T_25_10_wire_bram/ram/WADDR_2
T_25_8_upADDR_2
T_25_8_wire_bram/ram/WADDR_2

T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_17_lc_trk_g2_1
T_25_17_input0_5
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2
T_25_9_upADDR_2
T_25_9_wire_bram/ram/RADDR_2
T_25_7_upADDR_2
T_25_7_wire_bram/ram/RADDR_2

T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_18_lc_trk_g1_4
T_25_18_input0_5
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2
T_25_10_upADDR_2
T_25_10_wire_bram/ram/WADDR_2

T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_17_lc_trk_g2_1
T_25_17_input0_5
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2
T_25_9_upADDR_2
T_25_9_wire_bram/ram/RADDR_2

T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_18_lc_trk_g1_4
T_25_18_input0_5
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2

T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_17_lc_trk_g2_1
T_25_17_input0_5
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2

T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_18_lc_trk_g1_4
T_25_18_input0_5
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2

T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_17_lc_trk_g2_1
T_25_17_input0_5
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2

T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_18_lc_trk_g1_4
T_25_18_input0_5
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2

T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_17_lc_trk_g2_1
T_25_17_input0_5
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2

T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_18_lc_trk_g1_4
T_25_18_input0_5
T_25_18_wire_bram/ram/WADDR_2

T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_25_17_lc_trk_g2_1
T_25_17_input0_5
T_25_17_wire_bram/ram/RADDR_2

End 

Net : b2v_inst.cuenta_pixel_RNIT0FMZ0Z_1
T_7_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_7
T_11_15_sp4_h_l_3
T_10_15_sp4_v_t_38
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_7
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.dir_energiaZ0Z_10
T_14_20_wire_logic_cluster/lc_2/out
T_14_20_sp4_h_l_9
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_5/in_3

T_14_20_wire_logic_cluster/lc_2/out
T_14_10_sp12_v_t_23
T_15_22_sp12_h_l_0
T_24_22_lc_trk_g1_4
T_24_22_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_2/out
T_14_20_sp4_h_l_9
T_17_20_sp4_v_t_39
T_17_23_lc_trk_g0_7
T_17_23_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.addr_ram_iv_i_0_2
T_16_15_wire_logic_cluster/lc_3/out
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_6
T_24_15_sp4_v_t_43
T_24_19_lc_trk_g0_6
T_24_19_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.addr_ram_iv_i_1_9
T_16_14_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_40
T_18_16_sp4_h_l_11
T_22_16_sp4_h_l_11
T_24_16_lc_trk_g2_6
T_24_16_input_2_6
T_24_16_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst4.un1_pix_count_int_0_sqmuxa_6
T_5_20_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_47
T_6_18_sp4_h_l_10
T_6_18_lc_trk_g0_7
T_6_18_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst.un4_pix_count_intlto6_d_1_1_cascade_
T_5_18_wire_logic_cluster/lc_0/ltout
T_5_18_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.state_ns_a3_i_0_1_1
T_21_18_wire_logic_cluster/lc_3/out
T_21_18_sp4_h_l_11
T_17_18_sp4_h_l_11
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.dir_mem_316lto11_0
T_11_14_wire_logic_cluster/lc_3/out
T_12_13_sp4_v_t_39
T_13_17_sp4_h_l_2
T_14_17_lc_trk_g3_2
T_14_17_input_2_3
T_14_17_wire_logic_cluster/lc_3/in_2

T_11_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/in_1

T_11_14_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g1_3
T_12_14_input_2_2
T_12_14_wire_logic_cluster/lc_2/in_2

T_11_14_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g1_3
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

T_11_14_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g3_3
T_12_13_input_2_6
T_12_13_wire_logic_cluster/lc_6/in_2

T_11_14_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g2_3
T_12_13_input_2_7
T_12_13_wire_logic_cluster/lc_7/in_2

T_11_14_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.un1_indice_cry_10_THRU_CO
T_10_13_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_3/in_1

T_10_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_9
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_1/in_1

T_10_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_9
T_12_13_lc_trk_g2_4
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.un1_indice_cry_10
T_10_13_wire_logic_cluster/lc_1/cout
T_10_13_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.addr_ram_iv_i_1_4
T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_1/in_0

End 

Net : N_460_i
T_12_21_wire_logic_cluster/lc_6/out
T_3_21_sp12_h_l_0
T_8_21_lc_trk_g1_4
T_8_21_wire_bram/ram/WDATA_11

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_8
T_18_21_wire_logic_cluster/lc_0/cout
T_18_21_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.un14_data_ram_energia_o_cry_8_c_RNIPB5CZ0
T_18_21_wire_logic_cluster/lc_1/out
T_17_21_sp4_h_l_10
T_13_21_sp4_h_l_10
T_12_21_lc_trk_g1_2
T_12_21_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.state_ns_0_i_o2_7_23
T_13_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.dir_energiaZ0Z_9
T_14_21_wire_logic_cluster/lc_5/out
T_14_20_sp4_v_t_42
T_11_20_sp4_h_l_1
T_13_20_lc_trk_g3_4
T_13_20_input_2_1
T_13_20_wire_logic_cluster/lc_1/in_2

T_14_21_wire_logic_cluster/lc_5/out
T_14_20_sp4_v_t_42
T_11_20_sp4_h_l_1
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_2/in_3

T_14_21_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g2_5
T_13_21_input_2_3
T_13_21_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_5/out
T_14_19_sp4_v_t_39
T_15_23_sp4_h_l_8
T_17_23_lc_trk_g3_5
T_17_23_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_22_21_sp4_h_l_8
T_25_21_sp4_v_t_36
T_24_22_lc_trk_g2_4
T_24_22_input_2_6
T_24_22_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.un1_reg_anterior_0_i_1_0_cascade_
T_20_16_wire_logic_cluster/lc_2/ltout
T_20_16_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.un1_reg_anterior_0_i_1_1_cascade_
T_20_16_wire_logic_cluster/lc_6/ltout
T_20_16_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.data_a_escribir_RNO_0Z0Z_7_cascade_
T_22_18_wire_logic_cluster/lc_5/ltout
T_22_18_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.addr_ram_iv_i_1_10
T_19_15_wire_logic_cluster/lc_7/out
T_19_13_sp4_v_t_43
T_20_17_sp4_h_l_0
T_24_17_sp4_h_l_3
T_24_17_lc_trk_g1_6
T_24_17_input_2_7
T_24_17_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.indiceZ0Z_5
T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_8_12_sp4_h_l_7
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_4/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_11_12_lc_trk_g1_7
T_11_12_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_16_9_sp4_v_t_46
T_16_13_lc_trk_g0_3
T_16_13_wire_logic_cluster/lc_2/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp12_v_t_22
T_15_17_sp4_v_t_36
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_4/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_11_lc_trk_g0_2
T_13_11_wire_logic_cluster/lc_3/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_16_12_sp4_h_l_10
T_19_12_sp4_v_t_47
T_20_16_sp4_h_l_10
T_24_16_sp4_h_l_10
T_24_16_lc_trk_g1_7
T_24_16_wire_logic_cluster/lc_1/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_12_15_lc_trk_g1_4
T_12_15_input_2_5
T_12_15_wire_logic_cluster/lc_5/in_2

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_6
T_10_11_lc_trk_g0_3
T_10_11_wire_logic_cluster/lc_0/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_6
T_12_11_lc_trk_g2_3
T_12_11_wire_logic_cluster/lc_4/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp12_v_t_22
T_16_20_sp12_h_l_1
T_22_20_sp4_h_l_6
T_25_20_sp4_v_t_43
T_24_22_lc_trk_g1_6
T_24_22_wire_logic_cluster/lc_7/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_12_12_sp4_h_l_7
T_16_12_sp4_h_l_10
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_sp4_h_l_7
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_3/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst.dir_energiaZ0Z_2
T_14_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_11
T_16_20_lc_trk_g2_6
T_16_20_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_11
T_17_20_sp4_v_t_41
T_17_22_lc_trk_g3_4
T_17_22_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_11
T_18_20_sp4_h_l_11
T_22_20_sp4_h_l_11
T_25_20_sp4_v_t_41
T_24_22_lc_trk_g0_4
T_24_22_input_2_4
T_24_22_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.cuentaZ0Z_4
T_17_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g3_7
T_16_17_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g0_7
T_17_18_input_2_3
T_17_18_wire_logic_cluster/lc_3/in_2

End 

Net : SYNTHESIZED_WIRE_13_12
T_18_21_wire_logic_cluster/lc_4/out
T_11_21_sp12_h_l_0
T_10_21_sp4_h_l_1
T_9_21_sp4_v_t_36
T_9_25_sp4_v_t_44
T_8_26_lc_trk_g3_4
T_8_26_wire_bram/ram/WDATA_3

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_11
T_18_21_wire_logic_cluster/lc_3/cout
T_18_21_wire_logic_cluster/lc_4/in_3

Net : b2v_inst.addr_ram_energia_m0_6_cascade_
T_14_21_wire_logic_cluster/lc_1/ltout
T_14_21_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.dir_mem_215lt11
T_14_12_wire_logic_cluster/lc_6/out
T_14_12_sp4_h_l_1
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_1/in_0

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_sp4_h_l_1
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_3/in_0

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_sp4_h_l_1
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_2/in_3

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_sp4_h_l_1
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_0/in_3

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_sp4_h_l_1
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_4/in_3

T_14_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_6/in_0

T_14_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_1/in_3

T_14_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_3/in_3

T_14_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_5/in_3

T_14_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.indiceZ0Z_1
T_11_11_wire_logic_cluster/lc_0/out
T_11_11_sp4_h_l_5
T_13_11_lc_trk_g3_0
T_13_11_wire_logic_cluster/lc_0/in_1

T_11_11_wire_logic_cluster/lc_0/out
T_11_11_sp4_h_l_5
T_15_11_sp4_h_l_5
T_18_11_sp4_v_t_40
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g0_0
T_10_12_input_2_0
T_10_12_wire_logic_cluster/lc_0/in_2

T_11_11_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_0/out
T_11_11_sp4_h_l_5
T_10_11_sp4_v_t_40
T_11_15_sp4_h_l_5
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_0/in_1

T_11_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_1/in_0

T_11_11_wire_logic_cluster/lc_0/out
T_11_11_sp4_h_l_5
T_10_11_sp4_v_t_40
T_10_15_sp4_v_t_45
T_10_19_sp4_v_t_45
T_10_23_sp4_v_t_45
T_9_24_lc_trk_g3_5
T_9_24_wire_logic_cluster/lc_3/in_3

T_11_11_wire_logic_cluster/lc_0/out
T_11_11_sp4_h_l_5
T_14_11_sp4_v_t_40
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_0/out
T_11_7_sp12_v_t_23
T_12_19_sp12_h_l_0
T_21_19_sp4_h_l_11
T_24_15_sp4_v_t_46
T_24_18_lc_trk_g0_6
T_24_18_wire_logic_cluster/lc_5/in_3

T_11_11_wire_logic_cluster/lc_0/out
T_11_11_sp4_h_l_5
T_15_11_sp4_h_l_8
T_18_11_sp4_v_t_45
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_0/out
T_11_7_sp12_v_t_23
T_12_19_sp12_h_l_0
T_21_19_sp4_h_l_11
T_24_15_sp4_v_t_46
T_24_19_sp4_v_t_42
T_24_23_lc_trk_g0_7
T_24_23_wire_logic_cluster/lc_4/in_3

T_11_11_wire_logic_cluster/lc_0/out
T_12_9_sp4_v_t_44
T_13_13_sp4_h_l_9
T_16_13_sp4_v_t_39
T_15_14_lc_trk_g2_7
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

T_11_11_wire_logic_cluster/lc_0/out
T_12_9_sp4_v_t_44
T_13_13_sp4_h_l_9
T_16_9_sp4_v_t_44
T_15_12_lc_trk_g3_4
T_15_12_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_0/out
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.dir_mem_215lt7
T_13_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g1_6
T_14_12_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.dir_mem_215lt6_0
T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.un8_dir_mem_2_cry_2
T_13_11_wire_logic_cluster/lc_1/cout
T_13_11_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.cuentaZ0Z_3
T_17_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g3_6
T_16_17_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g0_6
T_17_18_input_2_2
T_17_18_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.un8_dir_mem_2_cry_2_c_RNIABMLZ0
T_13_11_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_2/in_1

T_13_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_44
T_14_12_sp4_h_l_9
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_5/in_1

T_13_11_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.indice_4_i_a2_0_7_3_1
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_sp12_h_l_1
T_16_12_lc_trk_g1_2
T_16_12_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst.indiceZ0Z_4
T_14_11_wire_logic_cluster/lc_5/out
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_5/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_12_11_sp4_h_l_7
T_11_11_sp4_v_t_36
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_3/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_11_12_lc_trk_g2_7
T_11_12_wire_logic_cluster/lc_4/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_13_11_sp4_h_l_2
T_16_11_sp4_v_t_42
T_16_15_sp4_v_t_38
T_16_19_sp4_v_t_46
T_16_21_lc_trk_g2_3
T_16_21_wire_logic_cluster/lc_6/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_2/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_4/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_43
T_15_14_sp4_v_t_43
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_1/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_13_11_sp4_h_l_2
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_3/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_10
T_18_11_sp4_v_t_47
T_17_12_lc_trk_g3_7
T_17_12_input_2_4
T_17_12_wire_logic_cluster/lc_4/in_2

T_14_11_wire_logic_cluster/lc_5/out
T_14_11_sp12_h_l_1
T_25_11_sp12_v_t_22
T_25_20_sp4_v_t_36
T_24_22_lc_trk_g0_1
T_24_22_wire_logic_cluster/lc_2/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_43
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_5/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_43
T_15_14_sp4_v_t_44
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst.indiceZ0Z_2
T_11_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_7
T_13_11_lc_trk_g2_2
T_13_11_input_2_0
T_13_11_wire_logic_cluster/lc_0/in_2

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_18_11_sp4_v_t_38
T_18_12_lc_trk_g3_6
T_18_12_wire_logic_cluster/lc_2/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g1_1
T_10_12_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g0_1
T_11_12_wire_logic_cluster/lc_2/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_11_9_sp4_v_t_47
T_11_13_sp4_v_t_47
T_12_17_sp4_h_l_10
T_15_17_sp4_v_t_47
T_15_21_lc_trk_g1_2
T_15_21_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_7
T_10_11_sp4_v_t_42
T_11_15_sp4_h_l_7
T_12_15_lc_trk_g2_7
T_12_15_wire_logic_cluster/lc_2/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g1_1
T_12_11_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_18_11_sp4_v_t_38
T_18_15_sp4_v_t_46
T_19_19_sp4_h_l_11
T_23_19_sp4_h_l_11
T_24_19_lc_trk_g2_3
T_24_19_wire_logic_cluster/lc_4/in_3

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_18_11_sp4_v_t_38
T_17_12_lc_trk_g2_6
T_17_12_input_2_2
T_17_12_wire_logic_cluster/lc_2/in_2

T_11_11_wire_logic_cluster/lc_1/out
T_7_11_sp12_h_l_1
T_18_11_sp12_v_t_22
T_18_18_sp4_v_t_38
T_19_22_sp4_h_l_3
T_23_22_sp4_h_l_6
T_24_22_lc_trk_g3_6
T_24_22_wire_logic_cluster/lc_4/in_3

T_11_11_wire_logic_cluster/lc_1/out
T_11_9_sp4_v_t_47
T_11_13_sp4_v_t_47
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.pix_count_anterior5
T_13_18_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.un1_indice_cry_9_c_RNILAJPZ0
T_10_13_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_1/out
T_10_11_sp4_v_t_47
T_11_11_sp4_h_l_10
T_15_11_sp4_h_l_6
T_16_11_lc_trk_g2_6
T_16_11_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_7
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_1/in_0

T_10_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_7
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.un1_indice_cry_9
T_10_13_wire_logic_cluster/lc_0/cout
T_10_13_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.g1_0_0Z0Z_2
T_11_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g1_5
T_12_20_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.N_8
T_10_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g0_1
T_11_20_input_2_5
T_11_20_wire_logic_cluster/lc_5/in_2

End 

Net : N_121_i
T_24_9_wire_logic_cluster/lc_7/out
T_25_8_lc_trk_g2_7
T_25_8_wire_bram/ram/WDATA_3

End 

Net : b2v_inst.N_828
T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_24_14_sp4_v_t_36
T_24_10_sp4_v_t_41
T_24_6_sp4_v_t_42
T_24_9_lc_trk_g0_2
T_24_9_wire_logic_cluster/lc_7/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_24_14_sp4_v_t_36
T_24_10_sp4_v_t_41
T_24_12_lc_trk_g2_4
T_24_12_wire_logic_cluster/lc_3/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_24_14_sp4_v_t_36
T_24_17_lc_trk_g0_4
T_24_17_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_24_14_sp4_v_t_36
T_24_17_lc_trk_g0_4
T_24_17_input_2_4
T_24_17_wire_logic_cluster/lc_4/in_2

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_25_18_sp4_h_l_4
T_24_18_lc_trk_g0_4
T_24_18_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_23_20_lc_trk_g0_5
T_23_20_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_23_21_lc_trk_g3_1
T_23_21_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_24_19_lc_trk_g2_1
T_24_19_wire_logic_cluster/lc_2/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_0/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_25_18_sp4_h_l_4
T_24_18_lc_trk_g0_4
T_24_18_input_2_0
T_24_18_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_0/out
T_16_8_sp12_v_t_23
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_16_8_sp12_v_t_23
T_16_10_lc_trk_g3_4
T_16_10_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_13_22_sp4_h_l_1
T_12_18_sp4_v_t_43
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_7/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_23_21_lc_trk_g3_1
T_23_21_wire_logic_cluster/lc_6/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_24_21_lc_trk_g1_1
T_24_21_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_16_14_sp4_v_t_41
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_24_14_sp4_v_t_36
T_24_15_lc_trk_g3_4
T_24_15_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_13_22_sp4_h_l_8
T_12_18_sp4_v_t_45
T_11_20_lc_trk_g0_3
T_11_20_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_13_22_sp4_h_l_1
T_12_18_sp4_v_t_43
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_6/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_16_8_sp12_v_t_23
T_16_13_lc_trk_g3_7
T_16_13_input_2_0
T_16_13_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g3_0
T_17_21_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_24_19_lc_trk_g2_1
T_24_19_input_2_7
T_24_19_wire_logic_cluster/lc_7/in_2

T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_24_20_lc_trk_g3_5
T_24_20_wire_logic_cluster/lc_1/in_3

T_16_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g2_0
T_17_19_input_2_2
T_17_19_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.un1_indice_cry_7_c_RNIAFQGZ0
T_10_12_wire_logic_cluster/lc_7/out
T_11_11_sp4_v_t_47
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_0/in_0

T_10_12_wire_logic_cluster/lc_7/out
T_11_11_sp4_v_t_47
T_12_11_sp4_h_l_10
T_16_11_sp4_h_l_10
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_7/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_39
T_12_13_sp4_h_l_8
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.un1_indice_cry_7
T_10_12_wire_logic_cluster/lc_6/cout
T_10_12_wire_logic_cluster/lc_7/in_3

Net : N_118_i
T_24_12_wire_logic_cluster/lc_3/out
T_25_9_sp4_v_t_47
T_25_10_lc_trk_g2_7
T_25_10_wire_bram/ram/WDATA_3

End 

Net : b2v_inst.indiceZ0Z_9
T_15_11_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_46
T_12_12_sp4_h_l_11
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_5/in_0

T_15_11_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_46
T_12_12_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_15_17_sp4_v_t_38
T_12_21_sp4_h_l_3
T_11_21_lc_trk_g1_3
T_11_21_input_2_4
T_11_21_wire_logic_cluster/lc_4/in_2

T_15_11_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_46
T_12_12_sp4_h_l_11
T_11_12_sp4_v_t_40
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_0/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_13_11_sp4_h_l_3
T_13_11_lc_trk_g0_6
T_13_11_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_16_10_sp4_v_t_39
T_17_14_sp4_h_l_8
T_21_14_sp4_h_l_4
T_24_14_sp4_v_t_44
T_24_16_lc_trk_g2_1
T_24_16_wire_logic_cluster/lc_6/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_46
T_12_12_sp4_h_l_11
T_11_12_sp4_v_t_40
T_12_16_sp4_h_l_11
T_12_16_lc_trk_g1_6
T_12_16_input_2_1
T_12_16_wire_logic_cluster/lc_1/in_2

T_15_11_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_5/in_0

T_15_11_wire_logic_cluster/lc_3/out
T_9_11_sp12_h_l_1
T_10_11_lc_trk_g0_5
T_10_11_wire_logic_cluster/lc_4/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_46
T_12_12_sp4_h_l_11
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_0/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_24_22_lc_trk_g1_2
T_24_22_wire_logic_cluster/lc_6/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_18_11_sp4_v_t_41
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst_energia_temp_5
T_13_13_wire_logic_cluster/lc_3/out
T_7_13_sp12_h_l_1
T_18_13_sp12_v_t_22
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_5/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_7_13_sp12_h_l_1
T_18_13_sp12_v_t_22
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.un8_dir_mem_2_cry_1_c_RNI88LLZ0
T_13_11_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_2/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_13_8_sp4_v_t_42
T_14_12_sp4_h_l_7
T_15_12_lc_trk_g3_7
T_15_12_wire_logic_cluster/lc_3/in_1

T_13_11_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst.un8_dir_mem_2_cry_1
T_13_11_wire_logic_cluster/lc_0/cout
T_13_11_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.un1_state_36_0_a2_0_2_1_cascade_
T_7_14_wire_logic_cluster/lc_3/ltout
T_7_14_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.cuentaZ0Z_2
T_17_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g0_5
T_17_18_input_2_1
T_17_18_wire_logic_cluster/lc_1/in_2

End 

Net : N_115_i
T_24_17_wire_logic_cluster/lc_1/out
T_25_14_sp4_v_t_43
T_25_10_sp4_v_t_43
T_25_11_lc_trk_g2_3
T_25_11_wire_bram/ram/WDATA_11

End 

Net : N_110_i
T_24_17_wire_logic_cluster/lc_4/out
T_23_17_sp4_h_l_0
T_26_17_sp4_v_t_40
T_25_18_lc_trk_g3_0
T_25_18_wire_bram/ram/WDATA_3

End 

Net : b2v_inst.indiceZ0Z_3
T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_41
T_12_13_sp4_h_l_10
T_16_13_sp4_h_l_10
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g1_6
T_10_12_wire_logic_cluster/lc_2/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_41
T_12_13_sp4_h_l_10
T_15_13_sp4_v_t_47
T_15_17_sp4_v_t_43
T_15_21_lc_trk_g0_6
T_15_21_wire_logic_cluster/lc_7/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g0_6
T_11_12_wire_logic_cluster/lc_3/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_10_11_sp4_v_t_36
T_11_15_sp4_h_l_1
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_3/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_41
T_12_13_sp4_h_l_10
T_15_13_sp4_v_t_47
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_4/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_2_11_sp12_h_l_0
T_14_11_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_19_sp4_v_t_37
T_24_22_lc_trk_g2_5
T_24_22_wire_logic_cluster/lc_1/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_15_11_sp4_h_l_1
T_18_11_sp4_v_t_43
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_3/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_2/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_41
T_12_13_sp4_h_l_10
T_16_13_sp4_h_l_10
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_5/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_41
T_12_13_sp4_h_l_10
T_12_13_lc_trk_g0_7
T_12_13_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.un8_dir_mem_1_cry_7_c_RNIIHVCZ0
T_11_13_wire_logic_cluster/lc_0/out
T_8_13_sp12_h_l_0
T_14_13_lc_trk_g1_7
T_14_13_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_0/out
T_8_13_sp12_h_l_0
T_14_13_lc_trk_g1_7
T_14_13_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_7_7_0_
T_11_13_wire_logic_cluster/carry_in_mux/cout
T_11_13_wire_logic_cluster/lc_0/in_3

Net : b2v_inst.un1_indice_cry_8_c_RNICIRGZ0
T_10_13_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_0/in_1

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_13_13_sp4_h_l_11
T_16_9_sp4_v_t_40
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_3/in_1

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_13_13_sp4_h_l_11
T_12_13_lc_trk_g0_3
T_12_13_wire_logic_cluster/lc_5/in_0

End 

Net : bfn_6_7_0_
T_10_13_wire_logic_cluster/carry_in_mux/cout
T_10_13_wire_logic_cluster/lc_0/in_3

Net : N_113_i
T_24_18_wire_logic_cluster/lc_1/out
T_25_16_sp4_v_t_46
T_25_12_sp4_v_t_42
T_25_13_lc_trk_g3_2
T_25_13_wire_bram/ram/WDATA_11

End 

Net : b2v_inst.pix_data_regZ0Z_3
T_22_20_wire_logic_cluster/lc_5/out
T_23_20_sp4_h_l_10
T_19_20_sp4_h_l_1
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_3/in_1

End 

Net : SYNTHESIZED_WIRE_4_fast_9
T_10_17_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_40
T_11_16_lc_trk_g2_0
T_11_16_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.addr_ram_iv_i_0_0_7
T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst.dir_mem_2Z0Z_2
T_15_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_10
T_18_12_sp4_h_l_6
T_17_12_sp4_v_t_43
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.dir_mem_3Z0Z_3
T_12_13_wire_logic_cluster/lc_6/out
T_11_13_sp4_h_l_4
T_14_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_15_17_lc_trk_g1_1
T_15_17_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.addr_ram_iv_i_1_2
T_16_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_10
T_21_15_sp4_h_l_1
T_24_15_sp4_v_t_36
T_24_19_lc_trk_g1_1
T_24_19_input_2_4
T_24_19_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.ignorar_ancho_1_RNOZ0Z_1
T_9_15_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.dir_mem_2Z0Z_1
T_15_12_wire_logic_cluster/lc_2/out
T_15_9_sp4_v_t_44
T_15_13_sp4_v_t_44
T_15_14_lc_trk_g2_4
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.un8_dir_mem_1_cry_8_c_RNIKK0DZ0
T_11_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_2
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_2
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.un8_dir_mem_1_cry_8
T_11_13_wire_logic_cluster/lc_0/cout
T_11_13_wire_logic_cluster/lc_1/in_3

Net : SYNTHESIZED_WIRE_13_13
T_18_21_wire_logic_cluster/lc_5/out
T_10_21_sp12_h_l_1
T_10_21_sp4_h_l_0
T_9_21_sp4_v_t_37
T_8_25_lc_trk_g1_0
T_8_25_wire_bram/ram/WDATA_11

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_12
T_18_21_wire_logic_cluster/lc_4/cout
T_18_21_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst4.un1_pix_count_int_cry_9
T_9_20_wire_logic_cluster/lc_1/cout
T_9_20_wire_logic_cluster/lc_2/in_3

Net : b2v_inst4.pix_count_int_0_sqmuxa
T_10_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g3_3
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g2_3
T_9_19_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_10_19_sp12_v_t_22
T_11_19_sp12_h_l_1
T_21_19_sp4_h_l_10
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_3/out
T_10_19_sp12_v_t_22
T_11_19_sp12_h_l_1
T_21_19_sp4_h_l_10
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_3/out
T_10_19_sp12_v_t_22
T_11_19_sp12_h_l_1
T_21_19_sp4_h_l_10
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_3/out
T_10_19_sp12_v_t_22
T_11_19_sp12_h_l_1
T_21_19_sp4_h_l_10
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_3/out
T_10_19_sp12_v_t_22
T_11_19_sp12_h_l_1
T_21_19_sp4_h_l_10
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_3/out
T_11_20_sp4_h_l_6
T_15_20_sp4_h_l_6
T_19_20_sp4_h_l_6
T_22_20_sp4_v_t_43
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_3/cen

T_10_20_wire_logic_cluster/lc_3/out
T_11_20_sp4_h_l_6
T_15_20_sp4_h_l_6
T_19_20_sp4_h_l_2
T_20_20_lc_trk_g2_2
T_20_20_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_3/out
T_11_20_sp4_h_l_6
T_15_20_sp4_h_l_6
T_19_20_sp4_h_l_2
T_20_20_lc_trk_g2_2
T_20_20_wire_logic_cluster/lc_0/cen

End 

Net : b2v_inst4.un1_pix_count_int_cry_9_c_RNIB86JZ0
T_9_20_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.addr_ram_iv_i_0_0
T_15_17_wire_logic_cluster/lc_2/out
T_16_17_sp4_h_l_4
T_20_17_sp4_h_l_4
T_24_17_sp4_h_l_4
T_24_17_lc_trk_g1_1
T_24_17_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst4.stateZ0Z_0
T_7_20_wire_logic_cluster/lc_6/out
T_6_20_sp12_h_l_0
T_10_20_lc_trk_g0_3
T_10_20_wire_logic_cluster/lc_3/in_0

T_7_20_wire_logic_cluster/lc_6/out
T_6_20_sp12_h_l_0
T_5_20_lc_trk_g1_0
T_5_20_wire_logic_cluster/lc_1/in_0

T_7_20_wire_logic_cluster/lc_6/out
T_7_20_lc_trk_g3_6
T_7_20_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.addr_ram_iv_i_0_6
T_15_15_wire_logic_cluster/lc_1/out
T_15_4_sp12_v_t_22
T_16_16_sp12_h_l_1
T_24_16_lc_trk_g0_2
T_24_16_input_2_0
T_24_16_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.dir_memZ0Z_6
T_16_21_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_45
T_16_15_sp4_v_t_46
T_13_15_sp4_h_l_11
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.cuentaZ0Z_6
T_17_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_47
T_17_16_sp4_v_t_36
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_0/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_47
T_17_16_sp4_v_t_36
T_17_18_lc_trk_g3_1
T_17_18_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.dir_mem_3Z0Z_6
T_12_14_wire_logic_cluster/lc_4/out
T_11_14_sp4_h_l_0
T_14_14_sp4_v_t_40
T_14_15_lc_trk_g2_0
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.addr_ram_iv_i_0_4_cascade_
T_14_17_wire_logic_cluster/lc_0/ltout
T_14_17_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.data_a_escribir_RNO_2Z0Z_1_cascade_
T_20_16_wire_logic_cluster/lc_5/ltout
T_20_16_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.data_a_escribir_RNO_2Z0Z_0_cascade_
T_20_16_wire_logic_cluster/lc_1/ltout
T_20_16_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.dir_mem_2Z0Z_8
T_16_12_wire_logic_cluster/lc_3/out
T_16_12_sp4_h_l_11
T_15_12_sp4_v_t_40
T_15_15_lc_trk_g1_0
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.dir_mem_115lt11_cascade_
T_14_13_wire_logic_cluster/lc_0/ltout
T_14_13_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.dir_mem_316lto7
T_10_12_wire_logic_cluster/lc_6/out
T_11_11_sp4_v_t_45
T_11_14_lc_trk_g1_5
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_10_12_wire_logic_cluster/lc_6/out
T_11_11_sp4_v_t_45
T_12_11_sp4_h_l_8
T_16_11_sp4_h_l_11
T_15_11_lc_trk_g0_3
T_15_11_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_36
T_11_13_sp4_h_l_7
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst4.un1_pix_count_int_cry_11
T_9_20_wire_logic_cluster/lc_3/cout
T_9_20_wire_logic_cluster/lc_4/in_3

Net : b2v_inst.stateZ0Z_29
T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_11_18_sp4_h_l_7
T_7_18_sp4_h_l_7
T_9_18_lc_trk_g3_2
T_9_18_wire_logic_cluster/lc_5/in_0

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_11_18_sp4_h_l_7
T_12_18_lc_trk_g3_7
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_11_18_sp4_h_l_7
T_7_18_sp4_h_l_7
T_9_18_lc_trk_g3_2
T_9_18_wire_logic_cluster/lc_7/in_0

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_11_18_sp4_h_l_7
T_10_14_sp4_v_t_42
T_9_16_lc_trk_g0_7
T_9_16_wire_logic_cluster/lc_1/in_0

T_14_19_wire_logic_cluster/lc_5/out
T_13_19_sp4_h_l_2
T_17_19_sp4_h_l_5
T_20_19_sp4_v_t_47
T_20_20_lc_trk_g3_7
T_20_20_wire_logic_cluster/lc_3/in_3

T_14_19_wire_logic_cluster/lc_5/out
T_14_17_sp4_v_t_39
T_11_21_sp4_h_l_7
T_11_21_lc_trk_g1_2
T_11_21_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_11_18_sp4_h_l_7
T_10_18_lc_trk_g0_7
T_10_18_wire_logic_cluster/lc_7/in_0

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_11_18_sp4_h_l_7
T_10_14_sp4_v_t_37
T_10_16_lc_trk_g3_0
T_10_16_wire_logic_cluster/lc_4/in_1

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_15_18_sp4_h_l_7
T_19_18_sp4_h_l_3
T_21_18_lc_trk_g2_6
T_21_18_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_15_18_sp4_h_l_7
T_19_18_sp4_h_l_3
T_21_18_lc_trk_g2_6
T_21_18_wire_logic_cluster/lc_2/in_0

T_14_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_11_18_sp4_h_l_7
T_10_18_lc_trk_g0_7
T_10_18_wire_logic_cluster/lc_1/in_0

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_7/in_0

T_14_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_42
T_11_18_sp4_h_l_7
T_10_18_lc_trk_g0_7
T_10_18_wire_logic_cluster/lc_2/in_3

T_14_19_wire_logic_cluster/lc_5/out
T_6_19_sp12_h_l_1
T_10_19_lc_trk_g1_2
T_10_19_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_5/out
T_14_15_sp4_v_t_47
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_4/in_1

T_14_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst4.un1_pix_count_int_cry_11_c_RNIMPVJZ0
T_9_20_wire_logic_cluster/lc_4/out
T_7_20_sp4_h_l_5
T_7_20_lc_trk_g1_0
T_7_20_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_7_20_sp4_h_l_5
T_7_20_lc_trk_g1_0
T_7_20_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.un1_indice_cry_6
T_10_12_wire_logic_cluster/lc_5/cout
T_10_12_wire_logic_cluster/lc_6/in_3

Net : b2v_inst.dir_mem_3Z0Z_1
T_12_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_9
T_16_14_sp4_h_l_5
T_15_14_lc_trk_g0_5
T_15_14_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.N_4_i_i_a6_1
T_9_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_2
T_7_18_lc_trk_g1_2
T_7_18_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst4.un1_pix_count_int_cry_10_c_RNIKMUJZ0
T_9_20_wire_logic_cluster/lc_3/out
T_9_19_sp4_v_t_38
T_6_19_sp4_h_l_3
T_5_19_lc_trk_g0_3
T_5_19_wire_logic_cluster/lc_6/in_3

T_9_20_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_42
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.dir_mem_3Z0Z_9
T_12_13_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_42
T_13_12_sp4_h_l_0
T_16_12_sp4_v_t_37
T_16_14_lc_trk_g2_0
T_16_14_input_2_6
T_16_14_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst4.un1_pix_count_int_cry_10
T_9_20_wire_logic_cluster/lc_2/cout
T_9_20_wire_logic_cluster/lc_3/in_3

Net : b2v_inst.un13_pix_count_int_li_0
T_20_20_wire_logic_cluster/lc_2/out
T_18_20_sp4_h_l_1
T_14_20_sp4_h_l_4
T_13_16_sp4_v_t_44
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_4/in_1

T_20_20_wire_logic_cluster/lc_2/out
T_18_20_sp4_h_l_1
T_17_16_sp4_v_t_43
T_14_16_sp4_h_l_6
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_4/in_0

End 

Net : SYNTHESIZED_WIRE_5_5
T_21_21_wire_logic_cluster/lc_7/out
T_21_20_lc_trk_g1_7
T_21_20_wire_logic_cluster/lc_7/in_3

T_21_21_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_46
T_18_20_sp4_h_l_5
T_19_20_lc_trk_g2_5
T_19_20_wire_logic_cluster/lc_4/in_3

End 

Net : SYNTHESIZED_WIRE_5_7
T_20_19_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g2_3
T_21_20_wire_logic_cluster/lc_7/in_0

T_20_19_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst.dir_mem_3Z0Z_5
T_12_13_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_42
T_14_15_sp4_h_l_1
T_14_15_lc_trk_g1_4
T_14_15_input_2_5
T_14_15_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.un12_pix_count_intlto7_N_3LZ0Z3
T_21_20_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g2_7
T_20_20_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst_un4_pix_count_intlto12_0_cascade_
T_11_19_wire_logic_cluster/lc_6/ltout
T_11_19_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.g1_0_a4Z0Z_0
T_11_19_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g2_7
T_12_20_input_2_1
T_12_20_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.indice_4_i_a2_0_7_2_1
T_16_13_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g0_2
T_16_12_wire_logic_cluster/lc_7/in_1

End 

Net : SYNTHESIZED_WIRE_5_6
T_20_19_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g2_2
T_21_20_wire_logic_cluster/lc_7/in_1

T_20_19_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_2/in_1

T_20_19_wire_logic_cluster/lc_2/out
T_19_20_lc_trk_g1_2
T_19_20_wire_logic_cluster/lc_6/in_3

End 

Net : SYNTHESIZED_WIRE_4_10_rep1
T_10_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_40
T_10_20_lc_trk_g0_5
T_10_20_input_2_1
T_10_20_wire_logic_cluster/lc_1/in_2

T_10_17_wire_logic_cluster/lc_4/out
T_11_16_sp4_v_t_41
T_11_19_lc_trk_g0_1
T_11_19_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_9_17_sp4_h_l_0
T_8_17_sp4_v_t_37
T_7_18_lc_trk_g2_5
T_7_18_input_2_5
T_7_18_wire_logic_cluster/lc_5/in_2

T_10_17_wire_logic_cluster/lc_4/out
T_9_17_sp4_h_l_0
T_11_17_lc_trk_g3_5
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst_energia_temp_7
T_13_23_wire_logic_cluster/lc_4/out
T_12_23_sp4_h_l_0
T_16_23_sp4_h_l_0
T_19_19_sp4_v_t_37
T_18_20_lc_trk_g2_5
T_18_20_input_2_7
T_18_20_wire_logic_cluster/lc_7/in_2

T_13_23_wire_logic_cluster/lc_4/out
T_12_23_sp4_h_l_0
T_16_23_sp4_h_l_0
T_19_19_sp4_v_t_37
T_19_15_sp4_v_t_37
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.dir_mem_115lto7
T_11_12_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_38
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g2_4
T_14_13_input_2_0
T_14_13_wire_logic_cluster/lc_0/in_2

T_11_12_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_38
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g3_4
T_14_13_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.un8_dir_mem_1_cry_6
T_11_12_wire_logic_cluster/lc_6/cout
T_11_12_wire_logic_cluster/lc_7/in_3

Net : b2v_inst.N_547_i_0
T_16_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_17_15_sp4_v_t_38
T_17_11_sp4_v_t_43
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_6/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_17_15_sp4_v_t_38
T_17_11_sp4_v_t_43
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_6/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_17_15_sp4_v_t_38
T_17_11_sp4_v_t_43
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_6/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_17_15_sp4_v_t_38
T_17_11_sp4_v_t_43
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_6/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_17_15_sp4_v_t_38
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_17_15_sp4_v_t_38
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_17_15_sp4_v_t_38
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_17_15_sp4_v_t_38
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_17_15_sp4_v_t_38
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_0
T_18_12_sp4_v_t_43
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_36
T_18_14_sp4_h_l_6
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_3/cen

End 

Net : b2v_inst.un1_state_23_i_a2_0_a2_0_a2_0_cascade_
T_16_16_wire_logic_cluster/lc_3/ltout
T_16_16_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.addr_ram_iv_i_1_0
T_15_17_wire_logic_cluster/lc_0/out
T_12_17_sp12_h_l_0
T_24_17_sp12_h_l_0
T_24_17_lc_trk_g1_3
T_24_17_input_2_6
T_24_17_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.cuenta_pixelZ0Z_7
T_6_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_6/in_1

End 

Net : SYNTHESIZED_WIRE_13_11
T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_14_21_sp4_h_l_7
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_41
T_8_23_lc_trk_g1_4
T_8_23_wire_bram/ram/WDATA_11

End 

Net : b2v_inst.dir_mem_2Z0Z_7
T_16_12_wire_logic_cluster/lc_2/out
T_16_12_sp4_h_l_9
T_12_12_sp4_h_l_5
T_15_12_sp4_v_t_47
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_10
T_18_21_wire_logic_cluster/lc_2/cout
T_18_21_wire_logic_cluster/lc_3/in_3

Net : b2v_inst.indiceZ0Z_10
T_16_11_wire_logic_cluster/lc_1/out
T_16_8_sp4_v_t_42
T_17_12_sp4_h_l_1
T_18_12_lc_trk_g3_1
T_18_12_input_2_2
T_18_12_wire_logic_cluster/lc_2/in_2

T_16_11_wire_logic_cluster/lc_1/out
T_12_11_sp12_h_l_1
T_11_11_sp12_v_t_22
T_11_12_sp4_v_t_44
T_10_13_lc_trk_g3_4
T_10_13_input_2_1
T_10_13_wire_logic_cluster/lc_1/in_2

T_16_11_wire_logic_cluster/lc_1/out
T_12_11_sp12_h_l_1
T_11_11_sp12_v_t_22
T_11_13_lc_trk_g2_5
T_11_13_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_1/out
T_16_8_sp12_v_t_22
T_16_17_sp4_v_t_36
T_15_21_lc_trk_g1_1
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

T_16_11_wire_logic_cluster/lc_1/out
T_12_11_sp12_h_l_1
T_11_11_sp12_v_t_22
T_11_12_sp4_v_t_44
T_11_8_sp4_v_t_37
T_10_11_lc_trk_g2_5
T_10_11_wire_logic_cluster/lc_5/in_0

T_16_11_wire_logic_cluster/lc_1/out
T_16_8_sp4_v_t_42
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_4
T_13_12_lc_trk_g0_1
T_13_12_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_1/out
T_16_8_sp12_v_t_22
T_17_20_sp12_h_l_1
T_21_20_sp4_h_l_4
T_24_20_sp4_v_t_44
T_24_22_lc_trk_g3_1
T_24_22_input_2_0
T_24_22_wire_logic_cluster/lc_0/in_2

T_16_11_wire_logic_cluster/lc_1/out
T_16_8_sp12_v_t_22
T_17_20_sp12_h_l_1
T_21_20_sp4_h_l_4
T_24_16_sp4_v_t_47
T_24_17_lc_trk_g3_7
T_24_17_wire_logic_cluster/lc_7/in_3

T_16_11_wire_logic_cluster/lc_1/out
T_16_8_sp4_v_t_42
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_4
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_1/out
T_16_8_sp4_v_t_42
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_1/out
T_17_9_sp4_v_t_46
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.addr_ram_iv_i_0_0_3_cascade_
T_15_17_wire_logic_cluster/lc_3/ltout
T_15_17_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.pix_data_regZ0Z_0
T_19_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_4
T_18_20_wire_logic_cluster/lc_4/cout
T_18_20_wire_logic_cluster/lc_5/in_3

Net : N_458_i
T_17_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_1
T_11_19_sp4_h_l_4
T_7_19_sp4_h_l_7
T_8_19_lc_trk_g2_7
T_8_19_wire_bram/ram/WDATA_11

End 

Net : N_546_i
T_17_21_wire_logic_cluster/lc_1/out
T_18_17_sp4_v_t_38
T_15_17_sp4_h_l_3
T_11_17_sp4_h_l_3
T_7_17_sp4_h_l_3
T_8_17_lc_trk_g2_3
T_8_17_wire_bram/ram/WDATA_11

End 

Net : b2v_inst.cuenta_pixelZ0Z_9
T_7_14_wire_logic_cluster/lc_0/out
T_7_10_sp12_v_t_23
T_7_17_lc_trk_g2_3
T_7_17_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_6
T_18_20_wire_logic_cluster/lc_6/cout
T_18_20_wire_logic_cluster/lc_7/in_3

Net : b2v_inst.un14_data_ram_energia_o_cry_6_c_RNI0BBMZ0
T_18_20_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_4_c_RNIQ29MZ0
T_18_20_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g1_5
T_17_21_wire_logic_cluster/lc_1/in_1

End 

Net : N_114_i
T_24_19_wire_logic_cluster/lc_2/out
T_25_16_sp4_v_t_45
T_25_12_sp4_v_t_46
T_25_14_lc_trk_g2_3
T_25_14_wire_bram/ram/WDATA_3

End 

Net : N_549_i
T_23_21_wire_logic_cluster/lc_4/out
T_23_20_sp4_v_t_40
T_24_24_sp4_h_l_5
T_25_24_lc_trk_g2_5
T_25_24_wire_bram/ram/WDATA_3

End 

Net : N_553_i
T_23_20_wire_logic_cluster/lc_5/out
T_23_18_sp4_v_t_39
T_24_22_sp4_h_l_8
T_25_22_lc_trk_g3_0
T_25_22_wire_bram/ram/WDATA_3

End 

Net : b2v_inst_energia_temp_0
T_17_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g0_0
T_18_20_input_2_0
T_18_20_wire_logic_cluster/lc_0/in_2

T_17_20_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_37
T_18_16_sp4_h_l_5
T_18_16_lc_trk_g1_0
T_18_16_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.dir_memZ0Z_5
T_17_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_8
T_17_11_sp4_v_t_45
T_17_15_lc_trk_g0_0
T_17_15_wire_logic_cluster/lc_2/in_0

End 

Net : N_548_i
T_15_19_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_42
T_12_18_sp4_h_l_1
T_8_18_sp4_h_l_1
T_8_18_lc_trk_g1_4
T_8_18_wire_bram/ram/WDATA_3

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_3_c_RNINU7MZ0
T_18_20_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_40
T_15_19_sp4_h_l_11
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.N_4_i_i_1_cascade_
T_14_18_wire_logic_cluster/lc_6/ltout
T_14_18_wire_logic_cluster/lc_7/in_2

End 

Net : SYNTHESIZED_WIRE_4_fast_10
T_10_17_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_3/in_0

End 

Net : N_112_i
T_24_18_wire_logic_cluster/lc_0/out
T_25_15_sp4_v_t_41
T_25_16_lc_trk_g2_1
T_25_16_wire_bram/ram/WDATA_3

End 

Net : b2v_inst.dir_energiaZ0Z_0
T_14_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_15_20_sp4_h_l_2
T_18_20_sp4_v_t_42
T_15_24_sp4_h_l_0
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_15_20_sp4_h_l_2
T_18_20_sp4_v_t_42
T_17_22_lc_trk_g0_7
T_17_22_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g1_1
T_13_21_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_10
T_17_20_sp4_h_l_6
T_21_20_sp4_h_l_2
T_24_20_sp4_v_t_42
T_24_23_lc_trk_g0_2
T_24_23_input_2_0
T_24_23_wire_logic_cluster/lc_0/in_2

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.dir_memZ0Z_1
T_14_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_5
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst4.un1_pix_count_int_cry_8
T_9_20_wire_logic_cluster/lc_0/cout
T_9_20_wire_logic_cluster/lc_1/in_3

Net : b2v_inst4.un1_pix_count_int_cry_8_c_RNI25BIZ0
T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_6_18_sp4_h_l_4
T_7_18_lc_trk_g2_4
T_7_18_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_38
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_38
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.pix_data_regZ0Z_1
T_19_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.dir_mem_RNO_0Z0Z_9
T_12_16_wire_logic_cluster/lc_1/out
T_12_13_sp4_v_t_42
T_13_17_sp4_h_l_1
T_16_17_sp4_v_t_43
T_16_21_lc_trk_g0_6
T_16_21_input_2_2
T_16_21_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.un3_dir_mem_cry_8
T_12_16_wire_logic_cluster/lc_0/cout
T_12_16_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.dir_mem_1Z0Z_5
T_14_13_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_46
T_14_15_lc_trk_g0_6
T_14_15_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.dir_mem_1Z0Z_3
T_14_12_wire_logic_cluster/lc_0/out
T_15_9_sp4_v_t_41
T_15_13_sp4_v_t_41
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.dir_mem_1Z0Z_9
T_14_13_wire_logic_cluster/lc_6/out
T_14_10_sp4_v_t_36
T_15_14_sp4_h_l_1
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst_energia_temp_6
T_15_22_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_37
T_16_20_sp4_h_l_0
T_18_20_lc_trk_g3_5
T_18_20_input_2_6
T_18_20_wire_logic_cluster/lc_6/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_37
T_16_20_sp4_h_l_0
T_19_16_sp4_v_t_37
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.dir_energiaZ0Z_8
T_14_21_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g2_4
T_13_20_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_4/out
T_14_17_sp4_v_t_45
T_14_19_lc_trk_g2_0
T_14_19_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g3_4
T_13_21_wire_logic_cluster/lc_3/in_0

T_14_21_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_37
T_15_23_sp4_h_l_6
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_37
T_15_23_sp4_h_l_6
T_19_23_sp4_h_l_2
T_23_23_sp4_h_l_2
T_24_23_lc_trk_g3_2
T_24_23_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.dir_mem_1Z0Z_6
T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_14_15_lc_trk_g0_1
T_14_15_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.dir_mem_2Z0Z_10
T_16_12_wire_logic_cluster/lc_1/out
T_16_12_sp4_h_l_7
T_15_12_sp4_v_t_42
T_14_15_lc_trk_g3_2
T_14_15_input_2_3
T_14_15_wire_logic_cluster/lc_3/in_2

End 

Net : N_457_i
T_11_20_wire_logic_cluster/lc_1/out
T_7_20_sp12_h_l_1
T_8_20_lc_trk_g0_5
T_8_20_wire_bram/ram/WDATA_3

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_5_c_RNIT6AMZ0
T_18_20_wire_logic_cluster/lc_6/out
T_9_20_sp12_h_l_0
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_5
T_18_20_wire_logic_cluster/lc_5/cout
T_18_20_wire_logic_cluster/lc_6/in_3

Net : b2v_inst_energia_temp_1
T_17_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g0_1
T_18_20_input_2_1
T_18_20_wire_logic_cluster/lc_1/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_38
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.dir_mem_2Z0Z_5
T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_3
T_17_15_lc_trk_g3_3
T_17_15_input_2_2
T_17_15_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.dir_memZ0Z_10
T_12_16_wire_logic_cluster/lc_2/out
T_12_15_sp4_v_t_36
T_13_15_sp4_h_l_6
T_14_15_lc_trk_g2_6
T_14_15_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.cuenta_pixelZ0Z_8
T_6_16_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g1_5
T_7_16_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.dir_mem_3Z0Z_8
T_12_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_8
T_15_13_lc_trk_g3_5
T_15_13_input_2_4
T_15_13_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.dir_mem_2Z0Z_0
T_16_12_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_41
T_17_13_sp4_v_t_37
T_14_17_sp4_h_l_5
T_15_17_lc_trk_g3_5
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.indiceZ0Z_8
T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_3
T_11_11_sp4_v_t_38
T_11_13_lc_trk_g2_3
T_11_13_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_3
T_11_11_sp4_v_t_38
T_10_12_lc_trk_g2_6
T_10_12_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_46
T_16_13_lc_trk_g0_6
T_16_13_wire_logic_cluster/lc_2/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_10_11_sp4_h_l_7
T_9_11_sp4_v_t_36
T_9_15_sp4_v_t_41
T_9_19_sp4_v_t_41
T_9_23_sp4_v_t_37
T_9_25_lc_trk_g2_0
T_9_25_input_2_2
T_9_25_wire_logic_cluster/lc_2/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_13_11_lc_trk_g0_3
T_13_11_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_46
T_13_14_sp4_h_l_4
T_12_14_sp4_v_t_47
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_46
T_17_14_sp4_h_l_11
T_21_14_sp4_h_l_11
T_24_14_sp4_v_t_41
T_24_16_lc_trk_g2_4
T_24_16_wire_logic_cluster/lc_5/in_3

T_16_11_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_46
T_17_14_sp4_h_l_11
T_21_14_sp4_h_l_11
T_24_14_sp4_v_t_41
T_24_18_sp4_v_t_42
T_24_22_sp4_v_t_42
T_24_23_lc_trk_g2_2
T_24_23_input_2_2
T_24_23_wire_logic_cluster/lc_2/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_10_11_sp4_h_l_7
T_10_11_lc_trk_g0_2
T_10_11_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_3
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_47
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.un4_pix_count_intlto6_d_1_0_cascade_
T_11_19_wire_logic_cluster/lc_2/ltout
T_11_19_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.dir_mem_1Z0Z_10
T_14_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_47
T_15_15_sp4_h_l_4
T_19_15_sp4_h_l_4
T_19_15_lc_trk_g0_1
T_19_15_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst.g2_1_0
T_11_19_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_47
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.o2
T_12_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g0_1
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst4.un1_pix_count_int_cry_18
T_9_21_wire_logic_cluster/lc_2/cout
T_9_21_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.dir_memZ0Z_9
T_16_21_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_4/in_0

End 

Net : N_130_i
T_16_19_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_44
T_18_17_sp4_h_l_2
T_22_17_sp4_h_l_2
T_25_17_sp4_v_t_42
T_25_13_sp4_v_t_42
T_25_9_sp4_v_t_42
T_25_5_sp4_v_t_42
T_25_8_lc_trk_g0_2
T_25_8_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_44
T_18_17_sp4_h_l_2
T_22_17_sp4_h_l_2
T_25_17_sp4_v_t_42
T_25_13_sp4_v_t_42
T_25_9_sp4_v_t_42
T_25_12_lc_trk_g0_2
T_25_12_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_44
T_18_17_sp4_h_l_2
T_22_17_sp4_h_l_2
T_25_17_sp4_v_t_42
T_25_13_sp4_v_t_42
T_25_9_sp4_v_t_42
T_25_10_lc_trk_g2_2
T_25_10_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_17_20_sp4_h_l_5
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_11
T_8_20_sp4_v_t_46
T_8_24_sp4_v_t_46
T_8_26_lc_trk_g3_3
T_8_26_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_44
T_18_17_sp4_h_l_2
T_22_17_sp4_h_l_2
T_25_17_sp4_v_t_42
T_25_21_sp4_v_t_42
T_25_22_lc_trk_g2_2
T_25_22_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_44
T_18_17_sp4_h_l_2
T_22_17_sp4_h_l_2
T_25_17_sp4_v_t_42
T_25_13_sp4_v_t_42
T_25_16_lc_trk_g0_2
T_25_16_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_44
T_18_17_sp4_h_l_2
T_22_17_sp4_h_l_2
T_25_17_sp4_v_t_42
T_25_21_sp4_v_t_42
T_25_24_lc_trk_g0_2
T_25_24_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_44
T_18_17_sp4_h_l_2
T_22_17_sp4_h_l_2
T_25_17_sp4_v_t_42
T_25_13_sp4_v_t_42
T_25_14_lc_trk_g2_2
T_25_14_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_17_20_sp4_h_l_5
T_20_20_sp4_v_t_47
T_21_20_sp4_h_l_3
T_25_20_sp4_h_l_6
T_25_20_lc_trk_g1_3
T_25_20_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_17_20_sp4_h_l_5
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_11
T_8_16_sp4_v_t_46
T_8_18_lc_trk_g3_3
T_8_18_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_17_20_sp4_h_l_5
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_11
T_8_20_sp4_v_t_46
T_8_22_lc_trk_g3_3
T_8_22_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_17_20_sp4_h_l_5
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_11
T_8_20_sp4_v_t_46
T_8_24_lc_trk_g1_3
T_8_24_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_44
T_18_17_sp4_h_l_2
T_22_17_sp4_h_l_2
T_25_17_sp4_v_t_42
T_25_18_lc_trk_g2_2
T_25_18_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_13_16_sp4_h_l_11
T_9_16_sp4_h_l_2
T_8_12_sp4_v_t_39
T_8_14_lc_trk_g2_2
T_8_14_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_17_20_sp4_h_l_5
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_11
T_8_20_lc_trk_g1_3
T_8_20_wire_bram/ram/WCLKE

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_13_16_sp4_h_l_11
T_9_16_sp4_h_l_2
T_8_16_lc_trk_g0_2
T_8_16_wire_bram/ram/WCLKE

End 

Net : b2v_inst.dir_energiaZ0Z_3
T_14_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g2_6
T_13_20_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_1
T_17_20_sp4_v_t_36
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g3_6
T_15_21_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_13_20_sp12_h_l_0
T_24_20_sp12_v_t_23
T_24_22_lc_trk_g3_4
T_24_22_input_2_1
T_24_22_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.dir_mem_3Z0Z_10
T_12_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_7
T_16_13_sp4_h_l_7
T_19_13_sp4_v_t_37
T_19_15_lc_trk_g3_0
T_19_15_input_2_7
T_19_15_wire_logic_cluster/lc_7/in_2

End 

Net : N_117_i
T_16_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_1
T_24_9_sp4_v_t_42
T_25_9_sp4_h_l_7
T_25_9_lc_trk_g1_2
T_25_9_wire_bram/ram/WDATA_11

End 

Net : b2v_inst.cuentaZ0Z_7
T_17_14_wire_logic_cluster/lc_2/out
T_17_13_sp4_v_t_36
T_16_17_lc_trk_g1_1
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

T_17_14_wire_logic_cluster/lc_2/out
T_17_13_sp4_v_t_36
T_17_17_sp4_v_t_41
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.pix_data_regZ0Z_2
T_19_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_2/in_1

End 

Net : N_120_i
T_16_10_wire_logic_cluster/lc_0/out
T_13_10_sp12_h_l_0
T_22_10_sp4_h_l_11
T_25_6_sp4_v_t_46
T_25_7_lc_trk_g3_6
T_25_7_wire_bram/ram/WDATA_11

End 

Net : b2v_inst.dir_mem_1Z0Z_4
T_14_12_wire_logic_cluster/lc_1/out
T_14_9_sp12_v_t_22
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_2/in_0

End 

Net : SYNTHESIZED_WIRE_9
T_10_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_37
T_7_18_sp4_h_l_0
T_6_18_lc_trk_g0_0
T_6_18_wire_logic_cluster/lc_7/in_1

T_10_20_wire_logic_cluster/lc_4/out
T_3_20_sp12_h_l_0
T_7_20_lc_trk_g0_3
T_7_20_wire_logic_cluster/lc_6/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.dir_memZ0Z_2
T_12_15_wire_logic_cluster/lc_2/out
T_7_15_sp12_h_l_0
T_16_15_lc_trk_g1_4
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst_energia_temp_2
T_17_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g0_6
T_18_20_input_2_2
T_18_20_wire_logic_cluster/lc_2/in_2

T_17_20_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.N_305_2_cascade_
T_7_14_wire_logic_cluster/lc_4/ltout
T_7_14_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.un8_dir_mem_2_cry_4_c_RNIEHOLZ0
T_13_11_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_6/in_1

T_13_11_wire_logic_cluster/lc_4/out
T_12_11_sp4_h_l_0
T_15_11_sp4_v_t_40
T_15_12_lc_trk_g2_0
T_15_12_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.un8_dir_mem_2_cry_4
T_13_11_wire_logic_cluster/lc_3/cout
T_13_11_wire_logic_cluster/lc_4/in_3

Net : b2v_inst.dir_mem_3Z0Z_0
T_12_13_wire_logic_cluster/lc_0/out
T_12_13_sp4_h_l_5
T_16_13_sp4_h_l_8
T_15_13_sp4_v_t_39
T_15_17_lc_trk_g0_2
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.N_4_i_i_a3_0_0_cascade_
T_5_17_wire_logic_cluster/lc_1/ltout
T_5_17_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.un1_state_36_0_a2_0_1_mbZ0Z_1
T_10_21_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_41
T_10_18_lc_trk_g2_1
T_10_18_input_2_7
T_10_18_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.dir_mem_3Z0Z_2
T_11_15_wire_logic_cluster/lc_0/out
T_8_15_sp12_h_l_0
T_16_15_lc_trk_g0_3
T_16_15_input_2_5
T_16_15_wire_logic_cluster/lc_5/in_2

End 

Net : N_547_i
T_24_21_wire_logic_cluster/lc_4/out
T_25_19_sp4_v_t_36
T_25_23_lc_trk_g0_1
T_25_23_wire_bram/ram/WDATA_11

End 

Net : N_551_i
T_23_21_wire_logic_cluster/lc_6/out
T_23_21_sp4_h_l_1
T_25_21_lc_trk_g3_4
T_25_21_wire_bram/ram/WDATA_11

End 

Net : b2v_inst4.un1_pix_count_int_cry_5
T_9_19_wire_logic_cluster/lc_5/cout
T_9_19_wire_logic_cluster/lc_6/in_3

Net : b2v_inst4.un1_pix_count_int_cry_5_c_RNISR7IZ0
T_9_19_wire_logic_cluster/lc_6/out
T_9_16_sp4_v_t_36
T_6_20_sp4_h_l_6
T_5_16_sp4_v_t_43
T_5_17_lc_trk_g3_3
T_5_17_wire_logic_cluster/lc_5/in_3

T_9_19_wire_logic_cluster/lc_6/out
T_9_16_sp4_v_t_36
T_6_20_sp4_h_l_6
T_7_20_lc_trk_g2_6
T_7_20_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst4.un1_pix_count_int_cry_17
T_9_21_wire_logic_cluster/lc_1/cout
T_9_21_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.un14_data_ram_energia_o_cry_3
T_18_20_wire_logic_cluster/lc_3/cout
T_18_20_wire_logic_cluster/lc_4/in_3

Net : b2v_inst.dir_energiaZ0Z_7
T_14_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g3_3
T_13_20_input_2_2
T_13_20_wire_logic_cluster/lc_2/in_2

T_14_21_wire_logic_cluster/lc_3/out
T_14_18_sp4_v_t_46
T_15_22_sp4_h_l_11
T_17_22_lc_trk_g2_6
T_17_22_wire_logic_cluster/lc_7/in_1

T_14_21_wire_logic_cluster/lc_3/out
T_14_21_sp4_h_l_11
T_18_21_sp4_h_l_2
T_22_21_sp4_h_l_2
T_25_21_sp4_v_t_39
T_24_23_lc_trk_g1_2
T_24_23_input_2_3
T_24_23_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g3_3
T_13_21_input_2_0
T_13_21_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.indiceZ0Z_6
T_11_11_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_4_11_sp12_h_l_0
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_14_21_lc_trk_g0_0
T_14_21_wire_logic_cluster/lc_2/in_0

T_11_11_wire_logic_cluster/lc_4/out
T_4_11_sp12_h_l_0
T_13_11_lc_trk_g1_4
T_13_11_wire_logic_cluster/lc_4/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_6/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_5/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_12_11_sp12_h_l_0
T_21_11_sp4_h_l_11
T_24_11_sp4_v_t_41
T_24_15_sp4_v_t_42
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_0/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_0
T_13_11_sp4_v_t_37
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_6/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_0
T_14_11_sp4_h_l_3
T_17_11_sp4_v_t_38
T_17_12_lc_trk_g3_6
T_17_12_wire_logic_cluster/lc_6/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_12_11_sp12_h_l_0
T_23_11_sp12_v_t_23
T_23_19_sp4_v_t_37
T_24_23_sp4_h_l_0
T_24_23_lc_trk_g1_5
T_24_23_input_2_6
T_24_23_wire_logic_cluster/lc_6/in_2

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_lc_trk_g2_4
T_10_11_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g0_4
T_12_11_wire_logic_cluster/lc_5/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_12_11_sp12_h_l_0
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.un8_dir_mem_2_cry_3
T_13_11_wire_logic_cluster/lc_2/cout
T_13_11_wire_logic_cluster/lc_3/in_3

Net : N_111_i
T_24_15_wire_logic_cluster/lc_4/out
T_25_15_lc_trk_g1_4
T_25_15_wire_bram/ram/WDATA_11

End 

Net : N_554_i
T_16_15_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_45
T_13_13_sp4_h_l_2
T_9_13_sp4_h_l_5
T_8_13_lc_trk_g0_5
T_8_13_wire_bram/ram/WDATA_11

End 

Net : N_116_i
T_15_19_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_42
T_16_16_sp4_h_l_0
T_20_16_sp4_h_l_0
T_23_12_sp4_v_t_37
T_24_12_sp4_h_l_0
T_25_12_lc_trk_g3_0
T_25_12_wire_bram/ram/WDATA_3

End 

Net : b2v_inst.un8_dir_mem_2_cry_3_c_RNICENLZ0
T_13_11_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_6/in_0

T_13_11_wire_logic_cluster/lc_3/out
T_13_8_sp4_v_t_46
T_14_12_sp4_h_l_5
T_15_12_lc_trk_g2_5
T_15_12_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_8_10_0_
T_12_16_wire_logic_cluster/carry_in_mux/cout
T_12_16_wire_logic_cluster/lc_0/in_3

Net : b2v_inst.dir_mem_RNO_0Z0Z_8
T_12_16_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_45
T_13_18_sp4_h_l_2
T_16_18_sp4_v_t_42
T_16_21_lc_trk_g0_2
T_16_21_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.dir_mem_215lto11_0
T_13_12_wire_logic_cluster/lc_4/out
T_6_12_sp12_h_l_0
T_16_12_lc_trk_g0_7
T_16_12_wire_logic_cluster/lc_2/in_1

T_13_12_wire_logic_cluster/lc_4/out
T_6_12_sp12_h_l_0
T_16_12_lc_trk_g0_7
T_16_12_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_4/out
T_6_12_sp12_h_l_0
T_16_12_lc_trk_g0_7
T_16_12_input_2_3
T_16_12_wire_logic_cluster/lc_3/in_2

T_13_12_wire_logic_cluster/lc_4/out
T_14_12_sp4_h_l_8
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_4/out
T_14_12_sp4_h_l_8
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_4/out
T_14_12_sp4_h_l_8
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_4/out
T_14_12_sp4_h_l_8
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_4/out
T_14_12_sp4_h_l_8
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_6/in_1

T_13_12_wire_logic_cluster/lc_4/out
T_14_12_sp4_h_l_8
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.un8_dir_mem_2_cry_9_THRU_CO
T_13_12_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_2
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_1/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_2
T_16_12_lc_trk_g3_7
T_16_12_input_2_0
T_16_12_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.un8_dir_mem_2_cry_9
T_13_12_wire_logic_cluster/lc_0/cout
T_13_12_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst_energia_temp_3
T_17_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g0_7
T_18_20_input_2_3
T_18_20_wire_logic_cluster/lc_3/in_2

T_17_20_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g2_7
T_18_19_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.dir_mem_2Z0Z_6
T_15_12_wire_logic_cluster/lc_7/out
T_15_11_sp4_v_t_46
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst.addr_ram_iv_i_0_1_7_cascade_
T_15_15_wire_logic_cluster/lc_5/ltout
T_15_15_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.state18_li_0
T_16_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_1/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_36
T_13_19_sp4_h_l_6
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_36
T_16_16_lc_trk_g2_4
T_16_16_input_2_6
T_16_16_wire_logic_cluster/lc_6/in_2

T_16_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_input_2_6
T_15_16_wire_logic_cluster/lc_6/in_2

T_16_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_36
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_36
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g2_6
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

T_16_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g0_6
T_16_19_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.un20_cuentalto10_5_cascade_
T_16_18_wire_logic_cluster/lc_4/ltout
T_16_18_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.un4_cuenta_cry_5_c_RNIHBZ0Z98
T_17_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_4/in_0

T_17_18_wire_logic_cluster/lc_5/out
T_17_11_sp12_v_t_22
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.un2_cuentalto10_i_a2_7
T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_17_10_sp4_v_t_46
T_16_11_lc_trk_g3_6
T_16_11_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_39
T_19_18_sp4_h_l_2
T_21_18_lc_trk_g2_7
T_21_18_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_14_18_sp4_h_l_3
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_5/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_39
T_19_18_sp4_h_l_2
T_21_18_lc_trk_g2_7
T_21_18_wire_logic_cluster/lc_3/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.cuentaZ0Z_10
T_18_13_wire_logic_cluster/lc_3/out
T_18_13_sp4_h_l_11
T_17_13_sp4_v_t_46
T_17_15_lc_trk_g2_3
T_17_15_input_2_3
T_17_15_wire_logic_cluster/lc_3/in_2

T_18_13_wire_logic_cluster/lc_3/out
T_18_13_sp4_h_l_11
T_17_13_sp4_v_t_46
T_17_17_sp4_v_t_39
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.un4_cuenta_cry_5
T_17_18_wire_logic_cluster/lc_4/cout
T_17_18_wire_logic_cluster/lc_5/in_3

Net : b2v_inst.un20_cuentalto10_sx_cascade_
T_16_18_wire_logic_cluster/lc_5/ltout
T_16_18_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.g0_0_cascade_
T_13_21_wire_logic_cluster/lc_1/ltout
T_13_21_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.dir_mem_2Z0Z_9
T_16_12_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_40
T_16_15_lc_trk_g1_5
T_16_15_input_2_4
T_16_15_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.N_489_cascade_
T_15_15_wire_logic_cluster/lc_0/ltout
T_15_15_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.un4_cuenta_cry_4
T_17_18_wire_logic_cluster/lc_3/cout
T_17_18_wire_logic_cluster/lc_4/in_3

Net : b2v_inst.cuenta_RNIKUJVZ0Z_0_cascade_
T_16_18_wire_logic_cluster/lc_3/ltout
T_16_18_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.un4_cuenta_cry_4_c_RNIFZ0Z888
T_17_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g3_4
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

T_17_18_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_45
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.cuentaZ0Z_0
T_17_17_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g1_2
T_17_18_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.N_694
T_21_18_wire_logic_cluster/lc_1/out
T_21_18_lc_trk_g1_1
T_21_18_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.un12_pix_count_intlto7_N_2LZ0Z1_cascade_
T_20_20_wire_logic_cluster/lc_1/ltout
T_20_20_wire_logic_cluster/lc_2/in_2

End 

Net : SYNTHESIZED_WIRE_5_2
T_20_20_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g0_7
T_20_20_wire_logic_cluster/lc_1/in_0

T_20_20_wire_logic_cluster/lc_7/out
T_19_20_lc_trk_g2_7
T_19_20_wire_logic_cluster/lc_2/in_3

End 

Net : SYNTHESIZED_WIRE_5_1
T_20_20_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_1/in_1

T_20_20_wire_logic_cluster/lc_5/out
T_19_20_lc_trk_g3_5
T_19_20_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst4.un1_pix_count_int_cry_16
T_9_21_wire_logic_cluster/lc_0/cout
T_9_21_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.cuentaZ0Z_1
T_17_17_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g0_0
T_17_18_input_2_0
T_17_18_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.dir_mem_1Z0Z_8
T_14_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_4/in_0

End 

Net : SYNTHESIZED_WIRE_5_3
T_20_19_wire_logic_cluster/lc_0/out
T_20_20_lc_trk_g1_0
T_20_20_input_2_1
T_20_20_wire_logic_cluster/lc_1/in_2

T_20_19_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_40
T_21_20_sp4_h_l_11
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst1.un22_r_clk_count_ac0_3
T_12_17_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_36
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_7_17_sp12_h_l_0
T_9_17_lc_trk_g0_7
T_9_17_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst1.r_Clk_CountZ0Z_1
T_16_17_wire_logic_cluster/lc_7/out
T_16_17_sp4_h_l_3
T_12_17_sp4_h_l_6
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_7/out
T_16_15_sp4_v_t_43
T_13_19_sp4_h_l_11
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_38
T_13_18_sp4_h_l_8
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_7/out
T_16_15_sp4_v_t_43
T_13_19_sp4_h_l_11
T_12_19_lc_trk_g1_3
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_16_17_wire_logic_cluster/lc_7/out
T_16_17_sp4_h_l_3
T_16_17_lc_trk_g0_6
T_16_17_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g2_7
T_16_17_input_2_3
T_16_17_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst1.r_Clk_Count_6_iv_0_0_1_cascade_
T_16_17_wire_logic_cluster/lc_6/ltout
T_16_17_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst1.N_43
T_12_19_wire_logic_cluster/lc_3/out
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_6
T_17_15_sp4_v_t_37
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_6
T_17_15_sp4_v_t_37
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_7/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_46
T_9_20_sp4_h_l_4
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g2_3
T_12_19_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g2_3
T_12_19_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.un4_cuenta_cry_9_c_RNI01TZ0Z9
T_17_19_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_6/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_43
T_18_12_sp4_v_t_44
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.un4_cuenta_cry_9
T_17_19_wire_logic_cluster/lc_0/cout
T_17_19_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.un8_dir_mem_2_cry_8_c_RNITIJEZ0
T_13_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_4/in_3

T_13_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_0
T_16_12_lc_trk_g2_5
T_16_12_wire_logic_cluster/lc_0/in_1

T_13_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_0
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.indice_RNILHHBZ0Z_2
T_12_11_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g3_1
T_13_12_input_2_2
T_13_12_wire_logic_cluster/lc_2/in_2

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_13_12_sp4_h_l_1
T_16_12_sp4_v_t_36
T_15_14_lc_trk_g0_1
T_15_14_wire_logic_cluster/lc_4/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_13_12_sp4_h_l_1
T_15_12_lc_trk_g2_4
T_15_12_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_9_6_0_
T_13_12_wire_logic_cluster/carry_in_mux/cout
T_13_12_wire_logic_cluster/lc_0/in_3

Net : b2v_inst.N_430_i_1_cascade_
T_13_19_wire_logic_cluster/lc_0/ltout
T_13_19_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.g1Z0Z_0
T_13_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g0_2
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

T_13_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g0_2
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.N_655
T_17_17_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_39
T_18_13_sp4_h_l_7
T_18_13_lc_trk_g0_2
T_18_13_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_39
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_39
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_39
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_39
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_38
T_18_14_lc_trk_g3_6
T_18_14_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.dir_mem_1Z0Z_0
T_14_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_3
T_15_13_sp4_v_t_45
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst.N_654_2
T_20_20_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_47
T_21_18_lc_trk_g3_7
T_21_18_wire_logic_cluster/lc_5/in_1

T_20_20_wire_logic_cluster/lc_3/out
T_20_19_sp4_v_t_38
T_17_19_sp4_h_l_9
T_16_15_sp4_v_t_44
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst.un13_pix_count_int_li_0_cascade_
T_20_20_wire_logic_cluster/lc_2/ltout
T_20_20_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_0
T_18_20_wire_logic_cluster/lc_0/cout
T_18_20_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.un14_data_ram_energia_o_cry_0_c_RNIEI4MZ0
T_18_20_wire_logic_cluster/lc_1/out
T_18_20_sp4_h_l_7
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst_state_7
T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_2/out
T_10_18_sp12_h_l_0
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_3/in_0

T_15_18_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_45
T_17_19_sp4_h_l_8
T_17_19_lc_trk_g0_5
T_17_19_input_2_7
T_17_19_wire_logic_cluster/lc_7/in_2

T_15_18_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_45
T_17_19_sp4_h_l_8
T_13_19_sp4_h_l_4
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_2/out
T_10_18_sp12_h_l_0
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_0/in_1

T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.N_618_6
T_15_18_wire_logic_cluster/lc_0/out
T_14_18_sp4_h_l_8
T_13_14_sp4_v_t_36
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_14_18_sp4_h_l_8
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst.state_ns_i_0_a2_11_a2_0_3_3
T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g0_5
T_13_17_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst.un4_cuenta_cry_8_c_RNINKCZ0Z8
T_17_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_6/in_1

T_17_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_2/in_1

T_17_19_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_13_13_0_
T_17_19_wire_logic_cluster/carry_in_mux/cout
T_17_19_wire_logic_cluster/lc_0/in_3

Net : SYNTHESIZED_WIRE_5_0
T_20_19_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g1_5
T_20_20_wire_logic_cluster/lc_1/in_3

T_20_19_wire_logic_cluster/lc_5/out
T_19_20_lc_trk_g0_5
T_19_20_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst9.fsm_state_ns_i_i_0_a2_2_2Z0Z_0
T_15_18_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_39
T_16_16_sp4_h_l_2
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst9.N_583_cascade_
T_18_16_wire_logic_cluster/lc_5/ltout
T_18_16_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst9.un2_n_fsm_state_0_sqmuxa_2_0_i_0
T_18_16_wire_logic_cluster/lc_7/out
T_18_16_sp4_h_l_3
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_18_16_wire_logic_cluster/lc_7/out
T_18_16_sp4_h_l_3
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_18_16_wire_logic_cluster/lc_7/out
T_18_16_sp4_h_l_3
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_18_16_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_43
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_18_16_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_43
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_18_16_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_43
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_0/cen

T_18_16_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_43
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_0/cen

T_18_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_47
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_0/cen

End 

Net : b2v_inst.dir_mem_1Z0Z_1
T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g0_3
T_15_14_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst9.un2_n_fsm_state_0_sqmuxa_2_0_i_cascade_
T_18_16_wire_logic_cluster/lc_6/ltout
T_18_16_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst_state_15
T_14_22_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_46
T_16_18_sp4_h_l_4
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_5/in_3

T_14_22_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_46
T_12_18_sp4_h_l_11
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_0/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_46
T_12_18_sp4_h_l_11
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_0/in_0

T_14_22_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_46
T_16_18_sp4_h_l_4
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_5/in_0

T_14_22_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_46
T_16_18_sp4_h_l_4
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_5_15_0_
T_9_21_wire_logic_cluster/carry_in_mux/cout
T_9_21_wire_logic_cluster/lc_0/in_3

Net : b2v_inst_state_4
T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_0/in_1

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_5/in_0

T_15_18_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_46
T_16_19_sp4_h_l_5
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_6/in_1

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_input_2_1
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : N_556_i
T_16_13_wire_logic_cluster/lc_0/out
T_16_10_sp4_v_t_40
T_13_14_sp4_h_l_10
T_9_14_sp4_h_l_10
T_8_14_lc_trk_g1_2
T_8_14_wire_bram/ram/WDATA_3

End 

Net : b2v_inst.dir_energia_cry_9
T_17_23_wire_logic_cluster/lc_1/cout
T_17_23_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.dir_energia_s_10
T_17_23_wire_logic_cluster/lc_2/out
T_15_23_sp4_h_l_1
T_11_23_sp4_h_l_9
T_14_19_sp4_v_t_38
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.dir_energiaZ0Z_1
T_14_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_7/in_3

T_14_20_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_39
T_15_22_sp4_h_l_2
T_17_22_lc_trk_g3_7
T_17_22_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_5/out
T_14_20_sp12_h_l_1
T_22_20_sp4_h_l_8
T_25_20_sp4_v_t_45
T_24_23_lc_trk_g3_5
T_24_23_input_2_4
T_24_23_wire_logic_cluster/lc_4/in_2

T_14_20_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst_state_8
T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g2_4
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_5/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_0
T_17_18_sp4_v_t_37
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_7/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g2_4
T_15_18_input_2_2
T_15_18_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.state_RNO_25Z0Z_29
T_11_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.m29_2_cascade_
T_12_17_wire_logic_cluster/lc_0/ltout
T_12_17_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.un4_cuenta_cry_3_c_RNIDZ0Z578
T_17_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_3/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.un4_cuenta_cry_3
T_17_18_wire_logic_cluster/lc_2/cout
T_17_18_wire_logic_cluster/lc_3/in_3

Net : b2v_inst.stateZ0Z_20
T_15_16_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_41
T_12_18_sp4_h_l_9
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_21_16_sp4_h_l_9
T_24_12_sp4_v_t_44
T_23_15_lc_trk_g3_4
T_23_15_input_2_5
T_23_15_wire_logic_cluster/lc_5/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_23_16_sp4_h_l_11
T_22_16_sp4_v_t_40
T_21_18_lc_trk_g1_5
T_21_18_input_2_4
T_21_18_wire_logic_cluster/lc_4/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_21_16_sp4_h_l_9
T_20_16_sp4_v_t_38
T_20_18_lc_trk_g2_3
T_20_18_input_2_5
T_20_18_wire_logic_cluster/lc_5/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_16_15_sp4_h_l_9
T_20_15_sp4_h_l_9
T_23_11_sp4_v_t_38
T_22_13_lc_trk_g1_3
T_22_13_input_2_4
T_22_13_wire_logic_cluster/lc_4/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_41
T_12_18_sp4_h_l_9
T_14_18_lc_trk_g2_4
T_14_18_input_2_0
T_14_18_wire_logic_cluster/lc_0/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_21_16_sp4_h_l_9
T_20_16_sp4_v_t_44
T_20_17_lc_trk_g3_4
T_20_17_input_2_3
T_20_17_wire_logic_cluster/lc_3/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_21_16_sp4_h_l_9
T_20_16_sp4_v_t_44
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_16_15_sp4_h_l_9
T_20_15_sp4_h_l_5
T_22_15_lc_trk_g2_0
T_22_15_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_21_16_sp4_h_l_9
T_24_12_sp4_v_t_44
T_23_15_lc_trk_g3_4
T_23_15_input_2_3
T_23_15_wire_logic_cluster/lc_3/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_21_16_sp4_h_l_9
T_20_16_sp4_v_t_44
T_20_17_lc_trk_g3_4
T_20_17_input_2_1
T_20_17_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_23_16_sp4_h_l_11
T_22_16_sp4_v_t_46
T_21_18_lc_trk_g2_3
T_21_18_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_16_15_sp4_h_l_9
T_20_15_sp4_h_l_9
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_7/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_21_16_sp4_h_l_9
T_24_12_sp4_v_t_44
T_23_15_lc_trk_g3_4
T_23_15_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_16_15_sp4_h_l_9
T_20_15_sp4_h_l_5
T_23_15_sp4_v_t_47
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_1/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_23_16_sp4_h_l_11
T_22_16_sp4_v_t_46
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_16_15_sp4_h_l_9
T_20_15_sp4_h_l_9
T_21_15_lc_trk_g3_1
T_21_15_input_2_4
T_21_15_wire_logic_cluster/lc_4/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_16_15_sp4_h_l_9
T_20_15_sp4_h_l_9
T_21_15_lc_trk_g3_1
T_21_15_input_2_6
T_21_15_wire_logic_cluster/lc_6/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_21_16_sp4_h_l_9
T_20_16_sp4_v_t_38
T_20_18_lc_trk_g2_3
T_20_18_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_16_15_sp4_h_l_9
T_20_15_sp4_h_l_9
T_22_15_lc_trk_g3_4
T_22_15_input_2_7
T_22_15_wire_logic_cluster/lc_7/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_16_15_sp4_h_l_9
T_20_15_sp4_h_l_5
T_23_15_sp4_v_t_47
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_5/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_41
T_12_18_sp4_h_l_9
T_8_18_sp4_h_l_5
T_7_18_sp4_v_t_40
T_7_20_lc_trk_g2_5
T_7_20_wire_logic_cluster/lc_4/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_20_16_lc_trk_g0_7
T_20_16_input_2_1
T_20_16_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_20_16_lc_trk_g0_7
T_20_16_input_2_5
T_20_16_wire_logic_cluster/lc_5/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_20_16_lc_trk_g0_7
T_20_16_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_20_16_lc_trk_g0_7
T_20_16_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_15_19_lc_trk_g1_1
T_15_19_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.G_40_i_2
T_12_18_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g0_0
T_13_18_input_2_6
T_13_18_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.G_40_i_3
T_13_18_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst1.r_RX_Byte_1_sqmuxa
T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_11_17_sp4_v_t_37
T_12_21_sp4_h_l_0
T_12_21_lc_trk_g0_5
T_12_21_wire_logic_cluster/lc_5/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_13_19_sp4_v_t_37
T_12_20_lc_trk_g2_5
T_12_20_wire_logic_cluster/lc_5/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_13_19_sp4_v_t_37
T_12_20_lc_trk_g2_5
T_12_20_wire_logic_cluster/lc_7/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_13_15_sp4_v_t_37
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_0/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_37
T_9_19_sp4_v_t_45
T_9_22_lc_trk_g0_5
T_9_22_wire_logic_cluster/lc_4/in_1

T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_11_17_sp4_v_t_37
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_6/in_1

T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_11_17_sp4_v_t_37
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_12_19_lc_trk_g2_5
T_12_19_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.dir_mem_RNO_0Z0Z_6
T_12_15_wire_logic_cluster/lc_6/out
T_12_9_sp12_v_t_23
T_13_21_sp12_h_l_0
T_16_21_lc_trk_g0_0
T_16_21_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst.un3_dir_mem_cry_5
T_12_15_wire_logic_cluster/lc_5/cout
T_12_15_wire_logic_cluster/lc_6/in_3

Net : b2v_inst.pix_data_regZ0Z_5
T_19_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g3_4
T_18_20_input_2_5
T_18_20_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.N_653_cascade_
T_16_18_wire_logic_cluster/lc_0/ltout
T_16_18_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.state_ns_i_a2_1_15
T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst_state_3
T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp4_v_t_42
T_16_19_sp4_h_l_7
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_6/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_11_18_sp12_h_l_1
T_21_18_lc_trk_g0_6
T_21_18_input_2_2
T_21_18_wire_logic_cluster/lc_2/in_2

T_15_18_wire_logic_cluster/lc_1/out
T_11_18_sp12_h_l_1
T_19_18_lc_trk_g1_2
T_19_18_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_11_18_sp12_h_l_1
T_19_18_lc_trk_g1_2
T_19_18_wire_logic_cluster/lc_6/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst.state_ns_i_0_a2_11_o2_4_0_6_1_3_cascade_
T_14_18_wire_logic_cluster/lc_5/ltout
T_14_18_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.N_450_i_1_cascade_
T_14_15_wire_logic_cluster/lc_1/ltout
T_14_15_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.dir_mem_3Z0Z_7
T_12_13_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_46
T_13_14_sp4_h_l_5
T_16_14_sp4_v_t_47
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.dir_memZ0Z_7
T_12_15_wire_logic_cluster/lc_7/out
T_12_15_sp4_h_l_3
T_14_15_lc_trk_g3_6
T_14_15_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.dir_mem_2Z0Z_3
T_15_12_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_38
T_15_15_sp4_v_t_38
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_3/in_1

End 

Net : N_550_i
T_16_20_wire_logic_cluster/lc_4/out
T_16_19_sp4_v_t_40
T_13_19_sp4_h_l_5
T_12_15_sp4_v_t_47
T_9_15_sp4_h_l_4
T_8_15_lc_trk_g1_4
T_8_15_wire_bram/ram/WDATA_11

End 

Net : b2v_inst.un1_state_36_0_rn_1
T_9_18_wire_logic_cluster/lc_7/out
T_9_18_sp4_h_l_3
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst.dir_mem_1Z0Z_2
T_15_14_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_5/in_0

End 

Net : N_557_i
T_24_19_wire_logic_cluster/lc_7/out
T_25_20_lc_trk_g2_7
T_25_20_wire_bram/ram/WDATA_3

End 

Net : b2v_inst.dir_mem_215lto7
T_13_11_wire_logic_cluster/lc_5/out
T_14_9_sp4_v_t_38
T_14_12_lc_trk_g0_6
T_14_12_input_2_6
T_14_12_wire_logic_cluster/lc_6/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_42
T_14_10_sp4_h_l_0
T_17_10_sp4_v_t_37
T_16_12_lc_trk_g0_0
T_16_12_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.un8_dir_mem_2_cry_5
T_13_11_wire_logic_cluster/lc_4/cout
T_13_11_wire_logic_cluster/lc_5/in_3

Net : b2v_inst1.r_Clk_CountZ0Z_2
T_12_19_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_42
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_42
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_47
T_9_17_sp4_h_l_4
T_9_17_lc_trk_g1_1
T_9_17_input_2_4
T_9_17_wire_logic_cluster/lc_4/in_2

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g0_1
T_12_19_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g0_1
T_12_19_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.un4_cuenta_cry_6_c_RNIJEAZ0Z8
T_17_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_5/in_3

T_17_18_wire_logic_cluster/lc_6/out
T_17_12_sp12_v_t_23
T_17_14_lc_trk_g3_4
T_17_14_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.un4_cuenta_cry_6
T_17_18_wire_logic_cluster/lc_5/cout
T_17_18_wire_logic_cluster/lc_6/in_3

Net : b2v_inst4.un1_pix_count_int_0_sqmuxa_13
T_6_20_wire_logic_cluster/lc_6/out
T_7_19_lc_trk_g3_6
T_7_19_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst4.un1_pix_count_int_0_sqmuxa_10
T_7_21_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g2_5
T_6_20_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.N_829
T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.pix_data_regZ0Z_6
T_19_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g3_6
T_18_20_wire_logic_cluster/lc_6/in_1

End 

Net : SYNTHESIZED_WIRE_5_4
T_20_19_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g1_1
T_20_20_wire_logic_cluster/lc_2/in_0

T_20_19_wire_logic_cluster/lc_1/out
T_20_16_sp12_v_t_22
T_9_16_sp12_h_l_1
T_11_16_sp4_h_l_2
T_10_12_sp4_v_t_42
T_10_14_lc_trk_g2_7
T_10_14_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_2
T_18_20_wire_logic_cluster/lc_2/cout
T_18_20_wire_logic_cluster/lc_3/in_3

Net : b2v_inst.un14_data_ram_energia_o_cry_2_c_RNIKQ6MZ0
T_18_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_3
T_16_20_lc_trk_g1_6
T_16_20_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst_state_14
T_18_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_10
T_13_18_sp4_h_l_10
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g1_1
T_19_18_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_10
T_13_18_sp4_h_l_10
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g2_1
T_19_19_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_10
T_13_18_sp4_h_l_10
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.dir_energiaZ0Z_6
T_14_21_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_2/in_0

T_14_21_wire_logic_cluster/lc_0/out
T_14_18_sp4_v_t_40
T_15_22_sp4_h_l_5
T_17_22_lc_trk_g3_0
T_17_22_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g2_0
T_14_21_wire_logic_cluster/lc_1/in_3

T_14_21_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g2_0
T_13_21_wire_logic_cluster/lc_0/in_0

T_14_21_wire_logic_cluster/lc_0/out
T_14_19_sp4_v_t_45
T_15_23_sp4_h_l_2
T_19_23_sp4_h_l_5
T_23_23_sp4_h_l_8
T_24_23_lc_trk_g3_0
T_24_23_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.state_ns_0_i_o2_6_23_cascade_
T_13_20_wire_logic_cluster/lc_2/ltout
T_13_20_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.dir_mem_2Z0Z_4
T_15_12_wire_logic_cluster/lc_5/out
T_15_11_sp4_v_t_42
T_15_15_sp4_v_t_47
T_14_17_lc_trk_g2_2
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.dir_energiaZ0Z_5
T_14_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g2_7
T_13_20_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_43
T_15_22_sp4_h_l_6
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_43
T_15_22_sp4_h_l_6
T_19_22_sp4_h_l_2
T_23_22_sp4_h_l_10
T_24_22_lc_trk_g3_2
T_24_22_input_2_7
T_24_22_wire_logic_cluster/lc_7/in_2

T_14_20_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g0_7
T_13_21_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.dir_memZ0Z_4
T_12_15_wire_logic_cluster/lc_4/out
T_12_13_sp4_v_t_37
T_13_17_sp4_h_l_0
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst.dir_memZ0Z_3
T_12_15_wire_logic_cluster/lc_3/out
T_12_15_sp4_h_l_11
T_15_15_sp4_v_t_41
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_3/in_3

End 

Net : N_555_i
T_24_20_wire_logic_cluster/lc_1/out
T_25_19_lc_trk_g2_1
T_25_19_wire_bram/ram/WDATA_11

End 

Net : b2v_inst4.un1_pix_count_int_cry_4_c_RNIQO6IZ0
T_9_19_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_39
T_6_17_sp4_h_l_2
T_5_17_lc_trk_g1_2
T_5_17_wire_logic_cluster/lc_6/in_3

T_9_19_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_39
T_6_17_sp4_h_l_2
T_5_17_lc_trk_g1_2
T_5_17_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst4.un1_pix_count_int_cry_4
T_9_19_wire_logic_cluster/lc_4/cout
T_9_19_wire_logic_cluster/lc_5/in_3

Net : b2v_inst_energia_temp_10
T_13_22_wire_logic_cluster/lc_5/out
T_13_21_sp4_v_t_42
T_14_21_sp4_h_l_0
T_18_21_sp4_h_l_0
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_2/in_1

T_13_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_2
T_16_22_sp4_h_l_2
T_19_18_sp4_v_t_45
T_18_19_lc_trk_g3_5
T_18_19_input_2_4
T_18_19_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.un4_cuenta_cry_7_c_RNILHBZ0Z8
T_17_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_6/in_0

T_17_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_7/out
T_17_13_sp12_v_t_22
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.un8_dir_mem_2_cry_7
T_13_11_wire_logic_cluster/lc_6/cout
T_13_11_wire_logic_cluster/lc_7/in_3

Net : b2v_inst.un8_dir_mem_2_cry_7_c_RNIKQRZ0Z5
T_13_11_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_6/in_1

T_13_11_wire_logic_cluster/lc_7/out
T_13_8_sp4_v_t_38
T_14_12_sp4_h_l_3
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.un4_cuenta_cry_7
T_17_18_wire_logic_cluster/lc_6/cout
T_17_18_wire_logic_cluster/lc_7/in_3

Net : b2v_inst.dir_mem_3Z0Z_4
T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g1_3
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.dir_energia_RNO_0Z0Z_0
T_13_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.N_512
T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g2_3
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_38
T_14_19_sp4_h_l_3
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_38
T_14_19_sp4_h_l_3
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_5/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_7
T_14_16_lc_trk_g0_7
T_14_16_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g1_3
T_13_19_input_2_6
T_13_19_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst4.un1_pix_count_int_cry_1
T_9_19_wire_logic_cluster/lc_1/cout
T_9_19_wire_logic_cluster/lc_2/in_3

Net : b2v_inst4.un1_pix_count_int_cry_1_c_RNIKF3IZ0
T_9_19_wire_logic_cluster/lc_2/out
T_9_16_sp4_v_t_44
T_6_20_sp4_h_l_9
T_5_16_sp4_v_t_44
T_5_19_lc_trk_g1_4
T_5_19_wire_logic_cluster/lc_0/in_3

T_9_19_wire_logic_cluster/lc_2/out
T_9_16_sp4_v_t_44
T_6_20_sp4_h_l_9
T_7_20_lc_trk_g2_1
T_7_20_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.N_432_1_cascade_
T_16_11_wire_logic_cluster/lc_0/ltout
T_16_11_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.stateZ0Z_11
T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_17_14_sp4_v_t_43
T_17_10_sp4_v_t_44
T_16_12_lc_trk_g2_1
T_16_12_input_2_7
T_16_12_wire_logic_cluster/lc_7/in_2

T_19_18_wire_logic_cluster/lc_7/out
T_9_18_sp12_h_l_1
T_11_18_sp4_h_l_2
T_10_14_sp4_v_t_39
T_10_16_lc_trk_g2_2
T_10_16_input_2_4
T_10_16_wire_logic_cluster/lc_4/in_2

T_19_18_wire_logic_cluster/lc_7/out
T_9_18_sp12_h_l_1
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_7/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_6
T_13_14_sp4_v_t_43
T_13_10_sp4_v_t_44
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_7/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_9
T_14_18_lc_trk_g1_4
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

T_19_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst.N_1_0_0_cascade_
T_7_18_wire_logic_cluster/lc_5/ltout
T_7_18_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.N_4_i_i_o6_2_cascade_
T_7_18_wire_logic_cluster/lc_6/ltout
T_7_18_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst9.N_583
T_18_16_wire_logic_cluster/lc_5/out
T_19_15_sp4_v_t_43
T_19_19_sp4_v_t_43
T_19_21_lc_trk_g2_6
T_19_21_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.dir_mem_RNO_0Z0Z_5
T_12_15_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_47
T_13_11_sp4_h_l_10
T_17_11_sp4_h_l_1
T_17_11_lc_trk_g1_4
T_17_11_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.un3_dir_mem_cry_4
T_12_15_wire_logic_cluster/lc_4/cout
T_12_15_wire_logic_cluster/lc_5/in_3

Net : b2v_inst.cuenta_pixelZ0Z_10
T_7_17_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g2_2
T_7_17_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.cuentaZ0Z_8
T_17_14_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_38
T_17_17_sp4_v_t_38
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_7/in_1

T_17_14_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.pix_data_regZ0Z_7
T_19_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.un8_dir_mem_2_cry_6
T_13_11_wire_logic_cluster/lc_5/cout
T_13_11_wire_logic_cluster/lc_6/in_3

Net : b2v_inst.un8_dir_mem_2_cry_6_c_RNIINQZ0Z5
T_13_11_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_6/in_0

T_13_11_wire_logic_cluster/lc_6/out
T_13_11_sp4_h_l_1
T_16_11_sp4_v_t_43
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.dir_energia_cry_8
T_17_23_wire_logic_cluster/lc_0/cout
T_17_23_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.dir_energia_s_8
T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_14_21_sp4_h_l_2
T_14_21_lc_trk_g0_7
T_14_21_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_13_17_0_
T_17_23_wire_logic_cluster/carry_in_mux/cout
T_17_23_wire_logic_cluster/lc_0/in_3

Net : b2v_inst.dir_energia_s_9
T_17_23_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_47
T_14_21_sp4_h_l_10
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst4.un1_pix_count_int_cry_14
T_9_20_wire_logic_cluster/lc_6/cout
T_9_20_wire_logic_cluster/lc_7/in_3

Net : b2v_inst.g3_0_0
T_11_21_wire_logic_cluster/lc_0/out
T_8_21_sp12_h_l_0
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.stateZ0Z_19
T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_4/in_0

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_11_20_sp4_h_l_5
T_14_20_sp4_v_t_40
T_15_24_sp4_h_l_11
T_18_20_sp4_v_t_40
T_17_23_lc_trk_g3_0
T_17_23_wire_logic_cluster/lc_3/in_0

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_11_20_sp4_h_l_5
T_14_20_sp4_v_t_47
T_14_16_sp4_v_t_43
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_5/in_1

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_11_20_sp4_h_l_5
T_14_20_sp4_v_t_47
T_14_16_sp4_v_t_43
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_7/in_1

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_11_20_sp4_h_l_5
T_14_20_sp4_v_t_47
T_14_16_sp4_v_t_43
T_14_20_lc_trk_g0_6
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_11_20_sp4_h_l_5
T_14_20_sp4_v_t_47
T_14_16_sp4_v_t_43
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_3/in_3

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_7/in_3

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_11_20_sp4_h_l_5
T_14_20_sp4_v_t_47
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_0/in_0

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_11_20_sp4_h_l_5
T_14_20_sp4_v_t_47
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_4/in_0

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_17_20_sp4_h_l_11
T_16_16_sp4_v_t_41
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_7/in_1

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_11_20_sp4_h_l_5
T_14_20_sp4_v_t_47
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_5/in_1

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_11_20_sp4_h_l_5
T_14_20_sp4_v_t_40
T_14_21_lc_trk_g3_0
T_14_21_input_2_3
T_14_21_wire_logic_cluster/lc_3/in_2

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_14_20_lc_trk_g0_7
T_14_20_wire_logic_cluster/lc_2/in_1

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_14_20_lc_trk_g0_7
T_14_20_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst4.un1_pix_count_int_cry_0
T_9_19_wire_logic_cluster/lc_0/cout
T_9_19_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.dir_mem_3_RNO_0Z0Z_10
T_10_11_wire_logic_cluster/lc_5/out
T_10_9_sp4_v_t_39
T_7_13_sp4_h_l_2
T_11_13_sp4_h_l_5
T_12_13_lc_trk_g2_5
T_12_13_input_2_1
T_12_13_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst4.un1_pix_count_int_cry_0_c_RNIIC2IZ0
T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp4_v_t_42
T_6_20_sp4_h_l_7
T_5_16_sp4_v_t_42
T_5_18_lc_trk_g3_7
T_5_18_wire_logic_cluster/lc_3/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp4_v_t_42
T_6_20_sp4_h_l_7
T_7_20_lc_trk_g3_7
T_7_20_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst_energia_temp_9
T_19_23_wire_logic_cluster/lc_5/out
T_19_19_sp4_v_t_47
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_1/in_1

T_19_23_wire_logic_cluster/lc_5/out
T_19_19_sp4_v_t_47
T_16_19_sp4_h_l_10
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst_energia_temp_11
T_13_23_wire_logic_cluster/lc_0/out
T_13_21_sp4_v_t_45
T_14_21_sp4_h_l_8
T_18_21_sp4_h_l_8
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_3/in_1

T_13_23_wire_logic_cluster/lc_0/out
T_13_21_sp4_v_t_45
T_14_21_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_13_sp4_v_t_45
T_17_16_lc_trk_g0_5
T_17_16_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst4.un1_pix_count_int_0_sqmuxa_5_cascade_
T_6_20_wire_logic_cluster/lc_5/ltout
T_6_20_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.N_695_cascade_
T_21_18_wire_logic_cluster/lc_2/ltout
T_21_18_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.state_ns_a3_i_0_a2_1_4_1
T_19_18_wire_logic_cluster/lc_3/out
T_19_18_sp4_h_l_11
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst4.un1_pix_count_int_cry_2_c_RNIMI4IZ0
T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_5_19_lc_trk_g0_6
T_5_19_wire_logic_cluster/lc_4/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_5_19_lc_trk_g0_6
T_5_19_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst4.un1_pix_count_int_cry_2
T_9_19_wire_logic_cluster/lc_2/cout
T_9_19_wire_logic_cluster/lc_3/in_3

Net : b2v_inst9.data_to_send_10_0_0_1_3
T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_15_16_sp4_h_l_1
T_17_16_lc_trk_g2_4
T_17_16_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst9.N_738
T_18_17_wire_logic_cluster/lc_5/out
T_18_16_sp4_v_t_42
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_6/in_0

T_18_17_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_3/in_1

T_18_17_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g0_5
T_18_16_wire_logic_cluster/lc_4/in_1

T_18_17_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_5/out
T_18_16_sp4_v_t_42
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_2/in_0

T_18_17_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst4.un1_pix_count_int_cry_13
T_9_20_wire_logic_cluster/lc_5/cout
T_9_20_wire_logic_cluster/lc_6/in_3

Net : b2v_inst.dir_mem_2_RNO_0Z0Z_8
T_17_13_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_40
T_16_12_lc_trk_g1_5
T_16_12_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_13_7_0_
T_17_13_wire_logic_cluster/carry_in_mux/cout
T_17_13_wire_logic_cluster/lc_0/in_3

Net : b2v_inst9.fsm_stateZ0Z_0
T_19_21_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_43
T_16_17_sp4_h_l_6
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_18_17_sp4_v_t_41
T_17_19_lc_trk_g1_4
T_17_19_wire_logic_cluster/lc_7/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_43
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_3/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_18_17_sp4_v_t_41
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_43
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_7/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_43
T_19_13_sp4_v_t_44
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_43
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_5/in_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_43
T_19_13_sp4_v_t_44
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_6/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_20_21_lc_trk_g3_3
T_20_21_wire_logic_cluster/lc_5/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g2_3
T_20_22_wire_logic_cluster/lc_2/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_43
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_4/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_43
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_20_sp4_v_t_38
T_19_24_lc_trk_g0_3
T_19_24_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.cuentaZ0Z_9
T_17_14_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_3/in_0

T_17_14_wire_logic_cluster/lc_4/out
T_17_13_sp4_v_t_40
T_17_17_sp4_v_t_36
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst.un20_cuentalto10_sx
T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst9.fsm_stateZ0Z_1
T_19_19_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_42
T_19_14_sp4_v_t_42
T_18_17_lc_trk_g3_2
T_18_17_input_2_5
T_18_17_wire_logic_cluster/lc_5/in_2

T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_16_19_sp4_h_l_1
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_7/in_3

T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_16_19_sp4_h_l_1
T_17_19_lc_trk_g3_1
T_17_19_input_2_6
T_17_19_wire_logic_cluster/lc_6/in_2

T_19_19_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_3/in_1

T_19_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g2_5
T_19_19_input_2_7
T_19_19_wire_logic_cluster/lc_7/in_2

T_19_19_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_42
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g0_1
T_18_16_input_2_5
T_18_16_wire_logic_cluster/lc_5/in_2

T_19_19_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_42
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g0_1
T_18_16_wire_logic_cluster/lc_6/in_1

T_19_19_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g2_5
T_18_18_input_2_5
T_18_18_wire_logic_cluster/lc_5/in_2

T_19_19_wire_logic_cluster/lc_5/out
T_20_18_sp4_v_t_43
T_20_22_lc_trk_g1_6
T_20_22_wire_logic_cluster/lc_5/in_0

T_19_19_wire_logic_cluster/lc_5/out
T_20_18_sp4_v_t_43
T_20_22_lc_trk_g1_6
T_20_22_wire_logic_cluster/lc_2/in_1

T_19_19_wire_logic_cluster/lc_5/out
T_20_18_sp4_v_t_43
T_20_21_lc_trk_g1_3
T_20_21_wire_logic_cluster/lc_5/in_1

T_19_19_wire_logic_cluster/lc_5/out
T_19_12_sp12_v_t_22
T_19_24_lc_trk_g2_1
T_19_24_wire_logic_cluster/lc_2/in_1

T_19_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.un1_data_a_escribir_0_sqmuxa_3_i_i_a2_0
T_16_16_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst.N_829_cascade_
T_16_16_wire_logic_cluster/lc_1/ltout
T_16_16_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst4.pix_count_int_RNI0EPTZ0Z_0
T_9_19_wire_logic_cluster/lc_0/out
T_6_19_sp12_h_l_0
T_7_19_sp4_h_l_3
T_6_15_sp4_v_t_38
T_5_18_lc_trk_g2_6
T_5_18_wire_logic_cluster/lc_5/in_1

T_9_19_wire_logic_cluster/lc_0/out
T_6_19_sp12_h_l_0
T_5_19_lc_trk_g0_0
T_5_19_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.un4_pix_count_intlto18Z0Z_0
T_10_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_10
T_14_17_sp4_v_t_41
T_13_18_lc_trk_g3_1
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

T_10_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_10
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst4.un1_pix_count_int_0_sqmuxa_7
T_6_19_wire_logic_cluster/lc_3/out
T_6_19_sp4_h_l_11
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst1.r_Clk_CountZ0Z_0
T_12_18_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_5/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_43
T_14_17_sp4_h_l_11
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst1.N_96
T_12_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_41
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_17_15_lc_trk_g3_1
T_17_15_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst1.r_SM_MainZ0Z_0
T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_3
T_12_15_sp4_v_t_44
T_12_19_sp4_v_t_40
T_12_15_sp4_v_t_40
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_3
T_12_15_sp4_v_t_44
T_12_19_lc_trk_g1_1
T_12_19_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_3
T_10_17_sp4_h_l_3
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_3
T_12_15_sp4_v_t_44
T_12_19_lc_trk_g1_1
T_12_19_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_3
T_12_15_sp4_v_t_44
T_12_19_sp4_v_t_40
T_11_21_lc_trk_g1_5
T_11_21_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_3
T_12_15_sp4_v_t_44
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_17_16_sp4_v_t_38
T_14_20_sp4_h_l_8
T_10_20_sp4_h_l_4
T_10_20_lc_trk_g0_1
T_10_20_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_3
T_12_15_sp4_v_t_44
T_12_19_lc_trk_g1_1
T_12_19_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_39
T_17_15_sp4_v_t_40
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_3/in_0

T_17_15_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_39
T_17_15_sp4_v_t_40
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.un4_cuenta_cry_1
T_17_18_wire_logic_cluster/lc_0/cout
T_17_18_wire_logic_cluster/lc_1/in_3

Net : b2v_inst9.data_to_send_10_0_0_1_5
T_18_16_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_46
T_17_16_lc_trk_g3_6
T_17_16_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst9.N_741
T_17_19_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_39
T_19_16_sp4_h_l_7
T_18_16_lc_trk_g0_7
T_18_16_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_39
T_19_16_sp4_h_l_7
T_18_16_lc_trk_g1_7
T_18_16_input_2_0
T_18_16_wire_logic_cluster/lc_0/in_2

T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g0_7
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

T_17_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_input_2_6
T_18_19_wire_logic_cluster/lc_6/in_2

T_17_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g0_7
T_18_19_input_2_1
T_18_19_wire_logic_cluster/lc_1/in_2

T_17_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.un4_cuenta_cry_1_c_RNI9VZ0Z48
T_17_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_7
T_16_18_lc_trk_g0_7
T_16_18_wire_logic_cluster/lc_5/in_0

T_17_18_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.dir_memZ0Z_0
T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.un14_data_ram_energia_o_axb_0
T_18_20_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_40
T_18_13_sp4_v_t_45
T_15_13_sp4_h_l_2
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_0/in_3

End 

Net : N_552_i
T_16_20_wire_logic_cluster/lc_1/out
T_16_16_sp4_v_t_39
T_13_16_sp4_h_l_2
T_9_16_sp4_h_l_5
T_8_16_lc_trk_g0_5
T_8_16_wire_bram/ram/WDATA_3

End 

Net : b2v_inst4.un1_pix_count_int_cry_12
T_9_20_wire_logic_cluster/lc_4/cout
T_9_20_wire_logic_cluster/lc_5/in_3

Net : b2v_inst.dir_mem_2_RNO_0Z0Z_10
T_17_13_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g3_2
T_16_12_input_2_1
T_16_12_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst_state_13
T_15_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g1_6
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

T_15_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_37
T_17_19_sp4_h_l_6
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_44
T_12_17_sp4_h_l_9
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_5/in_0

T_15_18_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_44
T_12_17_sp4_h_l_3
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_2/in_1

T_15_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_37
T_17_19_sp4_h_l_6
T_20_15_sp4_v_t_43
T_19_18_lc_trk_g3_3
T_19_18_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.un2_dir_mem_2_cry_9
T_17_13_wire_logic_cluster/lc_1/cout
T_17_13_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.un14_data_ram_energia_o_cry_1
T_18_20_wire_logic_cluster/lc_1/cout
T_18_20_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.un14_data_ram_energia_o_cry_1_c_RNIHM5MZ0
T_18_20_wire_logic_cluster/lc_2/out
T_16_20_sp4_h_l_1
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst_data_a_escribir_10
T_20_18_wire_logic_cluster/lc_7/out
T_18_18_sp12_h_l_1
T_20_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_16_22_sp4_h_l_7
T_18_22_lc_trk_g2_2
T_18_22_input_2_0
T_18_22_wire_logic_cluster/lc_0/in_2

T_20_18_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_46
T_21_17_sp4_h_l_11
T_25_17_sp4_h_l_2
T_24_17_lc_trk_g1_2
T_24_17_wire_logic_cluster/lc_4/in_3

T_20_18_wire_logic_cluster/lc_7/out
T_18_18_sp12_h_l_1
T_20_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_16_22_sp4_h_l_7
T_15_18_sp4_v_t_37
T_14_20_lc_trk_g0_0
T_14_20_input_2_2
T_14_20_wire_logic_cluster/lc_2/in_2

T_20_18_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g0_7
T_19_19_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.stateZ0Z_32
T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g0_2
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_16_19_wire_logic_cluster/lc_2/out
T_16_17_sp12_v_t_23
T_16_5_sp12_v_t_23
T_16_11_lc_trk_g2_4
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

T_16_19_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_44
T_16_12_sp4_v_t_40
T_13_12_sp4_h_l_11
T_12_12_lc_trk_g0_3
T_12_12_wire_logic_cluster/lc_7/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_45
T_17_17_lc_trk_g2_5
T_17_17_input_2_1
T_17_17_wire_logic_cluster/lc_1/in_2

T_16_19_wire_logic_cluster/lc_2/out
T_17_19_sp4_h_l_4
T_19_19_lc_trk_g3_1
T_19_19_input_2_0
T_19_19_wire_logic_cluster/lc_0/in_2

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_9
T_19_15_sp4_v_t_44
T_19_11_sp4_v_t_44
T_18_13_lc_trk_g2_1
T_18_13_wire_logic_cluster/lc_3/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_16_18_sp4_v_t_36
T_16_14_sp4_v_t_44
T_17_14_sp4_h_l_9
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_6/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_16_18_sp4_v_t_36
T_16_14_sp4_v_t_44
T_17_14_sp4_h_l_9
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_1/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_16_18_sp4_v_t_36
T_16_14_sp4_v_t_44
T_17_14_sp4_h_l_9
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_3/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_16_18_sp4_v_t_36
T_16_14_sp4_v_t_44
T_17_14_sp4_h_l_9
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_2/in_1

T_16_19_wire_logic_cluster/lc_2/out
T_16_18_sp4_v_t_36
T_16_14_sp4_v_t_44
T_17_14_sp4_h_l_9
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_4/in_1

T_16_19_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_45
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_45
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_7/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_45
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_6/in_1

T_16_19_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_45
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_2/in_1

T_16_19_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_45
T_17_17_lc_trk_g3_5
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst9.cycle_counter_RNIQAGDZ0Z_3
T_21_19_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_36
T_18_16_sp4_h_l_1
T_18_16_lc_trk_g0_4
T_18_16_wire_logic_cluster/lc_6/in_0

T_21_19_wire_logic_cluster/lc_6/out
T_21_18_sp4_v_t_44
T_20_21_lc_trk_g3_4
T_20_21_wire_logic_cluster/lc_5/in_0

T_21_19_wire_logic_cluster/lc_6/out
T_20_19_sp4_h_l_4
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_4/in_0

T_21_19_wire_logic_cluster/lc_6/out
T_22_19_lc_trk_g0_6
T_22_19_wire_logic_cluster/lc_0/in_0

T_21_19_wire_logic_cluster/lc_6/out
T_22_19_lc_trk_g0_6
T_22_19_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst9.cycle_counterZ0Z_0
T_22_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_7
T_21_19_lc_trk_g0_7
T_21_19_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_7
T_21_19_lc_trk_g0_7
T_21_19_wire_logic_cluster/lc_5/in_0

T_22_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_7
T_21_19_lc_trk_g1_7
T_21_19_input_2_0
T_21_19_wire_logic_cluster/lc_0/in_2

T_22_19_wire_logic_cluster/lc_1/out
T_22_19_lc_trk_g0_1
T_22_19_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst_energia_temp_8
T_18_21_wire_logic_cluster/lc_6/out
T_18_21_lc_trk_g1_6
T_18_21_wire_logic_cluster/lc_0/in_1

T_18_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_36
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.cuenta_RNIR03AZ0Z_1
T_17_17_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst9.data_to_send_10_0_0_2_1
T_18_17_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_36
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst9.N_739
T_19_19_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_42
T_17_17_sp4_h_l_7
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_6/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_8
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_4/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_18_15_sp4_v_t_38
T_19_15_sp4_h_l_3
T_18_15_lc_trk_g0_3
T_18_15_wire_logic_cluster/lc_6/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_42
T_17_17_sp4_h_l_7
T_18_17_lc_trk_g2_7
T_18_17_input_2_1
T_18_17_wire_logic_cluster/lc_1/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_8
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_2/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_8
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_6/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_2/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_8
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.state_ns_i_0_a2_11_o2_4_0_7_3_cascade_
T_14_19_wire_logic_cluster/lc_4/ltout
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.N_618_5
T_13_16_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst.state_ns_i_0_a2_11_o2_4_0_5_3
T_13_18_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.state_ns_i_0_a2_11_o2_4_0_3_3
T_13_17_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_3/in_3

End 

Net : N_478
T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_21_18_sp4_v_t_41
T_21_19_lc_trk_g2_1
T_21_19_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_17_14_sp4_v_t_46
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g0_3
T_18_18_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_17_14_sp4_v_t_46
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_14_18_sp4_h_l_11
T_13_18_sp4_v_t_40
T_13_19_lc_trk_g2_0
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_17_14_sp4_v_t_46
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_3
T_20_18_sp4_h_l_11
T_23_18_sp4_v_t_41
T_22_19_lc_trk_g3_1
T_22_19_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g2_3
T_19_19_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_14_18_sp4_h_l_11
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_17_18_sp4_v_t_40
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_14_18_sp4_h_l_11
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_14_18_sp4_h_l_11
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g1_3
T_19_18_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g1_3
T_19_18_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g0_3
T_18_18_input_2_1
T_18_18_wire_logic_cluster/lc_1/in_2

T_18_18_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g1_3
T_19_18_input_2_4
T_19_18_wire_logic_cluster/lc_4/in_2

T_18_18_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g1_3
T_19_18_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst9.un1_cycle_counter_2_cry_1_THRU_CO
T_21_19_wire_logic_cluster/lc_2/out
T_22_19_lc_trk_g1_2
T_22_19_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst9.un1_cycle_counter_2_cry_1
T_21_19_wire_logic_cluster/lc_1/cout
T_21_19_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.un2_dir_mem_3_cry_4
T_10_11_wire_logic_cluster/lc_4/cout
T_10_11_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst9.N_740
T_17_19_wire_logic_cluster/lc_6/out
T_17_13_sp12_v_t_23
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g1_6
T_17_19_wire_logic_cluster/lc_5/in_0

T_17_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_1/in_0

T_17_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_4/in_1

T_17_19_wire_logic_cluster/lc_6/out
T_17_13_sp12_v_t_23
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_1/in_0

T_17_19_wire_logic_cluster/lc_6/out
T_17_13_sp12_v_t_23
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst9.data_to_send_10_0_0_0_4
T_17_16_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_47
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst9.data_to_send_10_0_0_1_0
T_17_19_wire_logic_cluster/lc_5/out
T_16_19_sp4_h_l_2
T_19_15_sp4_v_t_39
T_18_17_lc_trk_g0_2
T_18_17_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst.dir_mem_2_RNO_0Z0Z_9
T_17_13_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g3_1
T_16_12_input_2_4
T_16_12_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.dir_energia_s_4
T_17_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_0
T_12_22_sp4_h_l_8
T_15_18_sp4_v_t_45
T_14_20_lc_trk_g2_0
T_14_20_input_2_4
T_14_20_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.un2_dir_mem_2_cry_8
T_17_13_wire_logic_cluster/lc_0/cout
T_17_13_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.dir_energia_cry_3
T_17_22_wire_logic_cluster/lc_3/cout
T_17_22_wire_logic_cluster/lc_4/in_3

Net : b2v_inst.N_577_i
T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_20_14_sp4_h_l_9
T_19_14_sp4_v_t_38
T_19_18_sp4_v_t_43
T_16_22_sp4_h_l_6
T_15_22_sp4_v_t_43
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/cen

T_16_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_47
T_17_18_sp4_v_t_36
T_14_22_sp4_h_l_1
T_13_22_sp4_v_t_42
T_13_23_lc_trk_g2_2
T_13_23_wire_logic_cluster/lc_6/cen

T_16_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_47
T_17_18_sp4_v_t_36
T_14_22_sp4_h_l_1
T_13_22_sp4_v_t_42
T_13_23_lc_trk_g2_2
T_13_23_wire_logic_cluster/lc_6/cen

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_20_14_sp4_h_l_9
T_19_14_sp4_v_t_38
T_19_18_sp4_v_t_43
T_19_22_sp4_v_t_43
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_16_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_47
T_17_18_sp4_v_t_47
T_14_22_sp4_h_l_3
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_1/cen

T_16_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_47
T_17_18_sp4_v_t_47
T_14_22_sp4_h_l_3
T_13_22_lc_trk_g1_3
T_13_22_wire_logic_cluster/lc_4/cen

T_16_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_47
T_17_18_sp4_v_t_47
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_16_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_47
T_17_18_sp4_v_t_47
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_16_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_47
T_17_18_sp4_v_t_47
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_16_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_47
T_17_18_sp4_v_t_47
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_16_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_47
T_17_18_sp4_v_t_47
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_20_14_sp4_h_l_9
T_19_14_sp4_v_t_38
T_19_18_sp4_v_t_43
T_18_21_lc_trk_g3_3
T_18_21_wire_logic_cluster/lc_0/cen

T_16_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_1
T_13_10_sp4_v_t_43
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_16_14_wire_logic_cluster/lc_2/out
T_14_14_sp4_h_l_1
T_13_10_sp4_v_t_43
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

End 

Net : b2v_inst_cantidad_temp_5
T_14_16_wire_logic_cluster/lc_0/out
T_11_16_sp12_h_l_0
T_20_16_sp4_h_l_11
T_23_16_sp4_v_t_46
T_23_20_lc_trk_g0_3
T_23_20_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_0/out
T_11_16_sp12_h_l_0
T_16_16_sp4_h_l_7
T_18_16_lc_trk_g3_2
T_18_16_input_2_3
T_18_16_wire_logic_cluster/lc_3/in_2

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst.un16_data_ram_cantidad_o_cry_4_c_RNIDGFOZ0
T_23_20_wire_logic_cluster/lc_4/out
T_24_21_lc_trk_g3_4
T_24_21_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.dir_mem_1Z0Z_7
T_14_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_41
T_15_15_lc_trk_g0_1
T_15_15_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst9.data_to_send_10_0_0_1_4
T_18_16_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g0_0
T_18_15_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst.dir_mem_1_RNO_0Z0Z_10
T_12_12_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_42
T_13_13_sp4_h_l_1
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.un2_dir_mem_1_cry_8
T_12_12_wire_logic_cluster/lc_0/cout
T_12_12_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.un4_cuenta_cry_2
T_17_18_wire_logic_cluster/lc_1/cout
T_17_18_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.N_488_cascade_
T_15_15_wire_logic_cluster/lc_4/ltout
T_15_15_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.un4_cuenta_cry_2_c_RNIBZ0Z268
T_17_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_5/in_1

T_17_18_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g1_2
T_17_17_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.dir_energia_cry_5
T_17_22_wire_logic_cluster/lc_5/cout
T_17_22_wire_logic_cluster/lc_6/in_3

Net : b2v_inst.dir_energia_s_7
T_17_22_wire_logic_cluster/lc_7/out
T_18_21_sp4_v_t_47
T_15_21_sp4_h_l_4
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.dir_energia_cry_6
T_17_22_wire_logic_cluster/lc_6/cout
T_17_22_wire_logic_cluster/lc_7/in_3

Net : b2v_inst.dir_energia_s_6
T_17_22_wire_logic_cluster/lc_6/out
T_18_21_sp4_v_t_45
T_15_21_sp4_h_l_8
T_14_21_lc_trk_g1_0
T_14_21_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst9.un1_cycle_counter_2_cry_0_THRU_CO
T_21_19_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst9.un1_cycle_counter_2_cry_0
T_21_19_wire_logic_cluster/lc_0/cout
T_21_19_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.un2_dir_mem_2_cry_6
T_17_12_wire_logic_cluster/lc_6/cout
T_17_12_wire_logic_cluster/lc_7/in_3

Net : b2v_inst.dir_mem_2_RNO_0Z0Z_7
T_17_12_wire_logic_cluster/lc_7/out
T_17_12_sp4_h_l_3
T_16_12_lc_trk_g1_3
T_16_12_input_2_2
T_16_12_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.dir_mem_1_RNO_0Z0Z_6
T_12_11_wire_logic_cluster/lc_5/out
T_4_11_sp12_h_l_1
T_15_0_span12_vert_21
T_15_8_sp4_v_t_36
T_14_12_lc_trk_g1_1
T_14_12_input_2_2
T_14_12_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.un2_dir_mem_1_cry_4
T_12_11_wire_logic_cluster/lc_4/cout
T_12_11_wire_logic_cluster/lc_5/in_3

Net : b2v_inst.un9_indice_0_a2_3
T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_45
T_13_17_sp4_v_t_46
T_14_21_sp4_h_l_5
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_0/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_45
T_13_17_sp4_v_t_46
T_14_21_sp4_h_l_5
T_16_21_lc_trk_g3_0
T_16_21_input_2_1
T_16_21_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_45
T_13_17_sp4_v_t_46
T_14_21_sp4_h_l_5
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_2/in_3

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_17_9_sp4_v_t_45
T_17_11_lc_trk_g2_0
T_17_11_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst9.cycle_counterZ0Z_2
T_22_19_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g2_0
T_21_19_wire_logic_cluster/lc_6/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g2_0
T_21_19_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g3_0
T_21_19_wire_logic_cluster/lc_2/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g0_0
T_22_19_input_2_0
T_22_19_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst_data_a_escribir_4
T_20_18_wire_logic_cluster/lc_3/out
T_20_17_sp4_v_t_38
T_17_17_sp4_h_l_9
T_16_17_sp4_v_t_38
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_1/in_3

T_20_18_wire_logic_cluster/lc_3/out
T_20_17_sp4_v_t_38
T_17_17_sp4_h_l_9
T_16_17_sp4_v_t_38
T_15_19_lc_trk_g0_3
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

T_20_18_wire_logic_cluster/lc_3/out
T_20_17_sp4_v_t_38
T_21_21_sp4_h_l_9
T_23_21_lc_trk_g2_4
T_23_21_input_2_4
T_23_21_wire_logic_cluster/lc_4/in_2

T_20_18_wire_logic_cluster/lc_3/out
T_20_17_sp12_v_t_22
T_9_17_sp12_h_l_1
T_15_17_sp4_h_l_6
T_14_17_sp4_v_t_43
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_4/in_0

T_20_18_wire_logic_cluster/lc_3/out
T_20_17_sp12_v_t_22
T_9_17_sp12_h_l_1
T_15_17_sp4_h_l_6
T_18_13_sp4_v_t_37
T_18_15_lc_trk_g2_0
T_18_15_input_2_6
T_18_15_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.state_ns_i_0_a2_11_o2_4_0_1_3
T_14_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst9.data_to_send_10_0_0_2_0
T_18_16_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g1_4
T_18_17_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst.state_ns_a3_i_0_a2_5_1
T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.N_442_i
T_12_12_wire_logic_cluster/lc_7/out
T_12_11_sp4_v_t_46
T_9_11_sp4_h_l_11
T_13_11_sp4_h_l_7
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_2/cen

T_12_12_wire_logic_cluster/lc_7/out
T_12_11_sp4_v_t_46
T_9_11_sp4_h_l_11
T_13_11_sp4_h_l_7
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_2/cen

T_12_12_wire_logic_cluster/lc_7/out
T_12_11_sp4_v_t_46
T_9_11_sp4_h_l_11
T_13_11_sp4_h_l_7
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_2/cen

T_12_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_11
T_14_12_sp4_h_l_11
T_18_12_sp4_h_l_2
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_12_12_wire_logic_cluster/lc_7/out
T_12_11_sp4_v_t_46
T_13_11_sp4_h_l_11
T_17_11_sp4_h_l_11
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_7/cen

T_12_12_wire_logic_cluster/lc_7/out
T_12_11_sp4_v_t_46
T_13_11_sp4_h_l_11
T_17_11_sp4_h_l_11
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_7/cen

T_12_12_wire_logic_cluster/lc_7/out
T_12_11_sp4_v_t_46
T_13_11_sp4_h_l_11
T_14_11_lc_trk_g3_3
T_14_11_wire_logic_cluster/lc_2/cen

T_12_12_wire_logic_cluster/lc_7/out
T_12_10_sp4_v_t_43
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_1/cen

T_12_12_wire_logic_cluster/lc_7/out
T_12_10_sp4_v_t_43
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_1/cen

T_12_12_wire_logic_cluster/lc_7/out
T_12_10_sp4_v_t_43
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_1/cen

T_12_12_wire_logic_cluster/lc_7/out
T_12_10_sp4_v_t_43
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_1/cen

End 

Net : b2v_inst1.N_49
T_11_20_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_6/in_3

T_11_20_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_45
T_12_18_sp4_h_l_8
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst1.r_Bit_IndexZ0Z_2
T_11_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_40
T_11_20_lc_trk_g2_0
T_11_20_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_40
T_11_15_sp4_v_t_45
T_11_18_lc_trk_g0_5
T_11_18_wire_logic_cluster/lc_7/in_0

T_11_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_40
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_0/in_1

T_11_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_40
T_11_15_sp4_v_t_45
T_11_18_lc_trk_g0_5
T_11_18_wire_logic_cluster/lc_0/in_3

T_11_20_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g1_4
T_11_21_wire_logic_cluster/lc_7/in_0

T_11_20_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_7/in_0

T_11_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_6/in_0

T_11_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g1_4
T_12_20_wire_logic_cluster/lc_4/in_1

T_11_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g3_4
T_11_20_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst1.m13_i_2
T_12_19_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_40
T_14_17_sp4_h_l_10
T_17_13_sp4_v_t_41
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst_data_a_escribir_5
T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_23_17_sp4_h_l_3
T_19_17_sp4_h_l_6
T_18_17_sp4_v_t_43
T_17_21_lc_trk_g1_6
T_17_21_input_2_1
T_17_21_wire_logic_cluster/lc_1/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_23_17_sp4_h_l_3
T_22_17_sp4_v_t_38
T_23_21_sp4_h_l_9
T_24_21_lc_trk_g3_1
T_24_21_input_2_4
T_24_21_wire_logic_cluster/lc_4/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_23_17_sp4_h_l_3
T_24_17_lc_trk_g2_3
T_24_17_wire_logic_cluster/lc_1/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_23_17_sp4_h_l_3
T_19_17_sp4_h_l_11
T_15_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_20_lc_trk_g1_2
T_14_20_input_2_7
T_14_20_wire_logic_cluster/lc_7/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_17_16_sp12_h_l_0
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst9.cycle_counterZ0Z_1
T_21_19_wire_logic_cluster/lc_7/out
T_21_19_lc_trk_g2_7
T_21_19_wire_logic_cluster/lc_6/in_1

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_lc_trk_g2_7
T_21_19_input_2_5
T_21_19_wire_logic_cluster/lc_5/in_2

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_lc_trk_g2_7
T_21_19_input_2_1
T_21_19_wire_logic_cluster/lc_1/in_2

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_lc_trk_g2_7
T_21_19_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_8_6_0_
T_12_12_wire_logic_cluster/carry_in_mux/cout
T_12_12_wire_logic_cluster/lc_0/in_3

Net : b2v_inst.dir_mem_1_RNO_0Z0Z_9
T_12_12_wire_logic_cluster/lc_0/out
T_13_9_sp4_v_t_41
T_14_13_sp4_h_l_4
T_14_13_lc_trk_g1_1
T_14_13_input_2_6
T_14_13_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst9.cycle_counterZ0Z_3
T_21_19_wire_logic_cluster/lc_3/out
T_21_19_lc_trk_g1_3
T_21_19_input_2_6
T_21_19_wire_logic_cluster/lc_6/in_2

T_21_19_wire_logic_cluster/lc_3/out
T_21_19_lc_trk_g1_3
T_21_19_wire_logic_cluster/lc_5/in_1

T_21_19_wire_logic_cluster/lc_3/out
T_21_19_lc_trk_g0_3
T_21_19_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst1.N_58_i_cascade_
T_12_19_wire_logic_cluster/lc_0/ltout
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.un2_dir_mem_2_cry_5
T_17_12_wire_logic_cluster/lc_5/cout
T_17_12_wire_logic_cluster/lc_6/in_3

Net : b2v_inst.dir_mem_2_RNO_0Z0Z_6
T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp4_h_l_4
T_15_12_lc_trk_g1_4
T_15_12_input_2_7
T_15_12_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst_state_1
T_19_18_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_40
T_16_17_sp4_h_l_11
T_12_17_sp4_h_l_11
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_1/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_3/in_1

T_19_18_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_40
T_16_17_sp4_h_l_11
T_12_17_sp4_h_l_11
T_12_17_lc_trk_g0_6
T_12_17_wire_logic_cluster/lc_5/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_5/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_17_18_sp4_h_l_5
T_16_18_sp4_v_t_46
T_16_19_lc_trk_g3_6
T_16_19_wire_logic_cluster/lc_6/in_1

T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.g0_1_0_cascade_
T_13_17_wire_logic_cluster/lc_1/ltout
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst_state_2
T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_9
T_12_17_sp4_h_l_5
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_9
T_12_17_sp4_h_l_5
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_36
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_5/in_3

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g3_6
T_19_18_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst1.N_119
T_12_17_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_6
T_15_17_sp4_h_l_2
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_6
T_15_17_sp4_h_l_2
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst_state_12
T_19_18_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g2_5
T_19_18_input_2_3
T_19_18_wire_logic_cluster/lc_3/in_2

T_19_18_wire_logic_cluster/lc_5/out
T_19_17_sp4_v_t_42
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_4
T_12_17_lc_trk_g0_1
T_12_17_input_2_5
T_12_17_wire_logic_cluster/lc_5/in_2

T_19_18_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_5/out
T_19_17_sp4_v_t_42
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_1
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_7/in_0

T_19_18_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_5/in_0

End 

Net : SYNTHESIZED_WIRE_1_5
T_25_23_wire_bram/ram/RDATA_11
T_26_19_sp4_v_t_44
T_23_19_sp4_h_l_9
T_19_19_sp4_h_l_0
T_15_19_sp4_h_l_3
T_14_15_sp4_v_t_45
T_14_16_lc_trk_g3_5
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.N_618_3
T_12_17_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst1.r_SM_MainZ0Z_1
T_16_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_36
T_14_19_sp4_h_l_1
T_10_19_sp4_h_l_9
T_12_19_lc_trk_g3_4
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_36
T_14_19_sp4_h_l_1
T_10_19_sp4_h_l_9
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_36
T_14_19_sp4_h_l_1
T_13_15_sp4_v_t_36
T_12_18_lc_trk_g2_4
T_12_18_input_2_4
T_12_18_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_9_17_sp12_h_l_0
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_9_sp12_v_t_23
T_5_21_sp12_h_l_0
T_11_21_lc_trk_g0_7
T_11_21_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_36
T_18_15_sp4_h_l_6
T_17_15_lc_trk_g0_6
T_17_15_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_0
T_11_17_sp4_h_l_8
T_10_17_sp4_v_t_45
T_10_20_lc_trk_g1_5
T_10_20_input_2_4
T_10_20_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_36
T_14_19_sp4_h_l_1
T_10_19_sp4_h_l_9
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.dir_energia_s_5
T_17_22_wire_logic_cluster/lc_5/out
T_18_20_sp4_v_t_38
T_15_20_sp4_h_l_9
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.dir_energia_cry_4
T_17_22_wire_logic_cluster/lc_4/cout
T_17_22_wire_logic_cluster/lc_5/in_3

Net : b2v_inst.dir_energia_s_3
T_17_22_wire_logic_cluster/lc_3/out
T_15_22_sp4_h_l_3
T_14_18_sp4_v_t_38
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst.dir_energia_cry_2
T_17_22_wire_logic_cluster/lc_2/cout
T_17_22_wire_logic_cluster/lc_3/in_3

Net : b2v_inst9.data_to_send_10_0_0_1_1
T_18_19_wire_logic_cluster/lc_1/out
T_18_8_sp12_v_t_22
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.state18_li_0_cascade_
T_16_18_wire_logic_cluster/lc_6/ltout
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.state_RNO_0Z0Z_29
T_15_15_wire_logic_cluster/lc_7/out
T_15_15_sp4_h_l_3
T_14_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.dir_mem_2_RNO_0Z0Z_5
T_17_12_wire_logic_cluster/lc_5/out
T_16_12_sp4_h_l_2
T_15_12_lc_trk_g0_2
T_15_12_input_2_6
T_15_12_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.un2_dir_mem_2_cry_4
T_17_12_wire_logic_cluster/lc_4/cout
T_17_12_wire_logic_cluster/lc_5/in_3

Net : b2v_inst_energia_temp_12
T_14_23_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_40
T_16_21_sp4_h_l_5
T_18_21_lc_trk_g3_0
T_18_21_wire_logic_cluster/lc_4/in_1

T_14_23_wire_logic_cluster/lc_6/out
T_14_20_sp4_v_t_36
T_14_16_sp4_v_t_44
T_15_16_sp4_h_l_2
T_17_16_lc_trk_g3_7
T_17_16_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst_data_a_escribir_3
T_20_17_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_46
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_46
T_16_13_lc_trk_g3_6
T_16_13_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_46
T_21_20_sp4_h_l_5
T_17_20_sp4_h_l_8
T_16_20_lc_trk_g0_0
T_16_20_input_2_4
T_16_20_wire_logic_cluster/lc_4/in_2

T_20_17_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_46
T_21_20_sp4_h_l_5
T_24_20_sp4_v_t_47
T_23_21_lc_trk_g3_7
T_23_21_input_2_6
T_23_21_wire_logic_cluster/lc_6/in_2

T_20_17_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_46
T_21_20_sp4_h_l_5
T_17_20_sp4_h_l_8
T_13_20_sp4_h_l_4
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_46
T_17_16_sp4_h_l_5
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_5/in_0

End 

Net : leds_c_1
T_8_13_wire_bram/ram/RDATA_11
T_8_12_sp4_v_t_40
T_8_16_sp4_v_t_40
T_9_20_sp4_h_l_5
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_1
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_1/in_3

T_8_13_wire_bram/ram/RDATA_11
T_8_12_sp4_v_t_40
T_5_12_sp4_h_l_11
T_4_8_sp4_v_t_41
T_4_4_sp4_v_t_42
T_0_4_span4_horz_1
T_0_4_lc_trk_g1_1
T_0_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : b2v_inst.dir_mem_3_RNO_0Z0Z_9
T_10_11_wire_logic_cluster/lc_4/out
T_10_9_sp4_v_t_37
T_11_13_sp4_h_l_6
T_12_13_lc_trk_g3_6
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.un16_data_ram_cantidad_o_cry_3_c_RNIBDEOZ0
T_23_20_wire_logic_cluster/lc_3/out
T_23_21_lc_trk_g0_3
T_23_21_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.un16_data_ram_cantidad_o_cry_3
T_23_20_wire_logic_cluster/lc_2/cout
T_23_20_wire_logic_cluster/lc_3/in_3

Net : b2v_inst_cantidad_temp_1
T_23_19_wire_logic_cluster/lc_4/out
T_23_20_lc_trk_g1_4
T_23_20_wire_logic_cluster/lc_0/in_1

T_23_19_wire_logic_cluster/lc_4/out
T_22_19_sp4_h_l_0
T_18_19_sp4_h_l_0
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_24_20_lc_trk_g3_4
T_24_20_wire_logic_cluster/lc_0/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_19_lc_trk_g1_4
T_23_19_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst.un2_dir_mem_3_cry_3
T_10_11_wire_logic_cluster/lc_3/cout
T_10_11_wire_logic_cluster/lc_4/in_3

Net : b2v_inst_data_a_escribir_1
T_20_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_38
T_17_13_sp4_h_l_9
T_16_9_sp4_v_t_39
T_16_10_lc_trk_g3_7
T_16_10_wire_logic_cluster/lc_0/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_20_15_sp4_v_t_46
T_17_15_sp4_h_l_11
T_16_15_lc_trk_g1_3
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

T_20_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_38
T_17_17_sp4_h_l_8
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_6/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_20_15_sp4_v_t_46
T_21_19_sp4_h_l_5
T_24_19_sp4_v_t_40
T_24_20_lc_trk_g3_0
T_24_20_wire_logic_cluster/lc_1/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_19_16_sp4_h_l_6
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_0
T_14_20_lc_trk_g1_0
T_14_20_input_2_5
T_14_20_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.g0_4_5
T_13_21_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g0_3
T_13_21_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst_cantidad_temp_0
T_23_19_wire_logic_cluster/lc_3/out
T_23_20_lc_trk_g1_3
T_23_20_input_2_0
T_23_20_wire_logic_cluster/lc_0/in_2

T_23_19_wire_logic_cluster/lc_3/out
T_17_19_sp12_h_l_1
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_5/in_3

T_23_19_wire_logic_cluster/lc_3/out
T_24_20_lc_trk_g2_3
T_24_20_wire_logic_cluster/lc_0/in_1

T_23_19_wire_logic_cluster/lc_3/out
T_24_19_lc_trk_g1_3
T_24_19_wire_logic_cluster/lc_7/in_3

T_23_19_wire_logic_cluster/lc_3/out
T_23_19_lc_trk_g0_3
T_23_19_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst.dir_mem_3_RNO_0Z0Z_6
T_10_11_wire_logic_cluster/lc_1/out
T_9_11_sp4_h_l_10
T_13_11_sp4_h_l_6
T_12_11_sp4_v_t_37
T_12_14_lc_trk_g1_5
T_12_14_input_2_4
T_12_14_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.un2_dir_mem_2_cry_1
T_17_12_wire_logic_cluster/lc_1/cout
T_17_12_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.dir_mem_2_RNO_0Z0Z_2
T_17_12_wire_logic_cluster/lc_2/out
T_18_8_sp4_v_t_40
T_15_12_sp4_h_l_10
T_15_12_lc_trk_g0_7
T_15_12_input_2_1
T_15_12_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.un2_dir_mem_3_cry_0
T_10_11_wire_logic_cluster/lc_0/cout
T_10_11_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.N_828_cascade_
T_16_20_wire_logic_cluster/lc_0/ltout
T_16_20_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst_data_a_escribir_7
T_22_18_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_44
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_0
T_18_17_sp4_v_t_37
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_2/in_1

T_22_18_wire_logic_cluster/lc_6/out
T_21_18_sp12_h_l_0
T_24_18_lc_trk_g1_0
T_24_18_wire_logic_cluster/lc_1/in_0

T_22_18_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_44
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_0
T_18_17_sp4_v_t_37
T_15_21_sp4_h_l_5
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_3/in_1

T_22_18_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_44
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_0
T_18_17_lc_trk_g0_0
T_18_17_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.dir_mem_3_RNO_0Z0Z_8
T_10_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_11
T_13_11_sp4_v_t_46
T_12_13_lc_trk_g0_0
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst1.m16_0_o2_cascade_
T_12_19_wire_logic_cluster/lc_5/ltout
T_12_19_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.dir_mem_2_RNO_0Z0Z_4
T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_15_12_lc_trk_g1_0
T_15_12_input_2_5
T_15_12_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.un2_dir_mem_2_cry_3
T_17_12_wire_logic_cluster/lc_3/cout
T_17_12_wire_logic_cluster/lc_4/in_3

Net : b2v_inst_data_a_escribir_0
T_20_16_wire_logic_cluster/lc_3/out
T_14_16_sp12_h_l_1
T_14_16_sp4_h_l_0
T_17_12_sp4_v_t_37
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_0/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_14_16_sp12_h_l_1
T_14_16_sp4_h_l_0
T_13_16_sp4_v_t_37
T_13_20_lc_trk_g0_0
T_13_20_wire_logic_cluster/lc_7/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_14_16_sp12_h_l_1
T_22_16_sp4_h_l_8
T_25_16_sp4_v_t_36
T_24_19_lc_trk_g2_4
T_24_19_wire_logic_cluster/lc_7/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_21_13_sp4_v_t_47
T_21_9_sp4_v_t_43
T_22_9_sp4_h_l_11
T_24_9_lc_trk_g3_6
T_24_9_wire_logic_cluster/lc_7/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_14_16_sp12_h_l_1
T_18_16_lc_trk_g0_2
T_18_16_input_2_4
T_18_16_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.un2_dir_mem_3_cry_2
T_10_11_wire_logic_cluster/lc_2/cout
T_10_11_wire_logic_cluster/lc_3/in_3

Net : SYNTHESIZED_WIRE_3_0
T_25_8_wire_bram/ram/RDATA_3
T_25_7_sp4_v_t_40
T_22_11_sp4_h_l_10
T_18_11_sp4_h_l_1
T_21_11_sp4_v_t_36
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_0/in_0

T_25_8_wire_bram/ram/RDATA_3
T_25_7_sp4_v_t_40
T_22_11_sp4_h_l_10
T_18_11_sp4_h_l_1
T_21_11_sp4_v_t_36
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_7/in_3

T_25_8_wire_bram/ram/RDATA_3
T_25_7_sp4_v_t_40
T_22_11_sp4_h_l_10
T_21_7_sp4_v_t_38
T_20_10_lc_trk_g2_6
T_20_10_wire_logic_cluster/lc_2/in_0

T_25_8_wire_bram/ram/RDATA_3
T_25_7_sp4_v_t_40
T_22_11_sp4_h_l_10
T_18_11_sp4_h_l_1
T_20_11_lc_trk_g3_4
T_20_11_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_5_14_0_
T_9_20_wire_logic_cluster/carry_in_mux/cout
T_9_20_wire_logic_cluster/lc_0/in_3

Net : b2v_inst1.N_47
T_11_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_36
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_36
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_2/in_1

T_11_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_36
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst.un2_dir_mem_1_cry_6
T_12_11_wire_logic_cluster/lc_6/cout
T_12_11_wire_logic_cluster/lc_7/in_3

Net : b2v_inst.dir_mem_1_RNO_0Z0Z_8
T_12_11_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_43
T_13_13_sp4_h_l_6
T_14_13_lc_trk_g3_6
T_14_13_input_2_5
T_14_13_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst_cantidad_temp_2
T_22_21_wire_logic_cluster/lc_6/out
T_23_20_lc_trk_g2_6
T_23_20_wire_logic_cluster/lc_1/in_1

T_22_21_wire_logic_cluster/lc_6/out
T_22_19_sp4_v_t_41
T_19_19_sp4_h_l_10
T_18_19_lc_trk_g1_2
T_18_19_wire_logic_cluster/lc_4/in_3

T_22_21_wire_logic_cluster/lc_6/out
T_22_21_lc_trk_g3_6
T_22_21_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst1.r_Bit_IndexZ0Z_0
T_11_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_0/in_3

T_11_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_2/in_3

T_11_20_wire_logic_cluster/lc_7/out
T_11_21_lc_trk_g1_7
T_11_21_wire_logic_cluster/lc_3/in_3

T_11_20_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_38
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g3_7
T_12_21_wire_logic_cluster/lc_1/in_3

T_11_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_3/in_0

T_11_20_wire_logic_cluster/lc_7/out
T_11_21_lc_trk_g1_7
T_11_21_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_38
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_7/in_0

T_11_20_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_38
T_11_21_lc_trk_g0_3
T_11_21_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.dir_energia_cry_1
T_17_22_wire_logic_cluster/lc_1/cout
T_17_22_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.dir_energia_s_2
T_17_22_wire_logic_cluster/lc_2/out
T_15_22_sp4_h_l_1
T_14_18_sp4_v_t_36
T_14_20_lc_trk_g2_1
T_14_20_input_2_3
T_14_20_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.N_655_cascade_
T_17_17_wire_logic_cluster/lc_1/ltout
T_17_17_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.un16_data_ram_cantidad_o_cry_4
T_23_20_wire_logic_cluster/lc_3/cout
T_23_20_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.N_362_i
T_13_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_13_14_sp4_h_l_2
T_12_10_sp4_v_t_42
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_13_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_13_14_sp4_h_l_2
T_12_10_sp4_v_t_42
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_13_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_13_14_sp4_h_l_2
T_12_10_sp4_v_t_42
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_13_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_13_14_sp4_h_l_2
T_12_10_sp4_v_t_42
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_13_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_13_14_sp4_h_l_2
T_12_10_sp4_v_t_42
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_13_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_13_14_sp4_h_l_2
T_12_10_sp4_v_t_42
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_13_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_13_14_sp4_h_l_2
T_12_10_sp4_v_t_42
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_13_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_13_14_sp4_h_l_2
T_12_14_lc_trk_g0_2
T_12_14_wire_logic_cluster/lc_4/cen

T_13_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_13_14_sp4_h_l_2
T_12_14_lc_trk_g0_2
T_12_14_wire_logic_cluster/lc_4/cen

T_13_14_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_38
T_10_15_sp4_h_l_3
T_11_15_lc_trk_g3_3
T_11_15_wire_logic_cluster/lc_0/cen

T_13_14_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_47
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_0/cen

End 

Net : b2v_inst1.r_Bit_IndexZ0Z_1
T_11_21_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g1_2
T_11_20_wire_logic_cluster/lc_0/in_1

T_11_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_3/in_1

T_11_21_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g1_2
T_11_20_wire_logic_cluster/lc_2/in_1

T_11_21_wire_logic_cluster/lc_2/out
T_11_11_sp12_v_t_23
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_7/in_1

T_11_21_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g0_2
T_12_21_wire_logic_cluster/lc_1/in_1

T_11_21_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g1_2
T_11_20_input_2_3
T_11_20_wire_logic_cluster/lc_3/in_2

T_11_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_7/in_1

T_11_21_wire_logic_cluster/lc_2/out
T_11_11_sp12_v_t_23
T_11_18_lc_trk_g3_3
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

T_11_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst_data_a_escribir_8
T_22_18_wire_logic_cluster/lc_3/out
T_22_9_sp12_v_t_22
T_11_21_sp12_h_l_1
T_11_21_sp4_h_l_0
T_12_21_lc_trk_g3_0
T_12_21_input_2_7
T_12_21_wire_logic_cluster/lc_7/in_2

T_22_18_wire_logic_cluster/lc_3/out
T_16_18_sp12_h_l_1
T_24_18_lc_trk_g1_2
T_24_18_wire_logic_cluster/lc_0/in_3

T_22_18_wire_logic_cluster/lc_3/out
T_16_18_sp12_h_l_1
T_18_18_lc_trk_g1_6
T_18_18_wire_logic_cluster/lc_4/in_1

T_22_18_wire_logic_cluster/lc_3/out
T_22_9_sp12_v_t_22
T_11_21_sp12_h_l_1
T_14_21_lc_trk_g1_1
T_14_21_input_2_4
T_14_21_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.dir_mem_2_RNO_0Z0Z_3
T_17_12_wire_logic_cluster/lc_3/out
T_15_12_sp4_h_l_3
T_15_12_lc_trk_g1_6
T_15_12_input_2_3
T_15_12_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.un2_dir_mem_2_cry_2
T_17_12_wire_logic_cluster/lc_2/cout
T_17_12_wire_logic_cluster/lc_3/in_3

Net : b2v_inst.un2_dir_mem_3_cry_1
T_10_11_wire_logic_cluster/lc_1/cout
T_10_11_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.dir_mem_3_RNO_0Z0Z_7
T_10_11_wire_logic_cluster/lc_2/out
T_10_11_sp4_h_l_9
T_13_11_sp4_v_t_39
T_12_13_lc_trk_g1_2
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst9.data_to_send_10_0_0_0_1
T_18_18_wire_logic_cluster/lc_6/out
T_18_12_sp12_v_t_23
T_18_15_lc_trk_g2_3
T_18_15_wire_logic_cluster/lc_1/in_0

End 

Net : SYNTHESIZED_WIRE_3_1
T_25_7_wire_bram/ram/RDATA_11
T_25_6_sp4_v_t_40
T_22_10_sp4_h_l_5
T_21_10_sp4_v_t_46
T_21_14_sp4_v_t_46
T_21_17_lc_trk_g0_6
T_21_17_wire_logic_cluster/lc_7/in_3

T_25_7_wire_bram/ram/RDATA_11
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_43
T_23_11_sp4_v_t_44
T_23_15_lc_trk_g1_1
T_23_15_wire_logic_cluster/lc_1/in_3

T_25_7_wire_bram/ram/RDATA_11
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_43
T_20_11_sp4_h_l_6
T_20_11_lc_trk_g1_3
T_20_11_wire_logic_cluster/lc_1/in_3

T_25_7_wire_bram/ram/RDATA_11
T_25_6_sp4_v_t_40
T_22_10_sp4_h_l_5
T_21_10_sp4_v_t_46
T_21_13_lc_trk_g1_6
T_21_13_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst.un2_dir_mem_1_cry_5
T_12_11_wire_logic_cluster/lc_5/cout
T_12_11_wire_logic_cluster/lc_6/in_3

Net : b2v_inst.dir_mem_1_RNO_0Z0Z_7
T_12_11_wire_logic_cluster/lc_6/out
T_13_9_sp4_v_t_40
T_14_13_sp4_h_l_5
T_14_13_lc_trk_g0_0
T_14_13_input_2_4
T_14_13_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.un16_data_ram_cantidad_o_cry_1_c_RNI77COZ0
T_23_20_wire_logic_cluster/lc_1/out
T_23_20_lc_trk_g3_1
T_23_20_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.un16_data_ram_cantidad_o_cry_1
T_23_20_wire_logic_cluster/lc_0/cout
T_23_20_wire_logic_cluster/lc_1/in_3

Net : b2v_inst_cantidad_temp_3
T_24_20_wire_logic_cluster/lc_6/out
T_23_20_lc_trk_g3_6
T_23_20_wire_logic_cluster/lc_2/in_1

T_24_20_wire_logic_cluster/lc_6/out
T_24_19_sp4_v_t_44
T_21_19_sp4_h_l_3
T_17_19_sp4_h_l_3
T_18_19_lc_trk_g2_3
T_18_19_wire_logic_cluster/lc_6/in_1

T_24_20_wire_logic_cluster/lc_6/out
T_24_20_lc_trk_g2_6
T_24_20_wire_logic_cluster/lc_6/in_0

End 

Net : leds_c_3
T_8_15_wire_bram/ram/RDATA_11
T_9_14_sp4_v_t_41
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_10
T_17_18_sp4_v_t_38
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_7/in_3

T_8_15_wire_bram/ram/RDATA_11
T_8_13_sp4_v_t_37
T_5_17_sp4_h_l_5
T_0_17_span4_horz_1
T_0_17_lc_trk_g0_1
T_0_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_c_2
T_8_16_wire_bram/ram/RDATA_3
T_7_16_sp4_h_l_0
T_11_16_sp4_h_l_8
T_14_16_sp4_v_t_36
T_15_20_sp4_h_l_1
T_17_20_lc_trk_g3_4
T_17_20_wire_logic_cluster/lc_6/in_3

T_8_16_wire_bram/ram/RDATA_3
T_0_16_span12_horz_0
T_0_16_lc_trk_g0_0
T_0_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : leds_c_13
T_8_25_wire_bram/ram/RDATA_11
T_9_23_sp4_v_t_36
T_10_23_sp4_h_l_6
T_14_23_sp4_h_l_2
T_17_19_sp4_v_t_39
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_5/in_3

T_8_25_wire_bram/ram/RDATA_11
T_8_23_sp4_v_t_37
T_5_27_sp4_h_l_5
T_0_27_span4_horz_8
T_0_27_lc_trk_g1_0
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_c_0
T_8_14_wire_bram/ram/RDATA_3
T_9_13_sp4_v_t_41
T_10_17_sp4_h_l_10
T_14_17_sp4_h_l_1
T_17_17_sp4_v_t_43
T_17_20_lc_trk_g0_3
T_17_20_wire_logic_cluster/lc_0/in_3

T_8_14_wire_bram/ram/RDATA_3
T_9_14_sp12_h_l_0
T_8_14_sp12_v_t_23
T_8_26_sp12_v_t_23
T_8_33_lc_trk_g1_3
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_3_2
T_25_10_wire_bram/ram/RDATA_3
T_25_8_sp4_v_t_37
T_25_12_sp4_v_t_38
T_22_12_sp4_h_l_3
T_18_12_sp4_h_l_3
T_19_12_lc_trk_g3_3
T_19_12_wire_logic_cluster/lc_3/in_3

T_25_10_wire_bram/ram/RDATA_3
T_24_10_sp4_h_l_0
T_23_10_sp4_v_t_37
T_23_14_sp4_v_t_38
T_23_15_lc_trk_g3_6
T_23_15_wire_logic_cluster/lc_2/in_3

T_25_10_wire_bram/ram/RDATA_3
T_26_10_sp4_h_l_8
T_22_10_sp4_h_l_8
T_21_10_sp4_v_t_45
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_3/in_3

T_25_10_wire_bram/ram/RDATA_3
T_25_8_sp4_v_t_37
T_25_12_sp4_v_t_38
T_22_16_sp4_h_l_3
T_23_16_lc_trk_g2_3
T_23_16_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst9.data_to_send_10_0_0_1_2
T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g0_4
T_18_19_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst4.un1_pix_count_int_0_sqmuxa_8_cascade_
T_7_19_wire_logic_cluster/lc_5/ltout
T_7_19_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst_data_a_escribir_2
T_22_16_wire_logic_cluster/lc_6/out
T_22_16_sp4_h_l_1
T_18_16_sp4_h_l_4
T_17_16_sp4_v_t_41
T_16_20_lc_trk_g1_4
T_16_20_wire_logic_cluster/lc_1/in_0

T_22_16_wire_logic_cluster/lc_6/out
T_22_16_sp4_h_l_1
T_21_16_sp4_v_t_42
T_22_20_sp4_h_l_7
T_23_20_lc_trk_g2_7
T_23_20_input_2_5
T_23_20_wire_logic_cluster/lc_5/in_2

T_22_16_wire_logic_cluster/lc_6/out
T_13_16_sp12_h_l_0
T_24_4_sp12_v_t_23
T_24_12_lc_trk_g3_0
T_24_12_wire_logic_cluster/lc_3/in_0

T_22_16_wire_logic_cluster/lc_6/out
T_22_15_sp4_v_t_44
T_19_19_sp4_h_l_9
T_15_19_sp4_h_l_9
T_14_19_sp4_v_t_44
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_6/out
T_22_15_sp4_v_t_44
T_19_19_sp4_h_l_9
T_18_19_lc_trk_g1_1
T_18_19_input_2_2
T_18_19_wire_logic_cluster/lc_2/in_2

End 

Net : leds_c_8
T_8_22_wire_bram/ram/RDATA_3
T_9_22_sp12_h_l_0
T_16_22_sp4_h_l_9
T_19_18_sp4_v_t_44
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_6/in_3

T_8_22_wire_bram/ram/RDATA_3
T_8_20_sp4_v_t_37
T_5_20_sp4_h_l_0
T_0_20_span4_horz_8
T_0_20_lc_trk_g0_0
T_0_20_wire_io_cluster/io_0/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_3_7
T_25_13_wire_bram/ram/RDATA_11
T_18_13_sp12_h_l_0
T_17_13_sp4_h_l_1
T_20_13_sp4_v_t_36
T_20_14_lc_trk_g3_4
T_20_14_wire_logic_cluster/lc_0/in_3

T_25_13_wire_bram/ram/RDATA_11
T_18_13_sp12_h_l_0
T_17_13_sp4_h_l_1
T_20_13_sp4_v_t_36
T_20_15_lc_trk_g2_1
T_20_15_wire_logic_cluster/lc_6/in_3

T_25_13_wire_bram/ram/RDATA_11
T_18_13_sp12_h_l_0
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_3/in_1

T_25_13_wire_bram/ram/RDATA_11
T_18_13_sp12_h_l_0
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst9.un1_cycle_counter_2_cry_2
T_21_19_wire_logic_cluster/lc_2/cout
T_21_19_wire_logic_cluster/lc_3/in_3

End 

Net : leds_c_9
T_8_21_wire_bram/ram/RDATA_11
T_9_19_sp4_v_t_36
T_10_23_sp4_h_l_1
T_14_23_sp4_h_l_1
T_18_23_sp4_h_l_4
T_19_23_lc_trk_g2_4
T_19_23_wire_logic_cluster/lc_5/in_3

T_8_21_wire_bram/ram/RDATA_11
T_9_21_sp4_h_l_8
T_5_21_sp4_h_l_11
T_0_21_span4_horz_7
T_0_21_span4_vert_t_13
T_0_22_lc_trk_g1_5
T_0_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : b2v_inst.un3_dir_mem_cry_9
T_12_16_wire_logic_cluster/lc_1/cout
T_12_16_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst.N_514_cascade_
T_15_19_wire_logic_cluster/lc_0/ltout
T_15_19_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst9.fsm_state_srsts_1_0
T_20_21_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g2_5
T_19_21_wire_logic_cluster/lc_3/in_0

End 

Net : SYNTHESIZED_WIRE_3_9
T_25_15_wire_bram/ram/RDATA_11
T_25_13_sp4_v_t_37
T_22_13_sp4_h_l_0
T_21_13_sp4_v_t_43
T_20_14_lc_trk_g3_3
T_20_14_wire_logic_cluster/lc_2/in_0

T_25_15_wire_bram/ram/RDATA_11
T_25_13_sp4_v_t_37
T_22_13_sp4_h_l_0
T_18_13_sp4_h_l_8
T_20_13_lc_trk_g2_5
T_20_13_wire_logic_cluster/lc_4/in_3

T_25_15_wire_bram/ram/RDATA_11
T_25_13_sp4_v_t_37
T_22_13_sp4_h_l_0
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_5/in_0

T_25_15_wire_bram/ram/RDATA_11
T_25_13_sp4_v_t_37
T_22_17_sp4_h_l_0
T_23_17_lc_trk_g3_0
T_23_17_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst.dir_energia_s_1
T_17_22_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_46
T_15_20_sp4_h_l_5
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.dir_energia_cry_0
T_17_22_wire_logic_cluster/lc_0/cout
T_17_22_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.un16_data_ram_cantidad_o_cry_2
T_23_20_wire_logic_cluster/lc_1/cout
T_23_20_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.un16_data_ram_cantidad_o_cry_2_c_RNI9ADOZ0
T_23_20_wire_logic_cluster/lc_2/out
T_23_21_lc_trk_g1_2
T_23_21_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst4.un1_pix_count_int_cry_6
T_9_19_wire_logic_cluster/lc_6/cout
T_9_19_wire_logic_cluster/lc_7/in_3

Net : b2v_inst1.m16_0_o2
T_12_19_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_42
T_13_18_sp4_h_l_0
T_16_14_sp4_v_t_43
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_4/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g0_5
T_12_19_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst1.r_SM_Main_d_4
T_11_21_wire_logic_cluster/lc_1/out
T_11_17_sp4_v_t_39
T_11_20_lc_trk_g0_7
T_11_20_wire_logic_cluster/lc_4/in_3

T_11_21_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst9.data_to_send_10_0_0_0_6
T_18_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g3_0
T_17_16_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst9.data_to_send_10_0_0_0_2
T_19_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst9.N_832
T_18_18_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g0_5
T_18_18_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst.state_ns_a3_i_0_a2_6_1
T_19_19_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_1/in_0

End 

Net : SYNTHESIZED_WIRE_1_4
T_25_24_wire_bram/ram/RDATA_3
T_25_23_sp4_v_t_40
T_25_19_sp4_v_t_45
T_22_19_sp4_h_l_8
T_23_19_lc_trk_g3_0
T_23_19_input_2_7
T_23_19_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst9.N_832_cascade_
T_18_18_wire_logic_cluster/lc_5/ltout
T_18_18_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst9.data_to_send_10_0_0_0_5_cascade_
T_17_16_wire_logic_cluster/lc_1/ltout
T_17_16_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.eventosZ0Z_5
T_19_16_wire_logic_cluster/lc_5/out
T_19_16_sp12_h_l_1
T_19_16_sp4_h_l_0
T_22_12_sp4_v_t_37
T_21_15_lc_trk_g2_5
T_21_15_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_5/out
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst.dir_energia_cry_10
T_17_23_wire_logic_cluster/lc_2/cout
T_17_23_wire_logic_cluster/lc_3/in_3

End 

Net : SYNTHESIZED_WIRE_3_5
T_25_11_wire_bram/ram/RDATA_11
T_24_11_sp4_h_l_0
T_23_11_sp4_v_t_43
T_23_15_sp4_v_t_39
T_23_16_lc_trk_g3_7
T_23_16_wire_logic_cluster/lc_5/in_3

T_25_11_wire_bram/ram/RDATA_11
T_25_10_sp4_v_t_40
T_22_14_sp4_h_l_5
T_18_14_sp4_h_l_5
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_3/in_3

T_25_11_wire_bram/ram/RDATA_11
T_18_11_sp12_h_l_0
T_19_11_lc_trk_g0_4
T_19_11_wire_logic_cluster/lc_3/in_3

T_25_11_wire_bram/ram/RDATA_11
T_23_11_sp4_h_l_5
T_22_11_lc_trk_g0_5
T_22_11_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst_data_a_escribir_9
T_22_17_wire_logic_cluster/lc_5/out
T_20_17_sp4_h_l_7
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_12_21_sp4_h_l_1
T_12_21_lc_trk_g0_4
T_12_21_input_2_6
T_12_21_wire_logic_cluster/lc_6/in_2

T_22_17_wire_logic_cluster/lc_5/out
T_20_17_sp4_h_l_7
T_19_17_sp4_v_t_36
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_6/in_0

T_22_17_wire_logic_cluster/lc_5/out
T_22_15_sp4_v_t_39
T_23_15_sp4_h_l_2
T_24_15_lc_trk_g2_2
T_24_15_wire_logic_cluster/lc_4/in_0

T_22_17_wire_logic_cluster/lc_5/out
T_20_17_sp4_h_l_7
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_12_21_sp4_h_l_1
T_14_21_lc_trk_g3_4
T_14_21_input_2_5
T_14_21_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.dir_mem_1_RNO_0Z0Z_5
T_12_11_wire_logic_cluster/lc_4/out
T_13_9_sp4_v_t_36
T_14_13_sp4_h_l_7
T_14_13_lc_trk_g1_2
T_14_13_input_2_7
T_14_13_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.un2_dir_mem_1_cry_3
T_12_11_wire_logic_cluster/lc_3/cout
T_12_11_wire_logic_cluster/lc_4/in_3

Net : b2v_inst_cantidad_temp_4
T_23_19_wire_logic_cluster/lc_7/out
T_23_20_lc_trk_g1_7
T_23_20_wire_logic_cluster/lc_3/in_1

T_23_19_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_38
T_20_16_sp4_h_l_3
T_16_16_sp4_h_l_3
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_0/in_1

T_23_19_wire_logic_cluster/lc_7/out
T_23_19_lc_trk_g0_7
T_23_19_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst9.data_to_send_10_0_0_0_7_cascade_
T_18_17_wire_logic_cluster/lc_1/ltout
T_18_17_wire_logic_cluster/lc_2/in_2

End 

Net : SYNTHESIZED_WIRE_3_3
T_25_9_wire_bram/ram/RDATA_11
T_25_8_sp4_v_t_40
T_25_12_sp4_v_t_36
T_22_16_sp4_h_l_6
T_23_16_lc_trk_g2_6
T_23_16_wire_logic_cluster/lc_3/in_3

T_25_9_wire_bram/ram/RDATA_11
T_25_7_sp4_v_t_37
T_25_11_sp4_v_t_45
T_22_15_sp4_h_l_1
T_23_15_lc_trk_g3_1
T_23_15_wire_logic_cluster/lc_7/in_3

T_25_9_wire_bram/ram/RDATA_11
T_25_7_sp4_v_t_37
T_22_11_sp4_h_l_0
T_18_11_sp4_h_l_3
T_20_11_lc_trk_g3_6
T_20_11_wire_logic_cluster/lc_4/in_3

T_25_9_wire_bram/ram/RDATA_11
T_25_8_sp4_v_t_40
T_22_12_sp4_h_l_10
T_18_12_sp4_h_l_1
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_4/in_3

End 

Net : leds_c_7
T_8_19_wire_bram/ram/RDATA_11
T_7_19_sp4_h_l_0
T_10_19_sp4_v_t_40
T_11_23_sp4_h_l_11
T_13_23_lc_trk_g3_6
T_13_23_wire_logic_cluster/lc_4/in_3

T_8_19_wire_bram/ram/RDATA_11
T_8_11_sp12_v_t_23
T_0_11_span12_horz_8
T_0_11_lc_trk_g0_0
T_0_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_3_6
T_25_14_wire_bram/ram/RDATA_3
T_25_13_sp4_v_t_40
T_22_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_7/in_3

T_25_14_wire_bram/ram/RDATA_3
T_25_13_sp4_v_t_40
T_22_13_sp4_h_l_5
T_18_13_sp4_h_l_5
T_19_13_lc_trk_g2_5
T_19_13_wire_logic_cluster/lc_6/in_3

T_25_14_wire_bram/ram/RDATA_3
T_25_12_sp4_v_t_37
T_22_12_sp4_h_l_6
T_23_12_lc_trk_g2_6
T_23_12_wire_logic_cluster/lc_7/in_3

T_25_14_wire_bram/ram/RDATA_3
T_25_13_sp4_v_t_40
T_22_13_sp4_h_l_5
T_21_13_lc_trk_g0_5
T_21_13_wire_logic_cluster/lc_2/in_3

End 

Net : leds_c_12
T_8_26_wire_bram/ram/RDATA_3
T_7_26_sp4_h_l_0
T_11_26_sp4_h_l_3
T_14_22_sp4_v_t_38
T_14_23_lc_trk_g3_6
T_14_23_wire_logic_cluster/lc_6/in_3

T_8_26_wire_bram/ram/RDATA_3
T_8_25_sp4_v_t_40
T_5_25_sp4_h_l_5
T_0_25_span4_horz_1
T_0_25_lc_trk_g1_1
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : leds_c_5
T_8_17_wire_bram/ram/RDATA_11
T_7_17_sp4_h_l_0
T_10_13_sp4_v_t_37
T_11_13_sp4_h_l_0
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_3/in_3

T_8_17_wire_bram/ram/RDATA_11
T_0_17_span12_horz_0
T_12_17_sp12_v_t_23
T_0_29_span12_horz_0
T_8_29_sp4_h_l_9
T_7_29_sp4_v_t_38
T_7_33_lc_trk_g0_3
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_c_4
T_8_18_wire_bram/ram/RDATA_3
T_9_14_sp4_v_t_44
T_10_14_sp4_h_l_2
T_13_10_sp4_v_t_39
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_1/in_3

T_8_18_wire_bram/ram/RDATA_3
T_8_17_sp4_v_t_40
T_8_21_sp4_v_t_36
T_8_25_sp4_v_t_41
T_8_29_sp4_v_t_42
T_4_33_span4_horz_r_1
T_6_33_lc_trk_g1_1
T_6_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_3_10
T_25_18_wire_bram/ram/RDATA_3
T_25_14_sp4_v_t_45
T_22_14_sp4_h_l_2
T_21_10_sp4_v_t_42
T_20_11_lc_trk_g3_2
T_20_11_wire_logic_cluster/lc_2/in_3

T_25_18_wire_bram/ram/RDATA_3
T_26_17_sp4_v_t_41
T_26_13_sp4_v_t_42
T_23_13_sp4_h_l_1
T_23_13_lc_trk_g0_4
T_23_13_wire_logic_cluster/lc_7/in_3

T_25_18_wire_bram/ram/RDATA_3
T_26_17_sp4_v_t_41
T_23_17_sp4_h_l_4
T_23_17_lc_trk_g1_1
T_23_17_wire_logic_cluster/lc_1/in_3

T_25_18_wire_bram/ram/RDATA_3
T_26_16_sp4_v_t_36
T_23_16_sp4_h_l_7
T_23_16_lc_trk_g1_2
T_23_16_wire_logic_cluster/lc_2/in_3

End 

Net : SYNTHESIZED_WIRE_3_8
T_25_16_wire_bram/ram/RDATA_3
T_25_15_sp4_v_t_40
T_22_15_sp4_h_l_11
T_21_11_sp4_v_t_41
T_20_14_lc_trk_g3_1
T_20_14_wire_logic_cluster/lc_1/in_3

T_25_16_wire_bram/ram/RDATA_3
T_25_15_sp4_v_t_40
T_22_15_sp4_h_l_11
T_21_11_sp4_v_t_41
T_21_13_lc_trk_g3_4
T_21_13_wire_logic_cluster/lc_4/in_3

T_25_16_wire_bram/ram/RDATA_3
T_24_16_sp4_h_l_0
T_20_16_sp4_h_l_8
T_19_12_sp4_v_t_45
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_3/in_3

T_25_16_wire_bram/ram/RDATA_3
T_25_15_sp4_v_t_40
T_22_15_sp4_h_l_11
T_18_15_sp4_h_l_11
T_20_15_lc_trk_g2_6
T_20_15_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst.un9_indice_0_a2_2
T_17_11_wire_logic_cluster/lc_3/out
T_17_10_sp12_v_t_22
T_17_19_sp4_v_t_36
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_3/out
T_17_10_sp12_v_t_22
T_17_19_sp4_v_t_36
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_3/out
T_17_10_sp12_v_t_22
T_17_19_sp4_v_t_36
T_16_21_lc_trk_g1_1
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst9.data_to_send_10_0_0_0_3_cascade_
T_17_16_wire_logic_cluster/lc_4/ltout
T_17_16_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst9.data_to_send_10_0_0_0_0
T_18_18_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_3/in_3

End 

Net : leds_c_6
T_8_20_wire_bram/ram/RDATA_3
T_8_18_sp4_v_t_37
T_9_22_sp4_h_l_6
T_13_22_sp4_h_l_9
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_4/in_3

T_8_20_wire_bram/ram/RDATA_3
T_8_12_sp12_v_t_23
T_8_10_sp4_v_t_47
T_5_10_sp4_h_l_4
T_4_6_sp4_v_t_44
T_0_6_span4_horz_3
T_0_6_lc_trk_g1_3
T_0_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : SYNTHESIZED_WIRE_3_4
T_25_12_wire_bram/ram/RDATA_3
T_25_11_sp4_v_t_40
T_22_11_sp4_h_l_11
T_18_11_sp4_h_l_2
T_20_11_lc_trk_g3_7
T_20_11_wire_logic_cluster/lc_5/in_3

T_25_12_wire_bram/ram/RDATA_3
T_25_10_sp4_v_t_37
T_22_14_sp4_h_l_0
T_23_14_lc_trk_g2_0
T_23_14_wire_logic_cluster/lc_7/in_3

T_25_12_wire_bram/ram/RDATA_3
T_23_12_sp4_h_l_5
T_23_12_lc_trk_g1_0
T_23_12_wire_logic_cluster/lc_0/in_3

T_25_12_wire_bram/ram/RDATA_3
T_25_11_sp4_v_t_40
T_24_14_lc_trk_g3_0
T_24_14_wire_logic_cluster/lc_0/in_3

End 

Net : leds_c_10
T_8_24_wire_bram/ram/RDATA_3
T_8_22_sp4_v_t_37
T_9_22_sp4_h_l_0
T_13_22_sp4_h_l_3
T_13_22_lc_trk_g0_6
T_13_22_wire_logic_cluster/lc_5/in_3

T_8_24_wire_bram/ram/RDATA_3
T_8_22_sp4_v_t_37
T_8_26_sp4_v_t_37
T_5_30_sp4_h_l_0
T_0_30_span4_horz_8
T_0_30_lc_trk_g0_0
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : b2v_inst9.data_to_send_10_0_0_2_2_cascade_
T_18_19_wire_logic_cluster/lc_2/ltout
T_18_19_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.g0_4_4_cascade_
T_13_21_wire_logic_cluster/lc_0/ltout
T_13_21_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst9.N_738_cascade_
T_18_17_wire_logic_cluster/lc_5/ltout
T_18_17_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst9.N_175_i
T_21_19_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_42
T_21_22_lc_trk_g1_7
T_21_22_input_2_0
T_21_22_wire_logic_cluster/lc_0/in_2

T_21_19_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_42
T_21_22_lc_trk_g0_7
T_21_22_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst9.un1_bit_counter_3_cry_2
T_21_22_wire_logic_cluster/lc_2/cout
T_21_22_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst1.m16_0_a3_0_cascade_
T_16_17_wire_logic_cluster/lc_3/ltout
T_16_17_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst4.un1_pix_count_int_cry_3
T_9_19_wire_logic_cluster/lc_3/cout
T_9_19_wire_logic_cluster/lc_4/in_3

Net : b2v_inst_data_a_escribir_6
T_22_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_11_17_sp12_v_t_22
T_11_20_lc_trk_g3_2
T_11_20_input_2_1
T_11_20_wire_logic_cluster/lc_1/in_2

T_22_17_wire_logic_cluster/lc_7/out
T_23_15_sp4_v_t_42
T_24_19_sp4_h_l_1
T_24_19_lc_trk_g0_4
T_24_19_wire_logic_cluster/lc_2/in_0

T_22_17_wire_logic_cluster/lc_7/out
T_23_15_sp4_v_t_42
T_20_19_sp4_h_l_0
T_16_19_sp4_h_l_8
T_15_19_sp4_v_t_39
T_14_21_lc_trk_g0_2
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

T_22_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_47
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_4
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_6/in_1

End 

Net : SYNTHESIZED_WIRE_1_0
T_25_20_wire_bram/ram/RDATA_3
T_25_19_sp4_v_t_40
T_22_19_sp4_h_l_11
T_23_19_lc_trk_g2_3
T_23_19_input_2_3
T_23_19_wire_logic_cluster/lc_3/in_2

End 

Net : SYNTHESIZED_WIRE_1_2
T_25_22_wire_bram/ram/RDATA_3
T_25_21_sp4_v_t_40
T_22_21_sp4_h_l_11
T_22_21_lc_trk_g0_6
T_22_21_input_2_6
T_22_21_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst9.un1_bit_counter_3_cry_1
T_21_22_wire_logic_cluster/lc_1/cout
T_21_22_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.eventosZ0Z_6
T_19_16_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_36
T_20_17_sp4_h_l_1
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_6/out
T_19_16_lc_trk_g1_6
T_19_16_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst.un3_dir_mem_cry_6
T_12_15_wire_logic_cluster/lc_6/cout
T_12_15_wire_logic_cluster/lc_7/in_3

Net : b2v_inst.eventosZ0Z_3
T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_20_15_sp4_h_l_3
T_22_15_lc_trk_g2_6
T_22_15_input_2_6
T_22_15_wire_logic_cluster/lc_6/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst9.un1_bit_counter_3_cry_0
T_21_22_wire_logic_cluster/lc_0/cout
T_21_22_wire_logic_cluster/lc_1/in_3

Net : b2v_inst9.N_522
T_20_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g0_1
T_20_21_input_2_5
T_20_21_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst1.N_96_cascade_
T_12_18_wire_logic_cluster/lc_4/ltout
T_12_18_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst9.bit_counterZ1Z_1
T_21_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_1/in_0

T_21_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_4/in_3

T_21_22_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g3_1
T_21_22_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst_energia_temp_13
T_17_20_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g3_5
T_18_21_wire_logic_cluster/lc_5/in_1

T_17_20_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_47
T_18_16_sp4_h_l_10
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_1/in_1

End 

Net : SYNTHESIZED_WIRE_1_1
T_25_19_wire_bram/ram/RDATA_11
T_18_19_sp12_h_l_0
T_23_19_lc_trk_g0_4
T_23_19_input_2_4
T_23_19_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.un2_dir_mem_2_cry_0
T_17_12_wire_logic_cluster/lc_0/cout
T_17_12_wire_logic_cluster/lc_1/in_3

Net : b2v_inst.un2_dir_mem_2_cry_0_THRU_CO
T_17_12_wire_logic_cluster/lc_1/out
T_17_12_sp4_h_l_7
T_13_12_sp4_h_l_7
T_15_12_lc_trk_g2_2
T_15_12_input_2_2
T_15_12_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.N_363_i
T_15_13_wire_logic_cluster/lc_1/out
T_15_13_sp4_h_l_7
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_15_13_wire_logic_cluster/lc_1/out
T_15_13_sp4_h_l_7
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_15_13_wire_logic_cluster/lc_1/out
T_15_13_sp4_h_l_7
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_15_13_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_43
T_13_14_sp4_h_l_6
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_15_13_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_43
T_13_14_sp4_h_l_6
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_15_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

End 

Net : b2v_inst.ignorar_anteriorZ0
T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_23_9_sp4_v_t_44
T_23_12_lc_trk_g1_4
T_23_12_wire_logic_cluster/lc_7/in_0

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_23_9_sp4_v_t_44
T_23_12_lc_trk_g1_4
T_23_12_wire_logic_cluster/lc_0/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_23_9_sp4_v_t_44
T_22_11_lc_trk_g2_1
T_22_11_wire_logic_cluster/lc_0/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_10_15_sp12_v_t_23
T_11_15_sp12_h_l_0
T_16_15_sp4_h_l_7
T_19_11_sp4_v_t_36
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_4/in_0

T_10_19_wire_logic_cluster/lc_0/out
T_10_15_sp12_v_t_23
T_11_15_sp12_h_l_0
T_16_15_sp4_h_l_7
T_19_11_sp4_v_t_36
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_3/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_20_17_sp4_h_l_10
T_23_13_sp4_v_t_47
T_23_16_lc_trk_g0_7
T_23_16_wire_logic_cluster/lc_3/in_0

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_20_17_sp4_h_l_10
T_23_13_sp4_v_t_47
T_23_16_lc_trk_g0_7
T_23_16_wire_logic_cluster/lc_5/in_0

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_6/in_0

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_2/in_0

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_4/in_0

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_20_17_sp4_h_l_6
T_24_17_sp4_h_l_2
T_23_17_lc_trk_g0_2
T_23_17_wire_logic_cluster/lc_0/in_0

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_20_17_sp4_h_l_10
T_23_13_sp4_v_t_47
T_23_16_lc_trk_g0_7
T_23_16_wire_logic_cluster/lc_2/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_20_17_sp4_h_l_10
T_23_13_sp4_v_t_47
T_23_16_lc_trk_g0_7
T_23_16_wire_logic_cluster/lc_4/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_7/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_20_17_sp4_h_l_10
T_23_13_sp4_v_t_47
T_23_14_lc_trk_g3_7
T_23_14_wire_logic_cluster/lc_7/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_20_17_sp4_h_l_6
T_24_17_sp4_h_l_2
T_23_17_lc_trk_g0_2
T_23_17_wire_logic_cluster/lc_1/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_3/in_3

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_5/in_3

T_10_19_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_20_17_sp4_h_l_6
T_21_17_lc_trk_g2_6
T_21_17_wire_logic_cluster/lc_7/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_10_15_sp12_v_t_23
T_11_15_sp12_h_l_0
T_20_15_lc_trk_g1_4
T_20_15_wire_logic_cluster/lc_6/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_10_15_sp12_v_t_23
T_11_15_sp12_h_l_0
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_3/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_10_15_sp12_v_t_23
T_11_15_sp12_h_l_0
T_20_15_lc_trk_g1_4
T_20_15_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst9.bit_counterZ0Z_3
T_21_22_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_1/in_1

T_21_22_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_5/in_1

T_21_22_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g1_3
T_21_22_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst9.bit_counterZ0Z_2
T_21_22_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g3_2
T_20_22_input_2_1
T_20_22_wire_logic_cluster/lc_1/in_2

T_21_22_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g3_2
T_20_22_wire_logic_cluster/lc_4/in_1

T_21_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g3_2
T_21_22_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.state_ns_0_i_a2_0_0_23
T_14_18_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_36
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : leds_c_11
T_8_23_wire_bram/ram/RDATA_11
T_9_23_sp12_h_l_0
T_13_23_lc_trk_g0_3
T_13_23_wire_logic_cluster/lc_0/in_3

T_8_23_wire_bram/ram/RDATA_11
T_8_22_sp4_v_t_40
T_8_26_sp4_v_t_36
T_5_30_sp4_h_l_6
T_4_30_sp4_v_t_43
T_0_29_span4_vert_t_15
T_3_33_lc_trk_g0_7
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : b2v_inst9.fsm_state_ns_i_0_i_0_1_cascade_
T_19_19_wire_logic_cluster/lc_4/ltout
T_19_19_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst9.bit_counterZ0Z_0
T_21_22_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g2_0
T_20_22_wire_logic_cluster/lc_1/in_3

T_21_22_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g2_0
T_20_22_wire_logic_cluster/lc_5/in_3

T_21_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g3_0
T_21_22_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst9.data_to_sendZ0Z_2
T_18_19_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_46
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst1.N_42
T_10_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst1.r_RX_DataZ0
T_16_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_39
T_13_20_sp4_h_l_2
T_9_20_sp4_h_l_2
T_10_20_lc_trk_g2_2
T_10_20_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_42
T_13_21_sp4_h_l_7
T_9_21_sp4_h_l_7
T_10_21_lc_trk_g3_7
T_10_21_wire_logic_cluster/lc_7/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_16_15_sp12_v_t_22
T_17_15_sp12_h_l_1
T_17_15_lc_trk_g1_2
T_17_15_wire_logic_cluster/lc_0/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_16_15_sp12_v_t_22
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_5/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_42
T_13_21_sp4_h_l_7
T_12_17_sp4_v_t_42
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_1/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_42
T_13_21_sp4_h_l_7
T_12_17_sp4_v_t_42
T_12_19_lc_trk_g2_7
T_12_19_wire_logic_cluster/lc_4/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_39
T_13_20_sp4_h_l_2
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_6/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_39
T_13_20_sp4_h_l_2
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_4/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_15_sp12_v_t_22
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_47
T_13_18_sp4_h_l_4
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_42
T_13_21_sp4_h_l_7
T_12_21_lc_trk_g1_7
T_12_21_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst.ignorar_anchoZ0Z_1
T_10_18_wire_logic_cluster/lc_2/out
T_10_8_sp12_v_t_23
T_11_8_sp12_h_l_0
T_18_8_sp4_h_l_9
T_21_8_sp4_v_t_39
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_1/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_10_8_sp12_v_t_23
T_11_8_sp12_h_l_0
T_18_8_sp4_h_l_9
T_21_8_sp4_v_t_39
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_10_8_sp12_v_t_23
T_11_8_sp12_h_l_0
T_18_8_sp4_h_l_9
T_21_8_sp4_v_t_39
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_5/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_10_8_sp12_v_t_23
T_11_8_sp12_h_l_0
T_18_8_sp4_h_l_9
T_21_8_sp4_v_t_39
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_7/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_10_8_sp12_v_t_23
T_11_8_sp12_h_l_0
T_18_8_sp4_h_l_9
T_21_8_sp4_v_t_39
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_0/in_1

T_10_18_wire_logic_cluster/lc_2/out
T_10_8_sp12_v_t_23
T_11_8_sp12_h_l_0
T_18_8_sp4_h_l_9
T_21_8_sp4_v_t_39
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_2/in_1

T_10_18_wire_logic_cluster/lc_2/out
T_10_8_sp12_v_t_23
T_11_8_sp12_h_l_0
T_18_8_sp4_h_l_9
T_21_8_sp4_v_t_39
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_4/in_1

T_10_18_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_41
T_11_14_sp4_h_l_4
T_15_14_sp4_h_l_4
T_19_14_sp4_h_l_7
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_0/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_41
T_11_14_sp4_h_l_4
T_15_14_sp4_h_l_4
T_19_14_sp4_h_l_7
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_3/in_1

T_10_18_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_41
T_11_14_sp4_h_l_4
T_15_14_sp4_h_l_4
T_19_14_sp4_h_l_7
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_1/in_1

T_10_18_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_41
T_11_14_sp4_h_l_4
T_15_14_sp4_h_l_4
T_19_14_sp4_h_l_7
T_20_14_lc_trk_g2_7
T_20_14_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst1.N_40
T_10_21_wire_logic_cluster/lc_7/out
T_9_22_lc_trk_g0_7
T_9_22_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst1.N_51
T_11_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g3_3
T_10_21_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst1.N_48
T_11_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g3_2
T_10_20_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst1.r_RX_Bytece_0_6
T_11_18_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.un3_dir_mem_cry_3
T_12_15_wire_logic_cluster/lc_3/cout
T_12_15_wire_logic_cluster/lc_4/in_3

Net : b2v_inst1.r_SM_MainZ0Z_2
T_12_19_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_44
T_11_18_lc_trk_g0_2
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_13_18_sp4_h_l_1
T_16_14_sp4_v_t_36
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_1/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_13_18_sp4_h_l_1
T_16_14_sp4_v_t_36
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_6/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_40
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_44
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.eventosZ0Z_0
T_19_16_wire_logic_cluster/lc_0/out
T_19_16_lc_trk_g3_0
T_19_16_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.eventos_cry_9
T_19_17_wire_logic_cluster/lc_1/cout
T_19_17_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst1.r_SM_Main_d_4_cascade_
T_11_21_wire_logic_cluster/lc_1/ltout
T_11_21_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst.N_463_i
T_15_13_wire_logic_cluster/lc_3/out
T_16_10_sp4_v_t_47
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_0/cen

T_15_13_wire_logic_cluster/lc_3/out
T_16_10_sp4_v_t_47
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_0/cen

T_15_13_wire_logic_cluster/lc_3/out
T_16_10_sp4_v_t_47
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_0/cen

T_15_13_wire_logic_cluster/lc_3/out
T_16_10_sp4_v_t_47
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_0/cen

T_15_13_wire_logic_cluster/lc_3/out
T_16_10_sp4_v_t_47
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_0/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_6/cen

End 

Net : b2v_inst1.r_Clk_Count_6_iv_0_a3_1_1_1_cascade_
T_16_17_wire_logic_cluster/lc_5/ltout
T_16_17_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.un3_dir_mem_cry_2
T_12_15_wire_logic_cluster/lc_2/cout
T_12_15_wire_logic_cluster/lc_3/in_3

Net : b2v_inst.eventosZ0Z_7
T_19_16_wire_logic_cluster/lc_7/out
T_19_14_sp4_v_t_43
T_20_18_sp4_h_l_0
T_21_18_lc_trk_g2_0
T_21_18_input_2_6
T_21_18_wire_logic_cluster/lc_6/in_2

T_19_16_wire_logic_cluster/lc_7/out
T_19_16_lc_trk_g3_7
T_19_16_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst9.N_582
T_20_22_wire_logic_cluster/lc_5/out
T_20_18_sp4_v_t_47
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_5/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst9.data_to_sendZ0Z_1
T_18_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_2
T_18_15_sp4_v_t_45
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.eventosZ0Z_1
T_19_16_wire_logic_cluster/lc_1/out
T_19_16_lc_trk_g3_1
T_19_16_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_20_16_sp4_h_l_2
T_20_16_lc_trk_g1_7
T_20_16_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst.eventos_cry_8
T_19_17_wire_logic_cluster/lc_0/cout
T_19_17_wire_logic_cluster/lc_1/in_3

Net : b2v_inst9.N_84_2_cascade_
T_20_22_wire_logic_cluster/lc_4/ltout
T_20_22_wire_logic_cluster/lc_5/in_2

End 

Net : N_478_cascade_
T_18_18_wire_logic_cluster/lc_3/ltout
T_18_18_wire_logic_cluster/lc_4/in_2

End 

Net : SYNTHESIZED_WIRE_1_3
T_25_21_wire_bram/ram/RDATA_11
T_24_20_lc_trk_g2_4
T_24_20_input_2_6
T_24_20_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst.eventosZ0Z_2
T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_21_15_sp4_h_l_5
T_23_15_lc_trk_g2_0
T_23_15_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_2/out
T_19_16_lc_trk_g1_2
T_19_16_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst.un3_dir_mem_cry_1
T_12_15_wire_logic_cluster/lc_1/cout
T_12_15_wire_logic_cluster/lc_2/in_3

Net : b2v_inst9.data_to_sendZ0Z_3
T_17_16_wire_logic_cluster/lc_5/out
T_18_15_sp4_v_t_43
T_19_19_sp4_h_l_6
T_19_19_lc_trk_g1_3
T_19_19_input_2_6
T_19_19_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_15_11_0_
T_19_17_wire_logic_cluster/carry_in_mux/cout
T_19_17_wire_logic_cluster/lc_0/in_3

Net : b2v_inst9.N_522_cascade_
T_20_22_wire_logic_cluster/lc_1/ltout
T_20_22_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst9.fsm_state_RNIND1P1Z0Z_0
T_20_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g1_2
T_21_22_wire_logic_cluster/lc_1/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g1_2
T_21_22_wire_logic_cluster/lc_3/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_0/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst1.N_50
T_12_21_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g1_1
T_12_20_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst1.N_38_cascade_
T_12_20_wire_logic_cluster/lc_4/ltout
T_12_20_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst1.N_95_cascade_
T_17_15_wire_logic_cluster/lc_0/ltout
T_17_15_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.eventosZ0Z_8
T_19_17_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_41
T_21_18_sp4_h_l_10
T_22_18_lc_trk_g3_2
T_22_18_wire_logic_cluster/lc_1/in_0

T_19_17_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_0/in_1

End 

Net : SYNTHESIZED_WIRE_10_0
T_11_20_wire_logic_cluster/lc_6/out
T_10_20_sp12_h_l_0
T_21_20_sp12_v_t_23
T_21_18_sp4_v_t_47
T_20_19_lc_trk_g3_7
T_20_19_wire_logic_cluster/lc_5/in_3

T_11_20_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g2_6
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

T_11_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g2_6
T_11_20_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst1.N_44
T_11_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst1.N_36_cascade_
T_12_20_wire_logic_cluster/lc_6/ltout
T_12_20_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.eventosZ0Z_4
T_19_16_wire_logic_cluster/lc_4/out
T_19_16_lc_trk_g3_4
T_19_16_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_4/out
T_20_15_sp4_v_t_41
T_20_18_lc_trk_g1_1
T_20_18_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst.eventosZ0Z_10
T_19_17_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g0_2
T_20_17_wire_logic_cluster/lc_1/in_1

T_19_17_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst9.data_to_sendZ0Z_5
T_17_16_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g3_2
T_17_16_input_2_3
T_17_16_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst.eventos_cry_6
T_19_16_wire_logic_cluster/lc_6/cout
T_19_16_wire_logic_cluster/lc_7/in_3

Net : SYNTHESIZED_WIRE_10_1
T_9_22_wire_logic_cluster/lc_4/out
T_10_22_sp12_h_l_0
T_17_22_sp4_h_l_9
T_20_18_sp4_v_t_38
T_20_20_lc_trk_g3_3
T_20_20_wire_logic_cluster/lc_5/in_3

T_9_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g3_4
T_10_21_input_2_7
T_10_21_wire_logic_cluster/lc_7/in_2

T_9_22_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g0_4
T_9_22_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst.cantidad_temp_RNILL3KZ0Z_1_cascade_
T_24_20_wire_logic_cluster/lc_0/ltout
T_24_20_wire_logic_cluster/lc_1/in_2

End 

Net : SYNTHESIZED_WIRE_10_4
T_11_18_wire_logic_cluster/lc_1/out
T_11_7_sp12_v_t_22
T_12_19_sp12_h_l_1
T_20_19_lc_trk_g1_2
T_20_19_wire_logic_cluster/lc_1/in_0

T_11_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g1_1
T_11_18_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst1.r_RX_Bytece_0_4_cascade_
T_11_18_wire_logic_cluster/lc_0/ltout
T_11_18_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.eventos_cry_5
T_19_16_wire_logic_cluster/lc_5/cout
T_19_16_wire_logic_cluster/lc_6/in_3

Net : b2v_inst1.r_RX_Bytece_0_5
T_11_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g0_7
T_12_21_input_2_5
T_12_21_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst.eventosZ0Z_9
T_19_17_wire_logic_cluster/lc_1/out
T_20_17_sp4_h_l_2
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_3/in_0

T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst.eventos_cry_4
T_19_16_wire_logic_cluster/lc_4/cout
T_19_16_wire_logic_cluster/lc_5/in_3

Net : b2v_inst9.data_to_sendZ0Z_7
T_18_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g2_2
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

T_18_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_1/in_3

End 

Net : SYNTHESIZED_WIRE_10_3
T_12_20_wire_logic_cluster/lc_7/out
T_13_19_sp4_v_t_47
T_14_19_sp4_h_l_10
T_18_19_sp4_h_l_1
T_20_19_lc_trk_g3_4
T_20_19_wire_logic_cluster/lc_0/in_3

T_12_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g1_7
T_12_20_input_2_6
T_12_20_wire_logic_cluster/lc_6/in_2

T_12_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_7/in_3

End 

Net : SYNTHESIZED_WIRE_10_7
T_13_18_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_41
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_4
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g2_0
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst.state_ns_a3_i_0_a2_4_1_cascade_
T_19_18_wire_logic_cluster/lc_0/ltout
T_19_18_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst.un9_indice_0_a2_2_cascade_
T_17_11_wire_logic_cluster/lc_3/ltout
T_17_11_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst.eventos_cry_3
T_19_16_wire_logic_cluster/lc_3/cout
T_19_16_wire_logic_cluster/lc_4/in_3

Net : b2v_inst9.data_to_sendZ0Z_0
T_18_17_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_39
T_19_20_sp4_v_t_40
T_19_24_lc_trk_g1_5
T_19_24_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst.eventos_cry_2
T_19_16_wire_logic_cluster/lc_2/cout
T_19_16_wire_logic_cluster/lc_3/in_3

Net : b2v_inst9.cycle_counter_RNIQAGDZ0Z_3_cascade_
T_21_19_wire_logic_cluster/lc_6/ltout
T_21_19_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst.eventos_cry_1
T_19_16_wire_logic_cluster/lc_1/cout
T_19_16_wire_logic_cluster/lc_2/in_3

Net : b2v_inst.eventos_cry_0
T_19_16_wire_logic_cluster/lc_0/cout
T_19_16_wire_logic_cluster/lc_1/in_3

Net : SYNTHESIZED_WIRE_10_2
T_12_20_wire_logic_cluster/lc_5/out
T_12_20_sp12_h_l_1
T_20_20_lc_trk_g0_2
T_20_20_wire_logic_cluster/lc_7/in_3

T_12_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g3_5
T_12_20_input_2_4
T_12_20_wire_logic_cluster/lc_4/in_2

T_12_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g3_5
T_12_20_wire_logic_cluster/lc_5/in_3

End 

Net : SYNTHESIZED_WIRE_10_6
T_12_19_wire_logic_cluster/lc_4/out
T_13_19_sp12_h_l_0
T_20_19_lc_trk_g1_0
T_20_19_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g2_4
T_12_19_input_2_4
T_12_19_wire_logic_cluster/lc_4/in_2

End 

Net : SYNTHESIZED_WIRE_10_5
T_12_21_wire_logic_cluster/lc_5/out
T_12_21_sp12_h_l_1
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_7/in_3

T_12_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst1.N_44_cascade_
T_11_20_wire_logic_cluster/lc_3/ltout
T_11_20_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst9.data_to_sendZ0Z_6
T_17_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g1_6
T_17_16_input_2_1
T_17_16_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst9.data_to_sendZ0Z_4
T_18_15_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g0_6
T_17_16_input_2_4
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst1.r_RX_Data_RZ0
T_16_22_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_15_10_0_
Net : CONSTANT_ONE_NET
T_24_21_wire_logic_cluster/lc_5/out
T_25_21_lc_trk_g1_5
T_25_21_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_25_22_lc_trk_g3_5
T_25_22_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_24_15_sp4_v_t_39
T_25_19_sp4_h_l_8
T_25_19_lc_trk_g1_5
T_25_19_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_25_20_lc_trk_g3_5
T_25_20_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_25_23_sp4_h_l_8
T_25_23_lc_trk_g1_5
T_25_23_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_27_21_sp4_h_l_2
T_26_21_sp4_v_t_45
T_25_24_lc_trk_g3_5
T_25_24_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_39
T_26_13_sp4_v_t_40
T_25_17_lc_trk_g1_5
T_25_17_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_25_18_lc_trk_g3_5
T_25_18_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_39
T_26_13_sp4_v_t_40
T_25_15_lc_trk_g1_5
T_25_15_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_26_13_sp4_v_t_45
T_25_16_lc_trk_g3_5
T_25_16_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_8
T_25_13_lc_trk_g3_5
T_25_13_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_26_13_sp4_v_t_45
T_25_14_lc_trk_g3_5
T_25_14_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_26_13_sp4_v_t_45
T_26_9_sp4_v_t_41
T_25_11_lc_trk_g0_4
T_25_11_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_45
T_25_12_lc_trk_g3_5
T_25_12_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_14_20_lc_trk_g3_0
T_14_20_input_2_1
T_14_20_wire_logic_cluster/lc_1/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_45
T_25_10_lc_trk_g3_5
T_25_10_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_45
T_23_9_sp4_h_l_8
T_25_9_lc_trk_g3_5
T_25_9_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_26_13_sp4_v_t_45
T_26_9_sp4_v_t_41
T_26_5_sp4_v_t_41
T_25_7_lc_trk_g0_4
T_25_7_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_45
T_23_9_sp4_h_l_8
T_26_5_sp4_v_t_45
T_25_8_lc_trk_g3_5
T_25_8_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_12_21_sp4_h_l_5
T_8_21_sp4_h_l_1
T_8_21_lc_trk_g0_4
T_8_21_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_15_21_sp12_v_t_22
T_15_22_sp4_v_t_44
T_12_22_sp4_h_l_9
T_8_22_sp4_h_l_0
T_8_22_lc_trk_g1_5
T_8_22_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_8
T_26_9_sp4_v_t_45
T_23_9_sp4_h_l_8
T_19_9_sp4_h_l_8
T_18_9_sp4_v_t_39
T_17_12_lc_trk_g2_7
T_17_12_input_2_5
T_17_12_wire_logic_cluster/lc_5/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_23_21_sp4_h_l_2
T_26_17_sp4_v_t_45
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_8
T_19_13_sp4_h_l_4
T_18_9_sp4_v_t_41
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_7/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_12_21_sp4_h_l_5
T_11_17_sp4_v_t_47
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_4/in_0

T_24_21_wire_logic_cluster/lc_5/out
T_24_14_sp12_v_t_22
T_13_26_sp12_h_l_1
T_12_14_sp12_v_t_22
T_12_16_lc_trk_g3_5
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_24_14_sp12_v_t_22
T_13_26_sp12_h_l_1
T_12_14_sp12_v_t_22
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_1/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_4
T_8_19_lc_trk_g0_4
T_8_19_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_9
T_8_19_sp4_v_t_44
T_8_20_lc_trk_g2_4
T_8_20_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_4
T_8_19_sp4_v_t_41
T_8_23_lc_trk_g0_4
T_8_23_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_9
T_8_19_sp4_v_t_44
T_8_23_sp4_v_t_44
T_8_24_lc_trk_g2_4
T_8_24_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_24_14_sp12_v_t_22
T_13_26_sp12_h_l_1
T_12_14_sp12_v_t_22
T_12_15_lc_trk_g2_6
T_12_15_input_2_2
T_12_15_wire_logic_cluster/lc_2/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_24_14_sp12_v_t_22
T_13_26_sp12_h_l_1
T_12_14_sp12_v_t_22
T_12_15_lc_trk_g3_6
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_24_14_sp12_v_t_22
T_13_26_sp12_h_l_1
T_12_14_sp12_v_t_22
T_12_15_lc_trk_g2_6
T_12_15_input_2_4
T_12_15_wire_logic_cluster/lc_4/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_24_14_sp12_v_t_22
T_13_26_sp12_h_l_1
T_12_14_sp12_v_t_22
T_12_15_lc_trk_g3_6
T_12_15_input_2_7
T_12_15_wire_logic_cluster/lc_7/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_24_14_sp12_v_t_22
T_13_26_sp12_h_l_1
T_12_14_sp12_v_t_22
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_5/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_24_14_sp12_v_t_22
T_13_26_sp12_h_l_1
T_12_14_sp12_v_t_22
T_12_15_lc_trk_g2_6
T_12_15_input_2_6
T_12_15_wire_logic_cluster/lc_6/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_24_14_sp12_v_t_22
T_13_26_sp12_h_l_1
T_12_14_sp12_v_t_22
T_12_15_lc_trk_g3_6
T_12_15_input_2_1
T_12_15_wire_logic_cluster/lc_1/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_4
T_8_15_sp4_v_t_41
T_8_17_lc_trk_g2_4
T_8_17_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_9
T_8_15_sp4_v_t_44
T_8_18_lc_trk_g0_4
T_8_18_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_4
T_8_19_sp4_v_t_41
T_8_23_sp4_v_t_41
T_8_25_lc_trk_g2_4
T_8_25_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_9
T_8_19_sp4_v_t_44
T_8_23_sp4_v_t_44
T_8_26_lc_trk_g0_4
T_8_26_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_12_21_sp4_h_l_5
T_8_21_sp4_h_l_1
T_7_17_sp4_v_t_43
T_6_18_lc_trk_g3_3
T_6_18_wire_logic_cluster/lc_1/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_12_21_sp4_h_l_5
T_8_21_sp4_h_l_5
T_7_17_sp4_v_t_40
T_6_18_lc_trk_g3_0
T_6_18_wire_logic_cluster/lc_0/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_9
T_8_15_sp4_v_t_44
T_8_11_sp4_v_t_40
T_8_15_lc_trk_g1_5
T_8_15_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_9
T_8_15_sp4_v_t_44
T_8_16_lc_trk_g2_4
T_8_16_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_24_14_sp12_v_t_22
T_13_14_sp12_h_l_1
T_12_2_sp12_v_t_22
T_12_11_lc_trk_g2_6
T_12_11_input_2_4
T_12_11_wire_logic_cluster/lc_4/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_24_14_sp12_v_t_22
T_13_14_sp12_h_l_1
T_12_2_sp12_v_t_22
T_12_11_lc_trk_g2_6
T_12_11_input_2_6
T_12_11_wire_logic_cluster/lc_6/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_12_21_sp4_h_l_5
T_8_21_sp4_h_l_5
T_7_17_sp4_v_t_40
T_4_17_sp4_h_l_11
T_6_17_lc_trk_g3_6
T_6_17_wire_logic_cluster/lc_2/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_12_21_sp4_h_l_5
T_8_21_sp4_h_l_5
T_7_17_sp4_v_t_40
T_4_17_sp4_h_l_11
T_6_17_lc_trk_g2_6
T_6_17_wire_logic_cluster/lc_3/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_12_21_sp4_h_l_5
T_8_21_sp4_h_l_5
T_7_17_sp4_v_t_40
T_4_17_sp4_h_l_11
T_6_17_lc_trk_g2_6
T_6_17_wire_logic_cluster/lc_1/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_12_21_sp4_h_l_5
T_8_21_sp4_h_l_5
T_7_17_sp4_v_t_40
T_4_17_sp4_h_l_11
T_6_17_lc_trk_g3_6
T_6_17_wire_logic_cluster/lc_6/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_12_21_sp4_h_l_5
T_8_21_sp4_h_l_5
T_7_17_sp4_v_t_40
T_4_17_sp4_h_l_11
T_6_17_lc_trk_g2_6
T_6_17_wire_logic_cluster/lc_7/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_12_21_sp4_h_l_5
T_8_21_sp4_h_l_5
T_7_17_sp4_v_t_40
T_4_17_sp4_h_l_11
T_6_17_lc_trk_g3_6
T_6_17_wire_logic_cluster/lc_4/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_12_21_sp4_h_l_5
T_8_21_sp4_h_l_5
T_7_17_sp4_v_t_40
T_4_17_sp4_h_l_11
T_6_17_lc_trk_g2_6
T_6_17_wire_logic_cluster/lc_5/in_1

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_12_15_sp4_v_t_43
T_12_11_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_input_2_1
T_11_12_wire_logic_cluster/lc_1/in_2

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_9
T_8_15_sp4_v_t_44
T_8_11_sp4_v_t_40
T_8_13_lc_trk_g3_5
T_8_13_wire_bram/ram/RE

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_9_19_sp4_h_l_4
T_8_15_sp4_v_t_41
T_8_11_sp4_v_t_37
T_8_14_lc_trk_g1_5
T_8_14_wire_bram/ram/WE

T_24_21_wire_logic_cluster/lc_5/out
T_24_19_sp4_v_t_39
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_1
T_12_15_sp4_v_t_43
T_12_11_sp4_v_t_44
T_9_11_sp4_h_l_9
T_10_11_lc_trk_g3_1
T_10_11_input_2_2
T_10_11_wire_logic_cluster/lc_2/in_2

End 

Net : clk_c_g
T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_17_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_18_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_15_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_16_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_19_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_20_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_22_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_22_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_22_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_22_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_22_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_22_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_24_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_24_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_13_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_14_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_21_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_22_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_22_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_22_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_11_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_12_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_23_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_24_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_22_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_23_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_10_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_9_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_21_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_22_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_7_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_25_8_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_20_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_19_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_10_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_10_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_10_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_10_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_10_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_10_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_10_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_15_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_17_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_18_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_10_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_12_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_14_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_10_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_10_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_13_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_15_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_16_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_19_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_20_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_5_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_5_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_5_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_11_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_5_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_5_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_7_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_13_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_14_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_21_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_22_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_9_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_5_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_5_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_5_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_5_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_5_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_6_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_23_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_24_wire_bram/ram/WCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_25_wire_bram/ram/RCLK

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_8_26_wire_bram/ram/WCLK

End 

Net : reset_c
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_6_5_sp12_v_t_23
T_6_9_sp4_v_t_41
T_5_12_lc_trk_g3_1
T_5_12_wire_logic_cluster/lc_7/in_3

T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_6_5_sp12_v_t_23
T_6_9_sp4_v_t_41
T_7_13_sp4_h_l_10
T_11_13_sp4_h_l_10
T_14_13_sp4_v_t_38
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_7/in_1

T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_6_5_sp12_v_t_23
T_6_9_sp4_v_t_41
T_7_13_sp4_h_l_10
T_11_13_sp4_h_l_10
T_15_13_sp4_h_l_10
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_3/in_1

T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_6_5_sp12_v_t_23
T_6_9_sp4_v_t_41
T_7_13_sp4_h_l_10
T_11_13_sp4_h_l_10
T_15_13_sp4_h_l_10
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_1/in_1

T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_10_5_sp12_v_t_23
T_11_17_sp12_h_l_0
T_20_17_sp4_h_l_11
T_19_13_sp4_v_t_46
T_19_17_sp4_v_t_39
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_5/in_1

T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_10_5_sp12_v_t_23
T_11_17_sp12_h_l_0
T_18_17_sp4_h_l_9
T_21_17_sp4_v_t_44
T_21_18_lc_trk_g3_4
T_21_18_wire_logic_cluster/lc_5/in_0

T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_10_5_sp12_v_t_23
T_11_17_sp12_h_l_0
T_20_17_sp4_h_l_11
T_19_13_sp4_v_t_46
T_19_17_sp4_v_t_39
T_19_21_lc_trk_g1_2
T_19_21_input_2_3
T_19_21_wire_logic_cluster/lc_3/in_2

T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_10_5_sp12_v_t_23
T_11_17_sp12_h_l_0
T_18_17_sp4_h_l_9
T_21_17_sp4_v_t_39
T_21_21_sp4_v_t_47
T_20_22_lc_trk_g3_7
T_20_22_wire_logic_cluster/lc_2/in_0

End 

Net : reset_c_i
T_5_12_wire_logic_cluster/lc_7/out
T_5_12_sp4_h_l_3
T_4_12_sp4_v_t_44
T_0_16_span4_horz_2
T_0_16_lc_trk_g1_2
T_0_16_wire_gbuf/in

T_5_12_wire_logic_cluster/lc_7/out
T_0_12_span12_horz_13
T_7_12_sp12_h_l_1
T_18_12_sp12_v_t_22
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_7/in_0

End 

Net : reset_c_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_19_glb2local_2
T_21_19_lc_trk_g0_6
T_21_19_wire_logic_cluster/lc_7/in_1

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_19_glb2local_2
T_21_19_lc_trk_g0_6
T_21_19_wire_logic_cluster/lc_3/in_1

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_19_glb2local_3
T_22_19_lc_trk_g0_7
T_22_19_input_2_1
T_22_19_wire_logic_cluster/lc_1/in_2

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_19_glb2local_3
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_0/in_1

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_20_wire_logic_cluster/lc_5/s_r

End 

Net : swit_c_0
T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_23_sp12_v_t_23
T_16_23_sp4_v_t_45
T_15_24_lc_trk_g3_5
T_15_24_wire_logic_cluster/lc_2/in_0

End 

Net : swit_c_1
T_33_29_wire_io_cluster/io_1/D_IN_0
T_27_29_sp12_h_l_0
T_15_29_sp12_h_l_0
T_16_29_sp4_h_l_3
T_15_25_sp4_v_t_45
T_15_21_sp4_v_t_41
T_15_17_sp4_v_t_41
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_7/in_0

End 

Net : swit_c_10
T_33_31_wire_io_cluster/io_0/D_IN_0
T_29_31_sp12_h_l_0
T_17_31_sp12_h_l_0
T_16_19_sp12_v_t_23
T_16_23_sp4_v_t_41
T_16_19_sp4_v_t_37
T_15_21_lc_trk_g0_0
T_15_21_wire_logic_cluster/lc_5/in_1

End 

Net : swit_c_2
T_31_33_wire_io_cluster/io_1/D_IN_0
T_31_31_sp12_v_t_23
T_20_31_sp12_h_l_0
T_19_19_sp12_v_t_23
T_19_17_sp4_v_t_47
T_16_21_sp4_h_l_10
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_1/in_1

End 

Net : swit_c_3
T_19_33_wire_io_cluster/io_1/D_IN_0
T_19_23_sp12_v_t_23
T_19_21_sp4_v_t_47
T_16_21_sp4_h_l_4
T_15_21_lc_trk_g0_4
T_15_21_wire_logic_cluster/lc_6/in_0

End 

Net : swit_c_4
T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_23_sp12_v_t_23
T_12_23_sp12_h_l_0
T_17_23_sp4_h_l_7
T_16_19_sp4_v_t_42
T_16_21_lc_trk_g2_7
T_16_21_wire_logic_cluster/lc_5/in_0

End 

Net : swit_c_5
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_3/in_1

End 

Net : swit_c_6
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_17_27_sp12_h_l_0
T_16_15_sp12_v_t_23
T_16_21_sp4_v_t_39
T_13_21_sp4_h_l_2
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_1/in_1

End 

Net : swit_c_7
T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_25_sp12_v_t_23
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_21_sp4_v_t_37
T_15_21_sp4_h_l_6
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_6/in_0

End 

Net : swit_c_8
T_33_28_wire_io_cluster/io_0/D_IN_0
T_33_28_span12_horz_0
T_32_16_sp12_v_t_23
T_21_16_sp12_h_l_0
T_9_16_sp12_h_l_0
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_1/in_0

End 

Net : swit_c_9
T_25_33_wire_io_cluster/io_0/D_IN_0
T_25_29_sp12_v_t_23
T_14_29_sp12_h_l_0
T_13_17_sp12_v_t_23
T_13_19_sp4_v_t_43
T_12_20_lc_trk_g3_3
T_12_20_wire_logic_cluster/lc_2/in_0

End 

Net : uart_rx_i_c
T_20_33_wire_io_cluster/io_1/D_IN_0
T_20_30_sp4_v_t_44
T_20_26_sp4_v_t_40
T_20_22_sp4_v_t_40
T_17_22_sp4_h_l_5
T_16_22_lc_trk_g1_5
T_16_22_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx_o_c
T_19_24_wire_logic_cluster/lc_2/out
T_19_22_sp12_v_t_23
T_8_22_sp12_h_l_0
T_7_22_sp12_v_t_23
T_7_26_sp4_v_t_41
T_7_30_sp4_v_t_37
T_3_33_span4_horz_r_2
T_5_33_lc_trk_g0_2
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

