Selecting top level module gw_gao
@N: CG364 :"D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\generic\gw2a.v":365:7:365:10|Synthesizing module IBUF in library work.
Running optimization stage 1 on IBUF .......
@N: CG364 :"D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\generic\gw2a.v":370:7:370:10|Synthesizing module OBUF in library work.
Running optimization stage 1 on OBUF .......
@N: CG364 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\gw_jtag.v":1:7:1:13|Synthesizing module GW_JTAG in library work.
Running optimization stage 1 on GW_JTAG .......
Running optimization stage 1 on MUX16 .......
Running optimization stage 1 on gw_con_top .......
Running optimization stage 1 on ao_mem_ctrl_0_1024s_6s_10s .......
Running optimization stage 1 on ao_crc32_0 .......
Running optimization stage 1 on ao_match_0_0s_1s_16s_1_1_0_1_2_3_4 .......
Running optimization stage 1 on ao_top_0 .......
@N: CG364 :"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Synthesizing module gw_gao in library work.
@W: CG360 :"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\gw_gao_top.v":51:5:51:11|Removing wire tdo_er2, as there is no assignment to it.
Running optimization stage 1 on gw_gao .......
Running optimization stage 2 on gw_gao .......
@W: CL156 :"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\gw_gao_top.v":51:5:51:11|*Input tdo_er2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on ao_match_0_0s_1s_16s_1_1_0_1_2_3_4 .......
Running optimization stage 2 on ao_top_0 .......
Extracted state machine for register module_state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1001
   1010
   1011
Running optimization stage 2 on ao_crc32_0 .......
Running optimization stage 2 on ao_mem_ctrl_0_1024s_6s_10s .......
Running optimization stage 2 on gw_con_top .......
Running optimization stage 2 on MUX16 .......
Running optimization stage 2 on GW_JTAG .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on IBUF .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\rev_1\synwork\layer0.rt.csv

