 Timing Path to Res[61] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[61] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       100                    | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       100                    | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       100                    | 
|    i_0_16/i_71/A1                NOR3_X4       Fall  1.5850 0.0000 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN                NOR3_X4       Rise  1.6200 0.0350 0.0270 0.30592  5.62671  5.93263           2       100                    | 
|    i_0_16/i_70/A1                NAND2_X2      Rise  1.6200 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN                NAND2_X2      Fall  1.6410 0.0210 0.0130 0.542871 5.70476  6.24763           2       100                    | 
|    i_0_16/i_66/B                 XOR2_X1       Fall  1.6410 0.0000 0.0130          2.41145                                                   | 
|    i_0_16/i_66/Z                 XOR2_X1       Fall  1.6980 0.0570 0.0130 0.174828 1.59229  1.76712           1       100                    | 
|    i_0_16/p_0[61]                              Fall  1.6980 0.0000                                                                           | 
|    i_0_0_61/A                    MUX2_X2       Fall  1.6980 0.0000 0.0130          1.55658                                                   | 
|    i_0_0_61/Z                    MUX2_X2       Fall  1.7630 0.0650 0.0150 0.216722 10       10.2167           1       100                    | 
|    Res[61]                                     Fall  1.7630 0.0000 0.0150          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to Res[62] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[62] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       100                    | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       100                    | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       100                    | 
|    i_0_16/i_71/A1                NOR3_X4       Fall  1.5850 0.0000 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN                NOR3_X4       Rise  1.6200 0.0350 0.0270 0.30592  5.62671  5.93263           2       100                    | 
|    i_0_16/i_70/A1                NAND2_X2      Rise  1.6200 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN                NAND2_X2      Fall  1.6410 0.0210 0.0130 0.542871 5.70476  6.24763           2       100                    | 
|    i_0_16/i_69/A1                NOR2_X2       Fall  1.6410 0.0000 0.0130          2.69887                                                   | 
|    i_0_16/i_69/ZN                NOR2_X2       Rise  1.6690 0.0280 0.0180 0.374019 4.17264  4.54666           2       100                    | 
|    i_0_16/i_67/B                 XNOR2_X1      Rise  1.6690 0.0000 0.0180          2.57361                                                   | 
|    i_0_16/i_67/ZN                XNOR2_X1      Rise  1.7100 0.0410 0.0190 0.243502 1.59229  1.83579           1       100                    | 
|    i_0_16/p_0[62]                              Rise  1.7100 0.0000                                                                           | 
|    i_0_0_62/A                    MUX2_X2       Rise  1.7100 0.0000 0.0190          1.59229                                                   | 
|    i_0_0_62/Z                    MUX2_X2       Rise  1.7620 0.0520 0.0180 0.362329 10       10.3623           1       100                    | 
|    Res[62]                                     Rise  1.7620 0.0000 0.0180          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to OVF 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : OVF 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       100                    | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       100                    | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       100                    | 
|    i_0_16/i_71/A1                NOR3_X4       Fall  1.5850 0.0000 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN                NOR3_X4       Rise  1.6200 0.0350 0.0270 0.30592  5.62671  5.93263           2       100                    | 
|    i_0_16/i_70/A1                NAND2_X2      Rise  1.6200 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN                NAND2_X2      Fall  1.6410 0.0210 0.0130 0.542871 5.70476  6.24763           2       100                    | 
|    i_0_16/i_69/A1                NOR2_X2       Fall  1.6410 0.0000 0.0130          2.69887                                                   | 
|    i_0_16/i_69/ZN                NOR2_X2       Rise  1.6690 0.0280 0.0180 0.374019 4.17264  4.54666           2       100                    | 
|    i_0_16/i_68/A1                NAND2_X1      Rise  1.6690 0.0000 0.0180          1.59903                                                   | 
|    i_0_16/i_68/ZN                NAND2_X1      Fall  1.6910 0.0220 0.0120 0.93751  3.58181  4.51932           1       100                    | 
|    i_0_16/p_0[63]                              Fall  1.6910 0.0000                                                                           | 
|    i_0_0_63/A3                   AND3_X4       Fall  1.6910 0.0000 0.0120          3.2395                                                    | 
|    i_0_0_63/ZN                   AND3_X4       Fall  1.7320 0.0410 0.0090 2.47699  16.7731  19.25             2       100                    | 
|    i_0_0_0/A1                    NOR2_X4       Fall  1.7330 0.0010 0.0090          5.59465                                                   | 
|    i_0_0_0/ZN                    NOR2_X4       Rise  1.7610 0.0280 0.0190 0.258349 10       10.2583           1       100                    | 
|    OVF                                         Rise  1.7610 0.0000 0.0190          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to Res[63] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[63] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       100                    | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       100                    | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       100                    | 
|    i_0_16/i_71/A1                NOR3_X4       Fall  1.5850 0.0000 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN                NOR3_X4       Rise  1.6200 0.0350 0.0270 0.30592  5.62671  5.93263           2       100                    | 
|    i_0_16/i_70/A1                NAND2_X2      Rise  1.6200 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN                NAND2_X2      Fall  1.6410 0.0210 0.0130 0.542871 5.70476  6.24763           2       100                    | 
|    i_0_16/i_69/A1                NOR2_X2       Fall  1.6410 0.0000 0.0130          2.69887                                                   | 
|    i_0_16/i_69/ZN                NOR2_X2       Rise  1.6690 0.0280 0.0180 0.374019 4.17264  4.54666           2       100                    | 
|    i_0_16/i_68/A1                NAND2_X1      Rise  1.6690 0.0000 0.0180          1.59903                                                   | 
|    i_0_16/i_68/ZN                NAND2_X1      Fall  1.6910 0.0220 0.0120 0.93751  3.58181  4.51932           1       100                    | 
|    i_0_16/p_0[63]                              Fall  1.6910 0.0000                                                                           | 
|    i_0_0_63/A3                   AND3_X4       Fall  1.6910 0.0000 0.0120          3.2395                                                    | 
|    i_0_0_63/ZN                   AND3_X4       Fall  1.7320 0.0410 0.0090 2.47699  16.7731  19.25             2       100                    | 
|    Res[63]                                     Fall  1.7330 0.0010 0.0090          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to Res[60] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[60] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       100                    | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       100                    | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       100                    | 
|    i_0_16/i_71/A1                NOR3_X4       Fall  1.5850 0.0000 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN                NOR3_X4       Rise  1.6200 0.0350 0.0270 0.30592  5.62671  5.93263           2       100                    | 
|    i_0_16/i_65/B                 XNOR2_X1      Rise  1.6200 0.0000 0.0270          2.57361                                                   | 
|    i_0_16/i_65/ZN                XNOR2_X1      Rise  1.6620 0.0420 0.0170 0.289065 0.94642  1.23549           1       100                    | 
|    i_0_16/p_0[60]                              Rise  1.6620 0.0000                                                                           | 
|    i_0_0_60/A                    MUX2_X1       Rise  1.6620 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_60/Z                    MUX2_X1       Rise  1.7230 0.0610 0.0290 0.469238 10       10.4692           1       100                    | 
|    Res[60]                                     Rise  1.7230 0.0000 0.0290          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to Res[58] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[58] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       100                    | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       100                    | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       100                    | 
|    i_0_16/i_63/B                 XOR2_X1       Fall  1.5850 0.0000 0.0140          2.41145                                                   | 
|    i_0_16/i_63/Z                 XOR2_X1       Fall  1.6410 0.0560 0.0140 0.301854 0.94642  1.24827           1       100                    | 
|    i_0_16/p_0[58]                              Fall  1.6410 0.0000                                                                           | 
|    i_0_0_58/A                    MUX2_X1       Fall  1.6410 0.0000 0.0140          0.907039                                                  | 
|    i_0_0_58/Z                    MUX2_X1       Fall  1.7180 0.0770 0.0210 0.15764  10       10.1576           1       100                    | 
|    Res[58]                                     Fall  1.7180 0.0000 0.0210          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to Res[59] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[59] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       100                    | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       100                    | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       100                    | 
|    i_0_16/i_72/A1                NOR2_X1       Fall  1.5850 0.0000 0.0140          1.41309                                                   | 
|    i_0_16/i_72/ZN                NOR2_X1       Rise  1.6160 0.0310 0.0210 0.303673 2.57361  2.87728           1       100                    | 
|    i_0_16/i_64/B                 XNOR2_X1      Rise  1.6160 0.0000 0.0210          2.57361                                                   | 
|    i_0_16/i_64/ZN                XNOR2_X1      Rise  1.6560 0.0400 0.0170 0.263354 0.94642  1.20977           1       100                    | 
|    i_0_16/p_0[59]                              Rise  1.6560 0.0000                                                                           | 
|    i_0_0_59/A                    MUX2_X1       Rise  1.6560 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_59/Z                    MUX2_X1       Rise  1.7170 0.0610 0.0280 0.120066 10       10.1201           1       100                    | 
|    Res[59]                                     Rise  1.7170 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to Res[57] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[57] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       100                    | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       100                    | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       100                    | 
|    i_0_16/i_61/A1                AND2_X1       Fall  1.5850 0.0000 0.0140          0.874832                                                  | 
|    i_0_16/i_61/ZN                AND2_X1       Fall  1.6150 0.0300 0.0060 0.175361 0.94642  1.12178           1       100                    | 
|    i_0_16/p_0[57]                              Fall  1.6150 0.0000                                                                           | 
|    i_0_0_57/A                    MUX2_X1       Fall  1.6150 0.0000 0.0060          0.907039                                                  | 
|    i_0_0_57/Z                    MUX2_X1       Fall  1.6890 0.0740 0.0210 0.255874 10       10.2559           1       100                    | 
|    Res[57]                                     Fall  1.6890 0.0000 0.0210          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1110        | 
-------------------------------------------------------------


 Timing Path to Res[56] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[56] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       100                    | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       100                    | 
|    i_0_16/i_60/B                 XOR2_X1       Fall  1.5220 0.0000 0.0110          2.41145                                                   | 
|    i_0_16/i_60/Z                 XOR2_X1       Fall  1.5770 0.0550 0.0140 0.14169  0.94642  1.08811           1       100                    | 
|    i_0_16/p_0[56]                              Fall  1.5770 0.0000                                                                           | 
|    i_0_0_56/A                    MUX2_X1       Fall  1.5770 0.0000 0.0140          0.907039                                                  | 
|    i_0_0_56/Z                    MUX2_X1       Fall  1.6540 0.0770 0.0200 0.119787 10       10.1198           1       100                    | 
|    Res[56]                                     Fall  1.6540 0.0000 0.0200          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1460        | 
-------------------------------------------------------------


 Timing Path to Res[54] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[54] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/i_76/A1                NOR3_X1       Fall  1.4790 0.0000 0.0110          1.4005                                                    | 
|    i_0_16/i_76/ZN                NOR3_X1       Rise  1.5230 0.0440 0.0350 0.339305 2.57361  2.91291           1       100                    | 
|    i_0_16/i_58/B                 XNOR2_X1      Rise  1.5230 0.0000 0.0350          2.57361                                                   | 
|    i_0_16/i_58/ZN                XNOR2_X1      Rise  1.5660 0.0430 0.0170 0.298929 0.94642  1.24535           1       100                    | 
|    i_0_16/p_0[54]                              Rise  1.5660 0.0000                                                                           | 
|    i_0_0_54/A                    MUX2_X1       Rise  1.5660 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_54/Z                    MUX2_X1       Rise  1.6270 0.0610 0.0280 0.273213 10       10.2732           1       100                    | 
|    Res[54]                                     Rise  1.6270 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to Res[52] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[52] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/i_56/B                 XOR2_X1       Fall  1.4790 0.0000 0.0110          2.41145                                                   | 
|    i_0_16/i_56/Z                 XOR2_X1       Fall  1.5340 0.0550 0.0140 0.27973  0.94642  1.22615           1       100                    | 
|    i_0_16/p_0[52]                              Fall  1.5340 0.0000                                                                           | 
|    i_0_0_52/A                    MUX2_X1       Fall  1.5340 0.0000 0.0140          0.907039                                                  | 
|    i_0_0_52/Z                    MUX2_X1       Fall  1.6110 0.0770 0.0200 0.118532 10       10.1185           1       100                    | 
|    Res[52]                                     Fall  1.6110 0.0000 0.0200          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1890        | 
-------------------------------------------------------------


 Timing Path to Res[53] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[53] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/i_77/A1                NOR2_X1       Fall  1.4790 0.0000 0.0110          1.41309                                                   | 
|    i_0_16/i_77/ZN                NOR2_X1       Rise  1.5090 0.0300 0.0210 0.245196 2.57361  2.8188            1       100                    | 
|    i_0_16/i_57/B                 XNOR2_X1      Rise  1.5090 0.0000 0.0210          2.57361                                                   | 
|    i_0_16/i_57/ZN                XNOR2_X1      Rise  1.5490 0.0400 0.0170 0.297892 0.94642  1.24431           1       100                    | 
|    i_0_16/p_0[53]                              Rise  1.5490 0.0000                                                                           | 
|    i_0_0_53/A                    MUX2_X1       Rise  1.5490 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_53/Z                    MUX2_X1       Rise  1.6100 0.0610 0.0280 0.124077 10       10.1241           1       100                    | 
|    Res[53]                                     Rise  1.6100 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1900        | 
-------------------------------------------------------------


 Timing Path to Res[55] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[55] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       100                    | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       100                    | 
|    i_0_16/i_59/B                 XNOR2_X1      Rise  1.5020 0.0000 0.0150          2.57361                                                   | 
|    i_0_16/i_59/ZN                XNOR2_X1      Rise  1.5410 0.0390 0.0170 0.335248 0.94642  1.28167           1       100                    | 
|    i_0_16/p_0[55]                              Rise  1.5410 0.0000                                                                           | 
|    i_0_0_55/A                    MUX2_X1       Rise  1.5410 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_55/Z                    MUX2_X1       Rise  1.6020 0.0610 0.0280 0.191064 10       10.1911           1       100                    | 
|    Res[55]                                     Rise  1.6020 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1980        | 
-------------------------------------------------------------


 Timing Path to Res[51] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[51] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       100                    | 
|    i_0_16/sgo__L1_c1/A           CLKBUF_X1     Rise  1.4600 0.0000 0.0170          0.77983                                                   | 
|    i_0_16/sgo__L1_c1/Z           CLKBUF_X1     Rise  1.4950 0.0350 0.0100 0.182118 2.57361  2.75573           1       100                    | 
|    i_0_16/i_55/B                 XNOR2_X1      Rise  1.4950 0.0000 0.0100          2.57361                                                   | 
|    i_0_16/i_55/ZN                XNOR2_X1      Rise  1.5330 0.0380 0.0170 0.493744 0.94642  1.44016           1       100                    | 
|    i_0_16/p_0[51]                              Rise  1.5330 0.0000                                                                           | 
|    i_0_0_51/A                    MUX2_X1       Rise  1.5330 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_51/Z                    MUX2_X1       Rise  1.5950 0.0620 0.0290 0.792706 10       10.7927           1       100                    | 
|    Res[51]                                     Rise  1.5950 0.0000 0.0290          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2050        | 
-------------------------------------------------------------


 Timing Path to Res[50] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[50] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/i_80/A1               NOR3_X1       Fall  1.4350 0.0010 0.0110          1.4005                                                    | 
|    i_0_16/i_80/ZN               NOR3_X1       Rise  1.4780 0.0430 0.0350 0.239547 2.57361  2.81315           1       100                    | 
|    i_0_16/i_54/B                XNOR2_X1      Rise  1.4780 0.0000 0.0350          2.57361                                                   | 
|    i_0_16/i_54/ZN               XNOR2_X1      Rise  1.5220 0.0440 0.0170 0.362734 0.94642  1.30915           1       100                    | 
|    i_0_16/p_0[50]                             Rise  1.5220 0.0000                                                                           | 
|    i_0_0_50/A                   MUX2_X1       Rise  1.5220 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_50/Z                   MUX2_X1       Rise  1.5840 0.0620 0.0290 0.572812 10       10.5728           1       100                    | 
|    Res[50]                                    Rise  1.5840 0.0000 0.0290          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5840        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2160        | 
-------------------------------------------------------------


 Timing Path to Res[48] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[48] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/i_52/B                XOR2_X1       Fall  1.4340 0.0000 0.0110          2.41145                                                   | 
|    i_0_16/i_52/Z                XOR2_X1       Fall  1.4890 0.0550 0.0150 0.282181 0.94642  1.2286            1       100                    | 
|    i_0_16/p_0[48]                             Fall  1.4890 0.0000                                                                           | 
|    i_0_0_48/A                   MUX2_X1       Fall  1.4890 0.0000 0.0150          0.907039                                                  | 
|    i_0_0_48/Z                   MUX2_X1       Fall  1.5680 0.0790 0.0210 0.92013  10       10.9201           1       100                    | 
|    Res[48]                                    Fall  1.5680 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2320        | 
-------------------------------------------------------------


 Timing Path to Res[49] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[49] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_82/A1               OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN               OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       100                    | 
|    i_0_16/i_81/A1               NOR2_X1       Fall  1.4340 0.0000 0.0110          1.41309                                                   | 
|    i_0_16/i_81/ZN               NOR2_X1       Rise  1.4630 0.0290 0.0210 0.170511 2.57361  2.74412           1       100                    | 
|    i_0_16/i_53/B                XNOR2_X1      Rise  1.4630 0.0000 0.0210          2.57361                                                   | 
|    i_0_16/i_53/ZN               XNOR2_X1      Rise  1.5040 0.0410 0.0180 0.391318 0.94642  1.33774           1       100                    | 
|    i_0_16/p_0[49]                             Rise  1.5040 0.0000                                                                           | 
|    i_0_0_49/A                   MUX2_X1       Rise  1.5040 0.0000 0.0180          0.94642                                                   | 
|    i_0_0_49/Z                   MUX2_X1       Rise  1.5670 0.0630 0.0300 0.969584 10       10.9696           1       100                    | 
|    Res[49]                                    Rise  1.5670 0.0000 0.0300          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2330        | 
-------------------------------------------------------------


 Timing Path to Res[47] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[47] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_83/A1               OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN               OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       100                    | 
|    i_0_16/i_51/B                XOR2_X1       Fall  1.3880 0.0000 0.0080          2.41145                                                   | 
|    i_0_16/i_51/Z                XOR2_X1       Fall  1.4420 0.0540 0.0120 0.556339 0.94642  1.50276           1       100                    | 
|    i_0_16/p_0[47]                             Fall  1.4420 0.0000                                                                           | 
|    i_0_0_47/A                   MUX2_X1       Fall  1.4420 0.0000 0.0120          0.907039                                                  | 
|    i_0_0_47/Z                   MUX2_X1       Fall  1.5190 0.0770 0.0210 0.655133 10       10.6551           1       100                    | 
|    Res[47]                                    Fall  1.5190 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2810        | 
-------------------------------------------------------------


 Timing Path to Res[46] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[46] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_84/A1               OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN               OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       100                    | 
|    i_0_16/i_50/B                XOR2_X1       Fall  1.3480 0.0000 0.0080          2.41145                                                   | 
|    i_0_16/i_50/Z                XOR2_X1       Fall  1.4020 0.0540 0.0130 0.285898 0.94642  1.23232           1       100                    | 
|    i_0_16/p_0[46]                             Fall  1.4020 0.0000                                                                           | 
|    i_0_0_46/A                   MUX2_X1       Fall  1.4020 0.0000 0.0130          0.907039                                                  | 
|    i_0_0_46/Z                   MUX2_X1       Fall  1.4800 0.0780 0.0210 0.742108 10       10.7421           1       100                    | 
|    Res[46]                                    Fall  1.4800 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.4800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3200        | 
-------------------------------------------------------------


 Timing Path to Res[45] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[45] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_49/B                XOR2_X1       Fall  1.3060 0.0000 0.0120          2.41145                                                   | 
|    i_0_16/i_49/Z                XOR2_X1       Fall  1.3610 0.0550 0.0130 0.302766 0.94642  1.24919           1       100                    | 
|    i_0_16/p_0[45]                             Fall  1.3610 0.0000                                                                           | 
|    i_0_0_45/A                   MUX2_X1       Fall  1.3610 0.0000 0.0130          0.907039                                                  | 
|    i_0_0_45/Z                   MUX2_X1       Fall  1.4390 0.0780 0.0210 0.698639 10       10.6986           1       100                    | 
|    Res[45]                                    Fall  1.4390 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.4390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3610        | 
-------------------------------------------------------------


 Timing Path to Res[44] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[44] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_85/A1               OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN               OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       100                    | 
|    i_0_16/i_47/A1               AND2_X1       Fall  1.3060 0.0000 0.0120          0.874832                                                  | 
|    i_0_16/i_47/ZN               AND2_X1       Fall  1.3350 0.0290 0.0060 0.249002 0.94642  1.19542           1       100                    | 
|    i_0_16/p_0[44]                             Fall  1.3350 0.0000                                                                           | 
|    i_0_0_44/A                   MUX2_X1       Fall  1.3350 0.0000 0.0060          0.907039                                                  | 
|    i_0_0_44/Z                   MUX2_X1       Fall  1.4100 0.0750 0.0210 0.995554 10       10.9956           1       100                    | 
|    Res[44]                                    Fall  1.4100 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.4100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3900        | 
-------------------------------------------------------------


 Timing Path to Res[43] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[43] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_86/A1               NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN               NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       100                    | 
|    i_0_16/i_46/B                XOR2_X1       Fall  1.2480 0.0000 0.0090          2.41145                                                   | 
|    i_0_16/i_46/Z                XOR2_X1       Fall  1.3020 0.0540 0.0130 0.414839 0.94642  1.36126           1       100                    | 
|    i_0_16/p_0[43]                             Fall  1.3020 0.0000                                                                           | 
|    i_0_0_43/A                   MUX2_X1       Fall  1.3020 0.0000 0.0130          0.907039                                                  | 
|    i_0_0_43/Z                   MUX2_X1       Fall  1.3800 0.0780 0.0210 0.575905 10       10.5759           1       100                    | 
|    Res[43]                                    Fall  1.3800 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.3800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4200        | 
-------------------------------------------------------------


 Timing Path to Res[41] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[41] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_44/B                XOR2_X1       Fall  1.2050 0.0000 0.0120          2.41145                                                   | 
|    i_0_16/i_44/Z                XOR2_X1       Fall  1.2600 0.0550 0.0140 0.247043 0.94642  1.19346           1       100                    | 
|    i_0_16/p_0[41]                             Fall  1.2600 0.0000                                                                           | 
|    i_0_0_41/A                   MUX2_X1       Fall  1.2600 0.0000 0.0140          0.907039                                                  | 
|    i_0_0_41/Z                   MUX2_X1       Fall  1.3390 0.0790 0.0210 1.1038   10       11.1038           1       100                    | 
|    Res[41]                                    Fall  1.3390 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.3390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4610        | 
-------------------------------------------------------------


 Timing Path to Res[42] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[42] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_88/A1               NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN               NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       100                    | 
|    i_0_16/i_87/A1               NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN               NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       100                    | 
|    i_0_16/i_45/B                XNOR2_X1      Rise  1.2320 0.0000 0.0190          2.57361                                                   | 
|    i_0_16/i_45/ZN               XNOR2_X1      Rise  1.2730 0.0410 0.0190 0.79388  0.94642  1.7403            1       100                    | 
|    i_0_16/p_0[42]                             Rise  1.2730 0.0000                                                                           | 
|    i_0_0_42/A                   MUX2_X1       Rise  1.2730 0.0000 0.0190          0.94642                                                   | 
|    i_0_0_42/Z                   MUX2_X1       Rise  1.3360 0.0630 0.0290 0.734119 10       10.7341           1       100                    | 
|    Res[42]                                    Rise  1.3360 0.0000 0.0290          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.3360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4640        | 
-------------------------------------------------------------


 Timing Path to Res[40] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[40] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                                       | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080                      3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120             0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090             0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090                      2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090             0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120             0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090             0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130             0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130                      5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180             0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090             0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090                      5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180             0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090             0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120             0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080             0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080                      2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100             0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100                      5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150             0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150                      3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100             0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100             0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100                      5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160             0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160                      3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100             0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110             1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110                      5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150             0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150                      3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100             0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110             1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110                      5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160             0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160                      3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100             0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100             0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_89/A1               NOR3_X4       Fall  1.1470 0.0000 0.0100                      5.11236                                                   | 
|    i_0_16/i_89/ZN               NOR3_X4       Rise  1.1860 0.0390 0.0320             0.49731  8.52857  9.02588           2       100                    | 
|    i_0_16/i_43/B                XNOR2_X1      Rise  1.1860 0.0000 0.0320                      2.57361                                                   | 
|    i_0_16/i_43/ZN               XNOR2_X1      Rise  1.2300 0.0440 0.0190             0.843474 0.94642  1.78989           1       100                    | 
|    i_0_16/p_0[40]                             Rise  1.2300 0.0000                                                                                       | 
|    i_0_0_40/A                   MUX2_X1       Rise  1.2310 0.0010 0.0190    0.0010            0.94642                                                   | 
|    i_0_0_40/Z                   MUX2_X1       Rise  1.2940 0.0630 0.0290             0.760885 10       10.7609           1       100                    | 
|    Res[40]                                    Rise  1.2940 0.0000 0.0290                      10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.2940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5060        | 
-------------------------------------------------------------


 Timing Path to Res[39] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[39] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                                       | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080                      3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120             0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090             0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090                      2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090             0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120             0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090             0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130             0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130                      5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180             0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090             0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090                      5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180             0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090             0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120             0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080             0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080                      2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100             0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100                      5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150             0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150                      3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100             0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100             0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100                      5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160             0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160                      3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100             0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110             1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110                      5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150             0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150                      3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100             0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110             1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110                      5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160             0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160                      3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100             0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100             0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_90/A1               NOR2_X1       Fall  1.1470 0.0000 0.0100                      1.41309                                                   | 
|    i_0_16/i_90/ZN               NOR2_X1       Rise  1.1760 0.0290 0.0210             0.246381 2.57361  2.81999           1       100                    | 
|    i_0_16/i_42/B                XNOR2_X1      Rise  1.1760 0.0000 0.0210                      2.57361                                                   | 
|    i_0_16/i_42/ZN               XNOR2_X1      Rise  1.2180 0.0420 0.0200             0.978431 0.94642  1.92485           1       100                    | 
|    i_0_16/p_0[39]                             Rise  1.2180 0.0000                                                                                       | 
|    i_0_0_39/A                   MUX2_X1       Rise  1.2200 0.0020 0.0200    0.0020            0.94642                                                   | 
|    i_0_0_39/Z                   MUX2_X1       Rise  1.2830 0.0630 0.0300             0.909641 10       10.9096           1       100                    | 
|    Res[39]                                    Rise  1.2830 0.0000 0.0300                      10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.2830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5170        | 
-------------------------------------------------------------


 Timing Path to Res[38] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[38] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_91/A1               OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN               OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       100                    | 
|    i_0_16/i_41/B                XOR2_X1       Fall  1.1470 0.0000 0.0100          2.41145                                                   | 
|    i_0_16/i_41/Z                XOR2_X1       Fall  1.2030 0.0560 0.0150 0.839176 0.94642  1.7856            1       100                    | 
|    i_0_16/p_0[38]                             Fall  1.2030 0.0000                                                                           | 
|    i_0_0_38/A                   MUX2_X1       Fall  1.2030 0.0000 0.0150          0.907039                                                  | 
|    i_0_0_38/Z                   MUX2_X1       Fall  1.2820 0.0790 0.0210 0.717793 10       10.7178           1       100                    | 
|    Res[38]                                    Fall  1.2820 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.2820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5180        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[31]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                          Fall  0.2000 0.0000 0.1000 1.19437  6.45732  7.65168           4       100      c             | 
|    i_0_7/A[1]                    Fall  0.2000 0.0000                                                                           | 
|    i_0_7/i_60/A2        OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_7/i_60/ZN        OR3_X1   Fall  0.3190 0.1190 0.0180 0.755177 4.27641  5.03159           3       100                    | 
|    i_0_7/i_59/A1        OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_59/ZN        OR2_X1   Fall  0.3730 0.0540 0.0130 0.460947 3.35827  3.81921           2       100                    | 
|    i_0_7/i_58/A1        OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_7/i_58/ZN        OR2_X1   Fall  0.4280 0.0550 0.0150 0.665279 5.03256  5.69783           3       100                    | 
|    i_0_7/i_57/A1        OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_7/i_57/ZN        OR3_X1   Fall  0.5040 0.0760 0.0180 0.841861 4.27641  5.11827           3       100                    | 
|    i_0_7/i_56/A1        OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_56/ZN        OR2_X1   Fall  0.5620 0.0580 0.0160 1.10475  5.03256  6.1373            3       100                    | 
|    i_0_7/i_55/A1        OR3_X1   Fall  0.5620 0.0000 0.0160          0.775543                                                  | 
|    i_0_7/i_55/ZN        OR3_X1   Fall  0.6400 0.0780 0.0190 0.806329 5.04407  5.8504            3       100                    | 
|    i_0_7/i_54/A1        NOR2_X1  Fall  0.6400 0.0000 0.0190          1.41309                                                   | 
|    i_0_7/i_54/ZN        NOR2_X1  Rise  0.6840 0.0440 0.0390 0.788506 4.17264  4.96115           2       100                    | 
|    i_0_7/i_53/A1        NAND2_X1 Rise  0.6840 0.0000 0.0390          1.59903                                                   | 
|    i_0_7/i_53/ZN        NAND2_X1 Fall  0.7180 0.0340 0.0210 0.994686 5.88949  6.88418           3       100                    | 
|    i_0_7/i_51/A1        NOR3_X1  Fall  0.7180 0.0000 0.0210          1.4005                                                    | 
|    i_0_7/i_51/ZN        NOR3_X1  Rise  0.7810 0.0630 0.0550 0.692341 4.17264  4.86498           2       100                    | 
|    i_0_7/i_50/A1        NAND2_X1 Rise  0.7810 0.0000 0.0550          1.59903                                                   | 
|    i_0_7/i_50/ZN        NAND2_X1 Fall  0.8150 0.0340 0.0230 0.80653  5.03256  5.83909           3       100                    | 
|    i_0_7/i_49/A1        OR3_X1   Fall  0.8150 0.0000 0.0230          0.775543                                                  | 
|    i_0_7/i_49/ZN        OR3_X1   Fall  0.8940 0.0790 0.0180 0.622746 4.27641  4.89916           3       100                    | 
|    i_0_7/i_48/A1        OR2_X1   Fall  0.8940 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_48/ZN        OR2_X1   Fall  0.9560 0.0620 0.0180 0.903923 7.6263   8.53022           4       100                    | 
|    i_0_7/i_45/A1        NOR4_X1  Fall  0.9560 0.0000 0.0180          1.34349                                                   | 
|    i_0_7/i_45/ZN        NOR4_X1  Rise  1.0380 0.0820 0.0750 0.619314 4.17264  4.79195           2       100                    | 
|    i_0_7/i_44/A1        NAND2_X1 Rise  1.0380 0.0000 0.0750          1.59903                                                   | 
|    i_0_7/i_44/ZN        NAND2_X1 Fall  1.0680 0.0300 0.0240 0.659733 3.35827  4.018             2       100                    | 
|    i_0_7/i_43/A1        OR2_X1   Fall  1.0680 0.0000 0.0240          0.792385                                                  | 
|    i_0_7/i_43/ZN        OR2_X1   Fall  1.1300 0.0620 0.0160 0.744002 5.88949  6.6335            3       100                    | 
|    i_0_7/i_41/A1        NOR3_X1  Fall  1.1300 0.0000 0.0160          1.4005                                                    | 
|    i_0_7/i_41/ZN        NOR3_X1  Rise  1.1970 0.0670 0.0600 1.40872  4.17264  5.58136           2       100                    | 
|    i_0_7/i_40/A1        NAND2_X1 Rise  1.1970 0.0000 0.0600          1.59903                                                   | 
|    i_0_7/i_40/ZN        NAND2_X1 Fall  1.2320 0.0350 0.0240 0.823914 5.03256  5.85647           3       100                    | 
|    i_0_7/i_39/A1        OR3_X1   Fall  1.2320 0.0000 0.0240          0.775543                                                  | 
|    i_0_7/i_39/ZN        OR3_X1   Fall  1.3210 0.0890 0.0230 0.926873 8.54444  9.47132           5       100                    | 
|    i_0_7/i_36/A1        NOR4_X1  Fall  1.3210 0.0000 0.0230          1.34349                                                   | 
|    i_0_7/i_36/ZN        NOR4_X1  Rise  1.4010 0.0800 0.0710 1.76917  2.57361  4.34277           1       100                    | 
|    i_0_7/i_35/B         XNOR2_X1 Rise  1.4010 0.0000 0.0710          2.57361                                                   | 
|    i_0_7/i_35/ZN        XNOR2_X1 Rise  1.4520 0.0510 0.0350 0.356849 1.65135  2.00819           1       100                    | 
|    i_0_7/p_0[31]                 Rise  1.4520 0.0000                                                                           | 
|    i_0_0_233/A2         NOR2_X1  Rise  1.4520 0.0000 0.0350          1.65135                                                   | 
|    i_0_0_233/ZN         NOR2_X1  Fall  1.4670 0.0150 0.0110 0.309542 1.66384  1.97338           1       100                    | 
|    i_0_0_232/A2         NOR3_X1  Fall  1.4670 0.0000 0.0110          1.4768                                                    | 
|    i_0_0_232/ZN         NOR3_X1  Rise  1.5110 0.0440 0.0360 0.395171 1.14029  1.53546           1       100                    | 
|    multiplier_reg[31]/D DFF_X1   Rise  1.5110 0.0000 0.0360          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
|    multiplier_reg[31]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0890 2.0890 | 
| library setup check                      | -0.0350 2.0540 | 
| data required time                       |  2.0540        | 
|                                          |                | 
| data required time                       |  2.0540        | 
| data arrival time                        | -1.5110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5430        | 
-------------------------------------------------------------


 Timing Path to Res[37] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[37] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_92/A1               NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN               NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       100                    | 
|    i_0_16/i_40/B                XOR2_X1       Fall  1.1030 0.0000 0.0100          2.41145                                                   | 
|    i_0_16/i_40/Z                XOR2_X1       Fall  1.1590 0.0560 0.0130 0.826329 0.94642  1.77275           1       100                    | 
|    i_0_16/p_0[37]                             Fall  1.1590 0.0000                                                                           | 
|    i_0_0_37/A                   MUX2_X1       Fall  1.1590 0.0000 0.0130          0.907039                                                  | 
|    i_0_0_37/Z                   MUX2_X1       Fall  1.2370 0.0780 0.0210 0.745655 10       10.7457           1       100                    | 
|    Res[37]                                    Fall  1.2370 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.2370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5630        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[30]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                             Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1    Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1    Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1    Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1    Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1    Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1    Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1    Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1    Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1    Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1    Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1   Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1   Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1  Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1  Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1   Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1   Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1  Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1  Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1    Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1    Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1    Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1    Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1   Fall  0.9550 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1   Rise  1.0430 0.0880 0.0800 1.17747  4.17264  5.35011           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1  Rise  1.0430 0.0000 0.0800          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1  Fall  1.0740 0.0310 0.0250 0.709634 3.35827  4.0679            2       100                    | 
|    i_0_9/i_43/A1          OR2_X1    Fall  1.0740 0.0000 0.0250          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1    Fall  1.1360 0.0620 0.0160 0.701806 5.88949  6.5913            3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1   Fall  1.1360 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1   Rise  1.1990 0.0630 0.0570 0.991816 4.17264  5.16446           2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1  Rise  1.1990 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1  Fall  1.2330 0.0340 0.0230 0.867897 5.03256  5.90045           3       100                    | 
|    i_0_9/i_39/A1          OR3_X1    Fall  1.2330 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_39/ZN          OR3_X1    Fall  1.3260 0.0930 0.0250 2.81423  8.54444  11.3587           5       100                    | 
|    i_0_9/i_37/A1          NOR3_X1   Fall  1.3270 0.0010 0.0250          1.4005                                                    | 
|    i_0_9/i_37/ZN          NOR3_X1   Rise  1.3760 0.0490 0.0430 0.211831 2.57361  2.78544           1       100                    | 
|    i_0_9/i_34/B           XNOR2_X1  Rise  1.3760 0.0000 0.0430          2.57361                                                   | 
|    i_0_9/i_34/ZN          XNOR2_X1  Fall  1.4020 0.0260 0.0260 0.423935 1.62192  2.04586           1       100                    | 
|    i_0_9/p_0[30]                    Fall  1.4020 0.0000                                                                           | 
|    i_0_0_163/B2           AOI222_X1 Fall  1.4020 0.0000 0.0260          1.45057                                                   | 
|    i_0_0_163/ZN           AOI222_X1 Rise  1.4980 0.0960 0.0550 0.833557 1.70023  2.53379           1       100                    | 
|    i_0_0_162/A            INV_X1    Rise  1.4980 0.0000 0.0550          1.70023                                                   | 
|    i_0_0_162/ZN           INV_X1    Fall  1.5060 0.0080 0.0120 0.210172 1.14029  1.35046           1       100                    | 
|    multiplicand_reg[30]/D DFF_X1    Fall  1.5060 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[30]/CK      DFF_X1        Rise  0.1110 0.0010 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1110 2.1110 | 
| library setup check                      | -0.0260 2.0850 | 
| data required time                       |  2.0850        | 
|                                          |                | 
| data required time                       |  2.0850        | 
| data arrival time                        | -1.5060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5790        | 
-------------------------------------------------------------


 Timing Path to Res[35] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[35] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/i_94/A1               NOR3_X1       Fall  1.0610 0.0000 0.0110          1.4005                                                    | 
|    i_0_16/i_94/ZN               NOR3_X1       Rise  1.1030 0.0420 0.0340 0.144988 2.57361  2.7186            1       100                    | 
|    i_0_16/i_38/B                XNOR2_X1      Rise  1.1030 0.0000 0.0340          2.57361                                                   | 
|    i_0_16/i_38/ZN               XNOR2_X1      Rise  1.1460 0.0430 0.0170 0.354043 0.94642  1.30046           1       100                    | 
|    i_0_16/p_0[35]                             Rise  1.1460 0.0000                                                                           | 
|    i_0_0_35/A                   MUX2_X1       Rise  1.1460 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_35/Z                   MUX2_X1       Rise  1.2110 0.0650 0.0320 1.83603  10       11.836            1       100                    | 
|    Res[35]                                    Rise  1.2110 0.0000 0.0320          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.2110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5890        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[31]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                            Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9550 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0430 0.0880 0.0800 1.17747  4.17264  5.35011           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1 Rise  1.0430 0.0000 0.0800          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1 Fall  1.0740 0.0310 0.0250 0.709634 3.35827  4.0679            2       100                    | 
|    i_0_9/i_43/A1          OR2_X1   Fall  1.0740 0.0000 0.0250          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1   Fall  1.1360 0.0620 0.0160 0.701806 5.88949  6.5913            3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1  Fall  1.1360 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1  Rise  1.1990 0.0630 0.0570 0.991816 4.17264  5.16446           2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1 Rise  1.1990 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1 Fall  1.2330 0.0340 0.0230 0.867897 5.03256  5.90045           3       100                    | 
|    i_0_9/i_39/A1          OR3_X1   Fall  1.2330 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_39/ZN          OR3_X1   Fall  1.3260 0.0930 0.0250 2.81423  8.54444  11.3587           5       100                    | 
|    i_0_9/i_36/A1          NOR4_X1  Fall  1.3270 0.0010 0.0250          1.34349                                                   | 
|    i_0_9/i_36/ZN          NOR4_X1  Rise  1.3960 0.0690 0.0620 0.693791 2.57361  3.2674            1       100                    | 
|    i_0_9/i_35/B           XNOR2_X1 Rise  1.3960 0.0000 0.0620          2.57361                                                   | 
|    i_0_9/i_35/ZN          XNOR2_X1 Rise  1.4470 0.0510 0.0360 0.637224 1.62303  2.26025           1       100                    | 
|    i_0_9/p_0[31]                   Rise  1.4470 0.0000                                                                           | 
|    i_0_0_166/B2           AOI22_X1 Rise  1.4470 0.0000 0.0360          1.62303                                                   | 
|    i_0_0_166/ZN           AOI22_X1 Fall  1.4740 0.0270 0.0280 0.198878 1.70023  1.89911           1       100                    | 
|    i_0_0_165/A            INV_X1   Fall  1.4740 0.0000 0.0280          1.54936                                                   | 
|    i_0_0_165/ZN           INV_X1   Rise  1.4930 0.0190 0.0100 0.275203 1.14029  1.41549           1       100                    | 
|    multiplicand_reg[31]/D DFF_X1   Rise  1.4930 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[31]/CK      DFF_X1        Rise  0.1110 0.0010 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1110 2.1110 | 
| library setup check                      | -0.0270 2.0840 | 
| data required time                       |  2.0840        | 
|                                          |                | 
| data required time                       |  2.0840        | 
| data arrival time                        | -1.4930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5910        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[29]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                             Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1    Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1    Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1    Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1    Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1    Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1    Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1    Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1    Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1    Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1    Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1   Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1   Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1  Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1  Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1   Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1   Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1  Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1  Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1    Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1    Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1    Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1    Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1   Fall  0.9550 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1   Rise  1.0430 0.0880 0.0800 1.17747  4.17264  5.35011           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1  Rise  1.0430 0.0000 0.0800          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1  Fall  1.0740 0.0310 0.0250 0.709634 3.35827  4.0679            2       100                    | 
|    i_0_9/i_43/A1          OR2_X1    Fall  1.0740 0.0000 0.0250          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1    Fall  1.1360 0.0620 0.0160 0.701806 5.88949  6.5913            3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1   Fall  1.1360 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1   Rise  1.1990 0.0630 0.0570 0.991816 4.17264  5.16446           2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1  Rise  1.1990 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1  Fall  1.2330 0.0340 0.0230 0.867897 5.03256  5.90045           3       100                    | 
|    i_0_9/i_39/A1          OR3_X1    Fall  1.2330 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_39/ZN          OR3_X1    Fall  1.3260 0.0930 0.0250 2.81423  8.54444  11.3587           5       100                    | 
|    i_0_9/i_38/A1          NOR2_X1   Fall  1.3270 0.0010 0.0250          1.41309                                                   | 
|    i_0_9/i_38/ZN          NOR2_X1   Rise  1.3630 0.0360 0.0310 0.289294 2.57361  2.8629            1       100                    | 
|    i_0_9/i_33/B           XNOR2_X1  Rise  1.3630 0.0000 0.0310          2.57361                                                   | 
|    i_0_9/i_33/ZN          XNOR2_X1  Fall  1.3860 0.0230 0.0250 0.408719 1.62192  2.03064           1       100                    | 
|    i_0_9/p_0[29]                    Fall  1.3860 0.0000                                                                           | 
|    i_0_0_161/B2           AOI222_X1 Fall  1.3860 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_161/ZN           AOI222_X1 Rise  1.4800 0.0940 0.0540 0.570238 1.70023  2.27047           1       100                    | 
|    i_0_0_160/A            INV_X1    Rise  1.4800 0.0000 0.0540          1.70023                                                   | 
|    i_0_0_160/ZN           INV_X1    Fall  1.4890 0.0090 0.0120 0.353832 1.14029  1.49412           1       100                    | 
|    multiplicand_reg[29]/D DFF_X1    Fall  1.4890 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[29]/CK      DFF_X1        Rise  0.1110 0.0010 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1110 2.1110 | 
| library setup check                      | -0.0260 2.0850 | 
| data required time                       |  2.0850        | 
|                                          |                | 
| data required time                       |  2.0850        | 
| data arrival time                        | -1.4890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5960        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[28]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                             Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1    Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1    Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1    Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1    Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1    Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1    Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1    Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1    Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1    Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1    Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1   Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1   Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1  Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1  Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1   Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1   Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1  Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1  Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1    Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1    Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1    Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1    Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1   Fall  0.9550 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1   Rise  1.0430 0.0880 0.0800 1.17747  4.17264  5.35011           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1  Rise  1.0430 0.0000 0.0800          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1  Fall  1.0740 0.0310 0.0250 0.709634 3.35827  4.0679            2       100                    | 
|    i_0_9/i_43/A1          OR2_X1    Fall  1.0740 0.0000 0.0250          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1    Fall  1.1360 0.0620 0.0160 0.701806 5.88949  6.5913            3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1   Fall  1.1360 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1   Rise  1.1990 0.0630 0.0570 0.991816 4.17264  5.16446           2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1  Rise  1.1990 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1  Fall  1.2330 0.0340 0.0230 0.867897 5.03256  5.90045           3       100                    | 
|    i_0_9/i_39/A1          OR3_X1    Fall  1.2330 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_39/ZN          OR3_X1    Fall  1.3260 0.0930 0.0250 2.81423  8.54444  11.3587           5       100                    | 
|    i_0_9/i_32/B           XOR2_X1   Fall  1.3260 0.0000 0.0250          2.41145                                                   | 
|    i_0_9/i_32/Z           XOR2_X1   Fall  1.3880 0.0620 0.0250 0.345421 1.62192  1.96735           1       100                    | 
|    i_0_9/p_0[28]                    Fall  1.3880 0.0000                                                                           | 
|    i_0_0_159/B2           AOI222_X1 Fall  1.3880 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_159/ZN           AOI222_X1 Rise  1.4790 0.0910 0.0520 0.258921 1.70023  1.95915           1       100                    | 
|    i_0_0_158/A            INV_X1    Rise  1.4790 0.0000 0.0520          1.70023                                                   | 
|    i_0_0_158/ZN           INV_X1    Fall  1.4880 0.0090 0.0120 0.339814 1.14029  1.4801            1       100                    | 
|    multiplicand_reg[28]/D DFF_X1    Fall  1.4880 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[28]/CK      DFF_X1        Rise  0.1110 0.0010 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1110 2.1110 | 
| library setup check                      | -0.0260 2.0850 | 
| data required time                       |  2.0850        | 
|                                          |                | 
| data required time                       |  2.0850        | 
| data arrival time                        | -1.4880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5970        | 
-------------------------------------------------------------


 Timing Path to Res[34] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[34] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/i_95/A1               NOR2_X1       Fall  1.0610 0.0000 0.0110          1.41309                                                   | 
|    i_0_16/i_95/ZN               NOR2_X1       Rise  1.0910 0.0300 0.0210 0.325176 2.57361  2.89878           1       100                    | 
|    i_0_16/i_37/B                XNOR2_X1      Rise  1.0910 0.0000 0.0210          2.57361                                                   | 
|    i_0_16/i_37/ZN               XNOR2_X1      Rise  1.1310 0.0400 0.0170 0.222092 0.94642  1.16851           1       100                    | 
|    i_0_16/p_0[34]                             Rise  1.1310 0.0000                                                                           | 
|    i_0_0_34/A                   MUX2_X1       Rise  1.1310 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_34/Z                   MUX2_X1       Rise  1.1980 0.0670 0.0340 2.89002  10       12.89             1       100                    | 
|    Res[34]                                    Rise  1.1990 0.0010 0.0340          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6010        | 
-------------------------------------------------------------


 Timing Path to Res[33] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[33] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/i_36/B                XOR2_X1       Fall  1.0610 0.0000 0.0110          2.41145                                                   | 
|    i_0_16/i_36/Z                XOR2_X1       Fall  1.1160 0.0550 0.0140 0.172374 0.94642  1.11879           1       100                    | 
|    i_0_16/p_0[33]                             Fall  1.1160 0.0000                                                                           | 
|    i_0_0_33/A                   MUX2_X1       Fall  1.1160 0.0000 0.0140          0.907039                                                  | 
|    i_0_0_33/Z                   MUX2_X1       Fall  1.1970 0.0810 0.0220 2.09495  10       12.095            1       100                    | 
|    Res[33]                                    Fall  1.1970 0.0000 0.0220          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6030        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[30]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                          Fall  0.2000 0.0000 0.1000 1.19437  6.45732  7.65168           4       100      c             | 
|    i_0_7/A[1]                    Fall  0.2000 0.0000                                                                           | 
|    i_0_7/i_60/A2        OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_7/i_60/ZN        OR3_X1   Fall  0.3190 0.1190 0.0180 0.755177 4.27641  5.03159           3       100                    | 
|    i_0_7/i_59/A1        OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_59/ZN        OR2_X1   Fall  0.3730 0.0540 0.0130 0.460947 3.35827  3.81921           2       100                    | 
|    i_0_7/i_58/A1        OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_7/i_58/ZN        OR2_X1   Fall  0.4280 0.0550 0.0150 0.665279 5.03256  5.69783           3       100                    | 
|    i_0_7/i_57/A1        OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_7/i_57/ZN        OR3_X1   Fall  0.5040 0.0760 0.0180 0.841861 4.27641  5.11827           3       100                    | 
|    i_0_7/i_56/A1        OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_56/ZN        OR2_X1   Fall  0.5620 0.0580 0.0160 1.10475  5.03256  6.1373            3       100                    | 
|    i_0_7/i_55/A1        OR3_X1   Fall  0.5620 0.0000 0.0160          0.775543                                                  | 
|    i_0_7/i_55/ZN        OR3_X1   Fall  0.6400 0.0780 0.0190 0.806329 5.04407  5.8504            3       100                    | 
|    i_0_7/i_54/A1        NOR2_X1  Fall  0.6400 0.0000 0.0190          1.41309                                                   | 
|    i_0_7/i_54/ZN        NOR2_X1  Rise  0.6840 0.0440 0.0390 0.788506 4.17264  4.96115           2       100                    | 
|    i_0_7/i_53/A1        NAND2_X1 Rise  0.6840 0.0000 0.0390          1.59903                                                   | 
|    i_0_7/i_53/ZN        NAND2_X1 Fall  0.7180 0.0340 0.0210 0.994686 5.88949  6.88418           3       100                    | 
|    i_0_7/i_51/A1        NOR3_X1  Fall  0.7180 0.0000 0.0210          1.4005                                                    | 
|    i_0_7/i_51/ZN        NOR3_X1  Rise  0.7810 0.0630 0.0550 0.692341 4.17264  4.86498           2       100                    | 
|    i_0_7/i_50/A1        NAND2_X1 Rise  0.7810 0.0000 0.0550          1.59903                                                   | 
|    i_0_7/i_50/ZN        NAND2_X1 Fall  0.8150 0.0340 0.0230 0.80653  5.03256  5.83909           3       100                    | 
|    i_0_7/i_49/A1        OR3_X1   Fall  0.8150 0.0000 0.0230          0.775543                                                  | 
|    i_0_7/i_49/ZN        OR3_X1   Fall  0.8940 0.0790 0.0180 0.622746 4.27641  4.89916           3       100                    | 
|    i_0_7/i_48/A1        OR2_X1   Fall  0.8940 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_48/ZN        OR2_X1   Fall  0.9560 0.0620 0.0180 0.903923 7.6263   8.53022           4       100                    | 
|    i_0_7/i_45/A1        NOR4_X1  Fall  0.9560 0.0000 0.0180          1.34349                                                   | 
|    i_0_7/i_45/ZN        NOR4_X1  Rise  1.0380 0.0820 0.0750 0.619314 4.17264  4.79195           2       100                    | 
|    i_0_7/i_44/A1        NAND2_X1 Rise  1.0380 0.0000 0.0750          1.59903                                                   | 
|    i_0_7/i_44/ZN        NAND2_X1 Fall  1.0680 0.0300 0.0240 0.659733 3.35827  4.018             2       100                    | 
|    i_0_7/i_43/A1        OR2_X1   Fall  1.0680 0.0000 0.0240          0.792385                                                  | 
|    i_0_7/i_43/ZN        OR2_X1   Fall  1.1300 0.0620 0.0160 0.744002 5.88949  6.6335            3       100                    | 
|    i_0_7/i_41/A1        NOR3_X1  Fall  1.1300 0.0000 0.0160          1.4005                                                    | 
|    i_0_7/i_41/ZN        NOR3_X1  Rise  1.1970 0.0670 0.0600 1.40872  4.17264  5.58136           2       100                    | 
|    i_0_7/i_40/A1        NAND2_X1 Rise  1.1970 0.0000 0.0600          1.59903                                                   | 
|    i_0_7/i_40/ZN        NAND2_X1 Fall  1.2320 0.0350 0.0240 0.823914 5.03256  5.85647           3       100                    | 
|    i_0_7/i_39/A1        OR3_X1   Fall  1.2320 0.0000 0.0240          0.775543                                                  | 
|    i_0_7/i_39/ZN        OR3_X1   Fall  1.3210 0.0890 0.0230 0.926873 8.54444  9.47132           5       100                    | 
|    i_0_7/i_37/A1        NOR3_X1  Fall  1.3210 0.0000 0.0230          1.4005                                                    | 
|    i_0_7/i_37/ZN        NOR3_X1  Rise  1.3690 0.0480 0.0430 0.229401 2.57361  2.80301           1       100                    | 
|    i_0_7/i_34/B         XNOR2_X1 Rise  1.3690 0.0000 0.0430          2.57361                                                   | 
|    i_0_7/i_34/ZN        XNOR2_X1 Rise  1.4160 0.0470 0.0350 0.324985 1.68751  2.0125            1       100                    | 
|    i_0_7/p_0[30]                 Rise  1.4160 0.0000                                                                           | 
|    i_0_0_228/A1         AOI22_X1 Rise  1.4160 0.0000 0.0350          1.68751                                                   | 
|    i_0_0_228/ZN         AOI22_X1 Fall  1.4360 0.0200 0.0290 0.280141 1.70023  1.98037           1       100                    | 
|    i_0_0_227/A          INV_X1   Fall  1.4360 0.0000 0.0290          1.54936                                                   | 
|    i_0_0_227/ZN         INV_X1   Rise  1.4550 0.0190 0.0110 0.430639 1.14029  1.57093           1       100                    | 
|    multiplier_reg[30]/D DFF_X1   Rise  1.4550 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
|    multiplier_reg[30]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0890 2.0890 | 
| library setup check                      | -0.0290 2.0600 | 
| data required time                       |  2.0600        | 
|                                          |                | 
| data required time                       |  2.0600        | 
| data arrival time                        | -1.4550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6050        | 
-------------------------------------------------------------


 Timing Path to Res[36] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[36] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_96/A1               OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN               OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       100                    | 
|    i_0_16/sgo__sro_c51/A1       NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN       NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       100                    | 
|    i_0_16/i_39/B                XNOR2_X1      Rise  1.0850 0.0000 0.0160          2.57361                                                   | 
|    i_0_16/i_39/ZN               XNOR2_X1      Rise  1.1240 0.0390 0.0170 0.316448 0.94642  1.26287           1       100                    | 
|    i_0_16/p_0[36]                             Rise  1.1240 0.0000                                                                           | 
|    i_0_0_36/A                   MUX2_X1       Rise  1.1240 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_36/Z                   MUX2_X1       Rise  1.1880 0.0640 0.0310 1.68746  10       11.6875           1       100                    | 
|    Res[36]                                    Rise  1.1890 0.0010 0.0310          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6110        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[29]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                          Fall  0.2000 0.0000 0.1000 1.19437  6.45732  7.65168           4       100      c             | 
|    i_0_7/A[1]                    Fall  0.2000 0.0000                                                                           | 
|    i_0_7/i_60/A2        OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_7/i_60/ZN        OR3_X1   Fall  0.3190 0.1190 0.0180 0.755177 4.27641  5.03159           3       100                    | 
|    i_0_7/i_59/A1        OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_59/ZN        OR2_X1   Fall  0.3730 0.0540 0.0130 0.460947 3.35827  3.81921           2       100                    | 
|    i_0_7/i_58/A1        OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_7/i_58/ZN        OR2_X1   Fall  0.4280 0.0550 0.0150 0.665279 5.03256  5.69783           3       100                    | 
|    i_0_7/i_57/A1        OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_7/i_57/ZN        OR3_X1   Fall  0.5040 0.0760 0.0180 0.841861 4.27641  5.11827           3       100                    | 
|    i_0_7/i_56/A1        OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_56/ZN        OR2_X1   Fall  0.5620 0.0580 0.0160 1.10475  5.03256  6.1373            3       100                    | 
|    i_0_7/i_55/A1        OR3_X1   Fall  0.5620 0.0000 0.0160          0.775543                                                  | 
|    i_0_7/i_55/ZN        OR3_X1   Fall  0.6400 0.0780 0.0190 0.806329 5.04407  5.8504            3       100                    | 
|    i_0_7/i_54/A1        NOR2_X1  Fall  0.6400 0.0000 0.0190          1.41309                                                   | 
|    i_0_7/i_54/ZN        NOR2_X1  Rise  0.6840 0.0440 0.0390 0.788506 4.17264  4.96115           2       100                    | 
|    i_0_7/i_53/A1        NAND2_X1 Rise  0.6840 0.0000 0.0390          1.59903                                                   | 
|    i_0_7/i_53/ZN        NAND2_X1 Fall  0.7180 0.0340 0.0210 0.994686 5.88949  6.88418           3       100                    | 
|    i_0_7/i_51/A1        NOR3_X1  Fall  0.7180 0.0000 0.0210          1.4005                                                    | 
|    i_0_7/i_51/ZN        NOR3_X1  Rise  0.7810 0.0630 0.0550 0.692341 4.17264  4.86498           2       100                    | 
|    i_0_7/i_50/A1        NAND2_X1 Rise  0.7810 0.0000 0.0550          1.59903                                                   | 
|    i_0_7/i_50/ZN        NAND2_X1 Fall  0.8150 0.0340 0.0230 0.80653  5.03256  5.83909           3       100                    | 
|    i_0_7/i_49/A1        OR3_X1   Fall  0.8150 0.0000 0.0230          0.775543                                                  | 
|    i_0_7/i_49/ZN        OR3_X1   Fall  0.8940 0.0790 0.0180 0.622746 4.27641  4.89916           3       100                    | 
|    i_0_7/i_48/A1        OR2_X1   Fall  0.8940 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_48/ZN        OR2_X1   Fall  0.9560 0.0620 0.0180 0.903923 7.6263   8.53022           4       100                    | 
|    i_0_7/i_45/A1        NOR4_X1  Fall  0.9560 0.0000 0.0180          1.34349                                                   | 
|    i_0_7/i_45/ZN        NOR4_X1  Rise  1.0380 0.0820 0.0750 0.619314 4.17264  4.79195           2       100                    | 
|    i_0_7/i_44/A1        NAND2_X1 Rise  1.0380 0.0000 0.0750          1.59903                                                   | 
|    i_0_7/i_44/ZN        NAND2_X1 Fall  1.0680 0.0300 0.0240 0.659733 3.35827  4.018             2       100                    | 
|    i_0_7/i_43/A1        OR2_X1   Fall  1.0680 0.0000 0.0240          0.792385                                                  | 
|    i_0_7/i_43/ZN        OR2_X1   Fall  1.1300 0.0620 0.0160 0.744002 5.88949  6.6335            3       100                    | 
|    i_0_7/i_41/A1        NOR3_X1  Fall  1.1300 0.0000 0.0160          1.4005                                                    | 
|    i_0_7/i_41/ZN        NOR3_X1  Rise  1.1970 0.0670 0.0600 1.40872  4.17264  5.58136           2       100                    | 
|    i_0_7/i_40/A1        NAND2_X1 Rise  1.1970 0.0000 0.0600          1.59903                                                   | 
|    i_0_7/i_40/ZN        NAND2_X1 Fall  1.2320 0.0350 0.0240 0.823914 5.03256  5.85647           3       100                    | 
|    i_0_7/i_39/A1        OR3_X1   Fall  1.2320 0.0000 0.0240          0.775543                                                  | 
|    i_0_7/i_39/ZN        OR3_X1   Fall  1.3210 0.0890 0.0230 0.926873 8.54444  9.47132           5       100                    | 
|    i_0_7/i_38/A1        NOR2_X1  Fall  1.3210 0.0000 0.0230          1.41309                                                   | 
|    i_0_7/i_38/ZN        NOR2_X1  Rise  1.3560 0.0350 0.0310 0.287093 2.57361  2.8607            1       100                    | 
|    i_0_7/i_33/B         XNOR2_X1 Rise  1.3560 0.0000 0.0310          2.57361                                                   | 
|    i_0_7/i_33/ZN        XNOR2_X1 Rise  1.4010 0.0450 0.0350 0.331437 1.68751  2.01895           1       100                    | 
|    i_0_7/p_0[29]                 Rise  1.4010 0.0000                                                                           | 
|    i_0_0_226/A1         AOI22_X1 Rise  1.4010 0.0000 0.0350          1.68751                                                   | 
|    i_0_0_226/ZN         AOI22_X1 Fall  1.4220 0.0210 0.0290 0.413456 1.70023  2.11369           1       100                    | 
|    i_0_0_225/A          INV_X1   Fall  1.4220 0.0000 0.0290          1.54936                                                   | 
|    i_0_0_225/ZN         INV_X1   Rise  1.4400 0.0180 0.0100 0.157832 1.14029  1.29812           1       100                    | 
|    multiplier_reg[29]/D DFF_X1   Rise  1.4400 0.0000 0.0100          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
|    multiplier_reg[29]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0890 2.0890 | 
| library setup check                      | -0.0290 2.0600 | 
| data required time                       |  2.0600        | 
|                                          |                | 
| data required time                       |  2.0600        | 
| data arrival time                        | -1.4400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6200        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[28]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                          Fall  0.2000 0.0000 0.1000 1.19437  6.45732  7.65168           4       100      c             | 
|    i_0_7/A[1]                    Fall  0.2000 0.0000                                                                           | 
|    i_0_7/i_60/A2        OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_7/i_60/ZN        OR3_X1   Fall  0.3190 0.1190 0.0180 0.755177 4.27641  5.03159           3       100                    | 
|    i_0_7/i_59/A1        OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_59/ZN        OR2_X1   Fall  0.3730 0.0540 0.0130 0.460947 3.35827  3.81921           2       100                    | 
|    i_0_7/i_58/A1        OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_7/i_58/ZN        OR2_X1   Fall  0.4280 0.0550 0.0150 0.665279 5.03256  5.69783           3       100                    | 
|    i_0_7/i_57/A1        OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_7/i_57/ZN        OR3_X1   Fall  0.5040 0.0760 0.0180 0.841861 4.27641  5.11827           3       100                    | 
|    i_0_7/i_56/A1        OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_56/ZN        OR2_X1   Fall  0.5620 0.0580 0.0160 1.10475  5.03256  6.1373            3       100                    | 
|    i_0_7/i_55/A1        OR3_X1   Fall  0.5620 0.0000 0.0160          0.775543                                                  | 
|    i_0_7/i_55/ZN        OR3_X1   Fall  0.6400 0.0780 0.0190 0.806329 5.04407  5.8504            3       100                    | 
|    i_0_7/i_54/A1        NOR2_X1  Fall  0.6400 0.0000 0.0190          1.41309                                                   | 
|    i_0_7/i_54/ZN        NOR2_X1  Rise  0.6840 0.0440 0.0390 0.788506 4.17264  4.96115           2       100                    | 
|    i_0_7/i_53/A1        NAND2_X1 Rise  0.6840 0.0000 0.0390          1.59903                                                   | 
|    i_0_7/i_53/ZN        NAND2_X1 Fall  0.7180 0.0340 0.0210 0.994686 5.88949  6.88418           3       100                    | 
|    i_0_7/i_51/A1        NOR3_X1  Fall  0.7180 0.0000 0.0210          1.4005                                                    | 
|    i_0_7/i_51/ZN        NOR3_X1  Rise  0.7810 0.0630 0.0550 0.692341 4.17264  4.86498           2       100                    | 
|    i_0_7/i_50/A1        NAND2_X1 Rise  0.7810 0.0000 0.0550          1.59903                                                   | 
|    i_0_7/i_50/ZN        NAND2_X1 Fall  0.8150 0.0340 0.0230 0.80653  5.03256  5.83909           3       100                    | 
|    i_0_7/i_49/A1        OR3_X1   Fall  0.8150 0.0000 0.0230          0.775543                                                  | 
|    i_0_7/i_49/ZN        OR3_X1   Fall  0.8940 0.0790 0.0180 0.622746 4.27641  4.89916           3       100                    | 
|    i_0_7/i_48/A1        OR2_X1   Fall  0.8940 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_48/ZN        OR2_X1   Fall  0.9560 0.0620 0.0180 0.903923 7.6263   8.53022           4       100                    | 
|    i_0_7/i_45/A1        NOR4_X1  Fall  0.9560 0.0000 0.0180          1.34349                                                   | 
|    i_0_7/i_45/ZN        NOR4_X1  Rise  1.0380 0.0820 0.0750 0.619314 4.17264  4.79195           2       100                    | 
|    i_0_7/i_44/A1        NAND2_X1 Rise  1.0380 0.0000 0.0750          1.59903                                                   | 
|    i_0_7/i_44/ZN        NAND2_X1 Fall  1.0680 0.0300 0.0240 0.659733 3.35827  4.018             2       100                    | 
|    i_0_7/i_43/A1        OR2_X1   Fall  1.0680 0.0000 0.0240          0.792385                                                  | 
|    i_0_7/i_43/ZN        OR2_X1   Fall  1.1300 0.0620 0.0160 0.744002 5.88949  6.6335            3       100                    | 
|    i_0_7/i_41/A1        NOR3_X1  Fall  1.1300 0.0000 0.0160          1.4005                                                    | 
|    i_0_7/i_41/ZN        NOR3_X1  Rise  1.1970 0.0670 0.0600 1.40872  4.17264  5.58136           2       100                    | 
|    i_0_7/i_40/A1        NAND2_X1 Rise  1.1970 0.0000 0.0600          1.59903                                                   | 
|    i_0_7/i_40/ZN        NAND2_X1 Fall  1.2320 0.0350 0.0240 0.823914 5.03256  5.85647           3       100                    | 
|    i_0_7/i_39/A1        OR3_X1   Fall  1.2320 0.0000 0.0240          0.775543                                                  | 
|    i_0_7/i_39/ZN        OR3_X1   Fall  1.3210 0.0890 0.0230 0.926873 8.54444  9.47132           5       100                    | 
|    i_0_7/i_32/B         XOR2_X1  Fall  1.3210 0.0000 0.0230          2.41145                                                   | 
|    i_0_7/i_32/Z         XOR2_X1  Fall  1.3820 0.0610 0.0250 0.335976 1.68751  2.02349           1       100                    | 
|    i_0_7/p_0[28]                 Fall  1.3820 0.0000                                                                           | 
|    i_0_0_224/A1         AOI22_X1 Fall  1.3820 0.0000 0.0250          1.50384                                                   | 
|    i_0_0_224/ZN         AOI22_X1 Rise  1.4210 0.0390 0.0330 0.223319 1.70023  1.92355           1       100                    | 
|    i_0_0_223/A          INV_X1   Rise  1.4210 0.0000 0.0330          1.70023                                                   | 
|    i_0_0_223/ZN         INV_X1   Fall  1.4300 0.0090 0.0090 0.364245 1.14029  1.50453           1       100                    | 
|    multiplier_reg[28]/D DFF_X1   Fall  1.4300 0.0000 0.0090          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
|    multiplier_reg[28]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0890 2.0890 | 
| library setup check                      | -0.0320 2.0570 | 
| data required time                       |  2.0570        | 
|                                          |                | 
| data required time                       |  2.0570        | 
| data arrival time                        | -1.4300        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6270        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[27]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                             Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1    Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1    Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1    Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1    Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1    Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1    Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1    Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1    Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1    Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1    Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1   Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1   Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1  Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1  Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1   Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1   Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1  Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1  Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1    Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1    Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1    Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1    Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1   Fall  0.9550 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1   Rise  1.0430 0.0880 0.0800 1.17747  4.17264  5.35011           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1  Rise  1.0430 0.0000 0.0800          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1  Fall  1.0740 0.0310 0.0250 0.709634 3.35827  4.0679            2       100                    | 
|    i_0_9/i_43/A1          OR2_X1    Fall  1.0740 0.0000 0.0250          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1    Fall  1.1360 0.0620 0.0160 0.701806 5.88949  6.5913            3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1   Fall  1.1360 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1   Rise  1.1990 0.0630 0.0570 0.991816 4.17264  5.16446           2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1  Rise  1.1990 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1  Fall  1.2330 0.0340 0.0230 0.867897 5.03256  5.90045           3       100                    | 
|    i_0_9/i_39/A1          OR3_X1    Fall  1.2330 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_39/ZN          OR3_X1    Fall  1.3260 0.0930 0.0250 2.81423  8.54444  11.3587           5       100                    | 
|    i_0_9/i_30/A1          AND2_X1   Fall  1.3260 0.0000 0.0250          0.874832                                                  | 
|    i_0_9/i_30/ZN          AND2_X1   Fall  1.3630 0.0370 0.0070 0.293012 1.62192  1.91494           1       100                    | 
|    i_0_9/p_0[27]                    Fall  1.3630 0.0000                                                                           | 
|    i_0_0_157/B2           AOI222_X1 Fall  1.3630 0.0000 0.0070          1.45057                                                   | 
|    i_0_0_157/ZN           AOI222_X1 Rise  1.4480 0.0850 0.0530 0.417807 1.70023  2.11804           1       100                    | 
|    i_0_0_156/A            INV_X1    Rise  1.4480 0.0000 0.0530          1.70023                                                   | 
|    i_0_0_156/ZN           INV_X1    Fall  1.4560 0.0080 0.0110 0.15957  1.14029  1.29986           1       100                    | 
|    multiplicand_reg[27]/D DFF_X1    Fall  1.4560 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[27]/CK      DFF_X1        Rise  0.1120 0.0020 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1120 2.1120 | 
| library setup check                      | -0.0260 2.0860 | 
| data required time                       |  2.0860        | 
|                                          |                | 
| data required time                       |  2.0860        | 
| data arrival time                        | -1.4560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[30]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_114/A3               NOR3_X1       Rise  1.0950 0.0000 0.1100                      1.6163                                                    | 
|    i_0_5/i_114/ZN               NOR3_X1       Fall  1.1140 0.0190 0.0250             0.802219 1.60595  2.40817           1       100                    | 
|    i_0_5/i_98/A4                NOR4_X1       Fall  1.1140 0.0000 0.0250                      1.55423                                                   | 
|    i_0_5/i_98/ZN                NOR4_X1       Rise  1.2380 0.1240 0.0780             1.58959  3.87976  5.46934           2       100                    | 
|    i_0_5/i_96/B1                AOI21_X1      Rise  1.2480 0.0100 0.0780    0.0100            1.647                                                     | 
|    i_0_5/i_96/ZN                AOI21_X1      Fall  1.2870 0.0390 0.0280             1.01375  4.86825  5.882             3       100                    | 
|    i_0_5/i_95/A                 INV_X1        Fall  1.2870 0.0000 0.0280                      1.54936                                                   | 
|    i_0_5/i_95/ZN                INV_X1        Rise  1.3140 0.0270 0.0150             0.430043 3.33789  3.76793           2       100                    | 
|    i_0_5/i_89/A3                NAND3_X1      Rise  1.3140 0.0000 0.0150                      1.65038                                                   | 
|    i_0_5/i_89/ZN                NAND3_X1      Fall  1.3360 0.0220 0.0120             0.271268 1.63022  1.90149           1       100                    | 
|    i_0_5/i_88/A                 OAI221_X1     Fall  1.3360 0.0000 0.0120                      1.53966                                                   | 
|    i_0_5/i_88/ZN                OAI221_X1     Rise  1.3630 0.0270 0.0430             0.669116 2.57361  3.24272           1       100                    | 
|    i_0_5/i_87/B                 XNOR2_X1      Rise  1.3660 0.0030 0.0430    0.0030            2.57361                                                   | 
|    i_0_5/i_87/ZN                XNOR2_X1      Rise  1.4110 0.0450 0.0170             0.290826 0.918145 1.20897           1       100                    | 
|    i_0_5/p_1[31]                              Rise  1.4110 0.0000                                                                                       | 
|    i_0_0_264/A1                 AND2_X1       Rise  1.4110 0.0000 0.0170                      0.918145                                                  | 
|    i_0_0_264/ZN                 AND2_X1       Rise  1.4430 0.0320 0.0100             0.185691 1.14029  1.32598           1       100                    | 
|    accumulator_reg[30]/D        DFF_X1        Rise  1.4430 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    accumulator_reg[30]/CK       DFF_X1        Rise  0.1110 0.0010 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1110 2.1110 | 
| library setup check                      | -0.0270 2.0840 | 
| data required time                       |  2.0840        | 
|                                          |                | 
| data required time                       |  2.0840        | 
| data arrival time                        | -1.4430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6410        | 
-------------------------------------------------------------


 Timing Path to Res[32] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[32] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_97/A1               NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN               NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       100                    | 
|    i_0_16/i_35/B                XOR2_X1       Fall  1.0150 0.0000 0.0100          2.41145                                                   | 
|    i_0_16/i_35/Z                XOR2_X1       Fall  1.0690 0.0540 0.0120 0.177358 0.94642  1.12378           1       100                    | 
|    i_0_16/p_0[32]                             Fall  1.0690 0.0000                                                                           | 
|    i_0_0_32/A                   MUX2_X1       Fall  1.0690 0.0000 0.0120          0.907039                                                  | 
|    i_0_0_32/Z                   MUX2_X1       Fall  1.1490 0.0800 0.0220 2.03506  10       12.0351           1       100                    | 
|    Res[32]                                    Fall  1.1500 0.0010 0.0220          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6500        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[27]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                          Fall  0.2000 0.0000 0.1000 1.19437  6.45732  7.65168           4       100      c             | 
|    i_0_7/A[1]                    Fall  0.2000 0.0000                                                                           | 
|    i_0_7/i_60/A2        OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_7/i_60/ZN        OR3_X1   Fall  0.3190 0.1190 0.0180 0.755177 4.27641  5.03159           3       100                    | 
|    i_0_7/i_59/A1        OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_59/ZN        OR2_X1   Fall  0.3730 0.0540 0.0130 0.460947 3.35827  3.81921           2       100                    | 
|    i_0_7/i_58/A1        OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_7/i_58/ZN        OR2_X1   Fall  0.4280 0.0550 0.0150 0.665279 5.03256  5.69783           3       100                    | 
|    i_0_7/i_57/A1        OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_7/i_57/ZN        OR3_X1   Fall  0.5040 0.0760 0.0180 0.841861 4.27641  5.11827           3       100                    | 
|    i_0_7/i_56/A1        OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_56/ZN        OR2_X1   Fall  0.5620 0.0580 0.0160 1.10475  5.03256  6.1373            3       100                    | 
|    i_0_7/i_55/A1        OR3_X1   Fall  0.5620 0.0000 0.0160          0.775543                                                  | 
|    i_0_7/i_55/ZN        OR3_X1   Fall  0.6400 0.0780 0.0190 0.806329 5.04407  5.8504            3       100                    | 
|    i_0_7/i_54/A1        NOR2_X1  Fall  0.6400 0.0000 0.0190          1.41309                                                   | 
|    i_0_7/i_54/ZN        NOR2_X1  Rise  0.6840 0.0440 0.0390 0.788506 4.17264  4.96115           2       100                    | 
|    i_0_7/i_53/A1        NAND2_X1 Rise  0.6840 0.0000 0.0390          1.59903                                                   | 
|    i_0_7/i_53/ZN        NAND2_X1 Fall  0.7180 0.0340 0.0210 0.994686 5.88949  6.88418           3       100                    | 
|    i_0_7/i_51/A1        NOR3_X1  Fall  0.7180 0.0000 0.0210          1.4005                                                    | 
|    i_0_7/i_51/ZN        NOR3_X1  Rise  0.7810 0.0630 0.0550 0.692341 4.17264  4.86498           2       100                    | 
|    i_0_7/i_50/A1        NAND2_X1 Rise  0.7810 0.0000 0.0550          1.59903                                                   | 
|    i_0_7/i_50/ZN        NAND2_X1 Fall  0.8150 0.0340 0.0230 0.80653  5.03256  5.83909           3       100                    | 
|    i_0_7/i_49/A1        OR3_X1   Fall  0.8150 0.0000 0.0230          0.775543                                                  | 
|    i_0_7/i_49/ZN        OR3_X1   Fall  0.8940 0.0790 0.0180 0.622746 4.27641  4.89916           3       100                    | 
|    i_0_7/i_48/A1        OR2_X1   Fall  0.8940 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_48/ZN        OR2_X1   Fall  0.9560 0.0620 0.0180 0.903923 7.6263   8.53022           4       100                    | 
|    i_0_7/i_45/A1        NOR4_X1  Fall  0.9560 0.0000 0.0180          1.34349                                                   | 
|    i_0_7/i_45/ZN        NOR4_X1  Rise  1.0380 0.0820 0.0750 0.619314 4.17264  4.79195           2       100                    | 
|    i_0_7/i_44/A1        NAND2_X1 Rise  1.0380 0.0000 0.0750          1.59903                                                   | 
|    i_0_7/i_44/ZN        NAND2_X1 Fall  1.0680 0.0300 0.0240 0.659733 3.35827  4.018             2       100                    | 
|    i_0_7/i_43/A1        OR2_X1   Fall  1.0680 0.0000 0.0240          0.792385                                                  | 
|    i_0_7/i_43/ZN        OR2_X1   Fall  1.1300 0.0620 0.0160 0.744002 5.88949  6.6335            3       100                    | 
|    i_0_7/i_41/A1        NOR3_X1  Fall  1.1300 0.0000 0.0160          1.4005                                                    | 
|    i_0_7/i_41/ZN        NOR3_X1  Rise  1.1970 0.0670 0.0600 1.40872  4.17264  5.58136           2       100                    | 
|    i_0_7/i_40/A1        NAND2_X1 Rise  1.1970 0.0000 0.0600          1.59903                                                   | 
|    i_0_7/i_40/ZN        NAND2_X1 Fall  1.2320 0.0350 0.0240 0.823914 5.03256  5.85647           3       100                    | 
|    i_0_7/i_39/A1        OR3_X1   Fall  1.2320 0.0000 0.0240          0.775543                                                  | 
|    i_0_7/i_39/ZN        OR3_X1   Fall  1.3210 0.0890 0.0230 0.926873 8.54444  9.47132           5       100                    | 
|    i_0_7/i_30/A1        AND2_X1  Fall  1.3210 0.0000 0.0230          0.874832                                                  | 
|    i_0_7/i_30/ZN        AND2_X1  Fall  1.3570 0.0360 0.0070 0.403809 1.68751  2.09132           1       100                    | 
|    i_0_7/p_0[27]                 Fall  1.3570 0.0000                                                                           | 
|    i_0_0_222/A1         AOI22_X1 Fall  1.3570 0.0000 0.0070          1.50384                                                   | 
|    i_0_0_222/ZN         AOI22_X1 Rise  1.3880 0.0310 0.0330 0.224643 1.70023  1.92487           1       100                    | 
|    i_0_0_221/A          INV_X1   Rise  1.3880 0.0000 0.0330          1.70023                                                   | 
|    i_0_0_221/ZN         INV_X1   Fall  1.3970 0.0090 0.0090 0.461143 1.14029  1.60143           1       100                    | 
|    multiplier_reg[27]/D DFF_X1   Fall  1.3970 0.0000 0.0090          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
|    multiplier_reg[27]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0890 2.0890 | 
| library setup check                      | -0.0320 2.0570 | 
| data required time                       |  2.0570        | 
|                                          |                | 
| data required time                       |  2.0570        | 
| data arrival time                        | -1.3970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6600        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[29]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_114/A3               NOR3_X1       Rise  1.0950 0.0000 0.1100                      1.6163                                                    | 
|    i_0_5/i_114/ZN               NOR3_X1       Fall  1.1140 0.0190 0.0250             0.802219 1.60595  2.40817           1       100                    | 
|    i_0_5/i_98/A4                NOR4_X1       Fall  1.1140 0.0000 0.0250                      1.55423                                                   | 
|    i_0_5/i_98/ZN                NOR4_X1       Rise  1.2380 0.1240 0.0780             1.58959  3.87976  5.46934           2       100                    | 
|    i_0_5/i_96/B1                AOI21_X1      Rise  1.2480 0.0100 0.0780    0.0100            1.647                                                     | 
|    i_0_5/i_96/ZN                AOI21_X1      Fall  1.2870 0.0390 0.0280             1.01375  4.86825  5.882             3       100                    | 
|    i_0_5/i_85/B1                AOI22_X1      Fall  1.2870 0.0000 0.0280                      1.55298                                                   | 
|    i_0_5/i_85/ZN                AOI22_X1      Rise  1.3420 0.0550 0.0310             0.612248 2.41145  3.0237            1       100                    | 
|    i_0_5/i_84/B                 XOR2_X1       Rise  1.3420 0.0000 0.0310                      2.36355                                                   | 
|    i_0_5/i_84/Z                 XOR2_X1       Rise  1.3900 0.0480 0.0200             0.320676 0.918145 1.23882           1       100                    | 
|    i_0_5/p_1[30]                              Rise  1.3900 0.0000                                                                                       | 
|    i_0_0_263/A1                 AND2_X1       Rise  1.3900 0.0000 0.0200                      0.918145                                                  | 
|    i_0_0_263/ZN                 AND2_X1       Rise  1.4240 0.0340 0.0100             0.331976 1.14029  1.47227           1       100                    | 
|    accumulator_reg[29]/D        DFF_X1        Rise  1.4240 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    accumulator_reg[29]/CK       DFF_X1        Rise  0.1120 0.0020 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1120 2.1120 | 
| library setup check                      | -0.0270 2.0850 | 
| data required time                       |  2.0850        | 
|                                          |                | 
| data required time                       |  2.0850        | 
| data arrival time                        | -1.4240        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6610        | 
-------------------------------------------------------------


 Timing Path to Res[30] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/i_99/A1               NOR3_X1       Fall  0.9740 0.0000 0.0110          1.4005                                                    | 
|    i_0_16/i_99/ZN               NOR3_X1       Rise  1.0190 0.0450 0.0360 0.442397 2.57361  3.016             1       100                    | 
|    i_0_16/i_33/B                XNOR2_X1      Rise  1.0190 0.0000 0.0360          2.57361                                                   | 
|    i_0_16/i_33/ZN               XNOR2_X1      Rise  1.0630 0.0440 0.0170 0.434417 0.94642  1.38084           1       100                    | 
|    i_0_16/p_0[30]                             Rise  1.0630 0.0000                                                                           | 
|    i_0_0_30/A                   MUX2_X1       Rise  1.0630 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_30/Z                   MUX2_X1       Rise  1.1270 0.0640 0.0310 1.46879  10       11.4688           1       100                    | 
|    Res[30]                                    Rise  1.1270 0.0000 0.0310          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6730        | 
-------------------------------------------------------------


 Timing Path to Res[29] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                                       | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080                      3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120             0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090             0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090                      2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090             0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120             0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090             0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130             0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130                      5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180             0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090             0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090                      5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180             0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090             0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120             0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080             0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080                      2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100             0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100                      5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150             0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150                      3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100             0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100             0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100                      5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160             0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160                      3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100             0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110             1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/i_100/A1              NOR2_X1       Fall  0.9740 0.0000 0.0110                      1.41309                                                   | 
|    i_0_16/i_100/ZN              NOR2_X1       Rise  1.0050 0.0310 0.0220             0.443414 2.57361  3.01702           1       100                    | 
|    i_0_16/i_32/B                XNOR2_X1      Rise  1.0060 0.0010 0.0220    0.0010            2.57361                                                   | 
|    i_0_16/i_32/ZN               XNOR2_X1      Rise  1.0470 0.0410 0.0170             0.392487 0.94642  1.33891           1       100                    | 
|    i_0_16/p_0[29]                             Rise  1.0470 0.0000                                                                                       | 
|    i_0_0_29/A                   MUX2_X1       Rise  1.0470 0.0000 0.0170                      0.94642                                                   | 
|    i_0_0_29/Z                   MUX2_X1       Rise  1.1110 0.0640 0.0310             1.62267  10       11.6227           1       100                    | 
|    Res[29]                                    Rise  1.1110 0.0000 0.0310                      10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6890        | 
-------------------------------------------------------------


 Timing Path to Res[28] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/i_31/B                XOR2_X1       Fall  0.9740 0.0000 0.0110          2.41145                                                   | 
|    i_0_16/i_31/Z                XOR2_X1       Fall  1.0290 0.0550 0.0120 0.112991 0.94642  1.05941           1       100                    | 
|    i_0_16/p_0[28]                             Fall  1.0290 0.0000                                                                           | 
|    i_0_0_28/A                   MUX2_X1       Fall  1.0290 0.0000 0.0120          0.907039                                                  | 
|    i_0_0_28/Z                   MUX2_X1       Fall  1.1100 0.0810 0.0230 2.6316   10       12.6316           1       100                    | 
|    Res[28]                                    Fall  1.1110 0.0010 0.0230          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6890        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[26]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                             Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1    Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1    Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1    Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1    Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1    Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1    Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1    Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1    Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1    Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1    Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1   Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1   Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1  Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1  Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1   Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1   Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1  Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1  Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1    Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1    Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1    Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1    Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1   Fall  0.9550 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1   Rise  1.0430 0.0880 0.0800 1.17747  4.17264  5.35011           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1  Rise  1.0430 0.0000 0.0800          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1  Fall  1.0740 0.0310 0.0250 0.709634 3.35827  4.0679            2       100                    | 
|    i_0_9/i_43/A1          OR2_X1    Fall  1.0740 0.0000 0.0250          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1    Fall  1.1360 0.0620 0.0160 0.701806 5.88949  6.5913            3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1   Fall  1.1360 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1   Rise  1.1990 0.0630 0.0570 0.991816 4.17264  5.16446           2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1  Rise  1.1990 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1  Fall  1.2330 0.0340 0.0230 0.867897 5.03256  5.90045           3       100                    | 
|    i_0_9/i_29/B           XOR2_X1   Fall  1.2330 0.0000 0.0230          2.41145                                                   | 
|    i_0_9/i_29/Z           XOR2_X1   Fall  1.2940 0.0610 0.0250 0.42107  1.62192  2.043             1       100                    | 
|    i_0_9/p_0[26]                    Fall  1.2940 0.0000                                                                           | 
|    i_0_0_155/B2           AOI222_X1 Fall  1.2940 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_155/ZN           AOI222_X1 Rise  1.3860 0.0920 0.0520 0.350969 1.70023  2.0512            1       100                    | 
|    i_0_0_154/A            INV_X1    Rise  1.3860 0.0000 0.0520          1.70023                                                   | 
|    i_0_0_154/ZN           INV_X1    Fall  1.3950 0.0090 0.0120 0.298241 1.14029  1.43853           1       100                    | 
|    multiplicand_reg[26]/D DFF_X1    Fall  1.3950 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[26]/CK      DFF_X1        Rise  0.1120 0.0020 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1120 2.1120 | 
| library setup check                      | -0.0260 2.0860 | 
| data required time                       |  2.0860        | 
|                                          |                | 
| data required time                       |  2.0860        | 
| data arrival time                        | -1.3950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6910        | 
-------------------------------------------------------------


 Timing Path to Res[31] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_101/A1              OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN              OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       100                    | 
|    i_0_16/sgo__sro_c34/A1       NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN       NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       100                    | 
|    i_0_16/i_34/B                XNOR2_X1      Rise  0.9970 0.0000 0.0150          2.57361                                                   | 
|    i_0_16/i_34/ZN               XNOR2_X1      Rise  1.0360 0.0390 0.0170 0.450621 0.94642  1.39704           1       100                    | 
|    i_0_16/p_0[31]                             Rise  1.0360 0.0000                                                                           | 
|    i_0_0_31/A                   MUX2_X1       Rise  1.0360 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_31/Z                   MUX2_X1       Rise  1.1010 0.0650 0.0320 1.95263  10       11.9526           1       100                    | 
|    Res[31]                                    Rise  1.1020 0.0010 0.0320          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6980        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[28]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_114/A3               NOR3_X1       Rise  1.0950 0.0000 0.1100                      1.6163                                                    | 
|    i_0_5/i_114/ZN               NOR3_X1       Fall  1.1140 0.0190 0.0250             0.802219 1.60595  2.40817           1       100                    | 
|    i_0_5/i_98/A4                NOR4_X1       Fall  1.1140 0.0000 0.0250                      1.55423                                                   | 
|    i_0_5/i_98/ZN                NOR4_X1       Rise  1.2380 0.1240 0.0780             1.58959  3.87976  5.46934           2       100                    | 
|    i_0_5/i_96/B1                AOI21_X1      Rise  1.2480 0.0100 0.0780    0.0100            1.647                                                     | 
|    i_0_5/i_96/ZN                AOI21_X1      Fall  1.2870 0.0390 0.0280             1.01375  4.86825  5.882             3       100                    | 
|    i_0_5/i_83/B1                AOI22_X1      Fall  1.2870 0.0000 0.0280                      1.55298                                                   | 
|    i_0_5/i_83/ZN                AOI22_X1      Rise  1.3330 0.0460 0.0220             0.278811 0.918145 1.19696           1       100                    | 
|    i_0_5/p_1[29]                              Rise  1.3330 0.0000                                                                                       | 
|    i_0_0_262/A1                 AND2_X1       Rise  1.3330 0.0000 0.0220                      0.918145                                                  | 
|    i_0_0_262/ZN                 AND2_X1       Rise  1.3670 0.0340 0.0110             0.384885 1.14029  1.52517           1       100                    | 
|    accumulator_reg[28]/D        DFF_X1        Rise  1.3670 0.0000 0.0110                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1010 0.0640 0.0420 22.9194  24.8368  47.7562           29      100      F    K        | 
|    accumulator_reg[28]/CK       DFF_X1        Rise  0.1060 0.0050 0.0420          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1060 2.1060 | 
| library setup check                      | -0.0270 2.0790 | 
| data required time                       |  2.0790        | 
|                                          |                | 
| data required time                       |  2.0790        | 
| data arrival time                        | -1.3670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7120        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[26]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                          Fall  0.2000 0.0000 0.1000             1.19437  6.45732  7.65168           4       100      c             | 
|    i_0_7/A[1]                    Fall  0.2000 0.0000                                                                                       | 
|    i_0_7/i_60/A2        OR3_X1   Fall  0.2000 0.0000 0.1000                      0.849985                                                  | 
|    i_0_7/i_60/ZN        OR3_X1   Fall  0.3190 0.1190 0.0180             0.755177 4.27641  5.03159           3       100                    | 
|    i_0_7/i_59/A1        OR2_X1   Fall  0.3190 0.0000 0.0180                      0.792385                                                  | 
|    i_0_7/i_59/ZN        OR2_X1   Fall  0.3730 0.0540 0.0130             0.460947 3.35827  3.81921           2       100                    | 
|    i_0_7/i_58/A1        OR2_X1   Fall  0.3730 0.0000 0.0130                      0.792385                                                  | 
|    i_0_7/i_58/ZN        OR2_X1   Fall  0.4280 0.0550 0.0150             0.665279 5.03256  5.69783           3       100                    | 
|    i_0_7/i_57/A1        OR3_X1   Fall  0.4280 0.0000 0.0150                      0.775543                                                  | 
|    i_0_7/i_57/ZN        OR3_X1   Fall  0.5040 0.0760 0.0180             0.841861 4.27641  5.11827           3       100                    | 
|    i_0_7/i_56/A1        OR2_X1   Fall  0.5040 0.0000 0.0180                      0.792385                                                  | 
|    i_0_7/i_56/ZN        OR2_X1   Fall  0.5620 0.0580 0.0160             1.10475  5.03256  6.1373            3       100                    | 
|    i_0_7/i_55/A1        OR3_X1   Fall  0.5620 0.0000 0.0160                      0.775543                                                  | 
|    i_0_7/i_55/ZN        OR3_X1   Fall  0.6400 0.0780 0.0190             0.806329 5.04407  5.8504            3       100                    | 
|    i_0_7/i_54/A1        NOR2_X1  Fall  0.6400 0.0000 0.0190                      1.41309                                                   | 
|    i_0_7/i_54/ZN        NOR2_X1  Rise  0.6840 0.0440 0.0390             0.788506 4.17264  4.96115           2       100                    | 
|    i_0_7/i_53/A1        NAND2_X1 Rise  0.6840 0.0000 0.0390                      1.59903                                                   | 
|    i_0_7/i_53/ZN        NAND2_X1 Fall  0.7180 0.0340 0.0210             0.994686 5.88949  6.88418           3       100                    | 
|    i_0_7/i_51/A1        NOR3_X1  Fall  0.7180 0.0000 0.0210                      1.4005                                                    | 
|    i_0_7/i_51/ZN        NOR3_X1  Rise  0.7810 0.0630 0.0550             0.692341 4.17264  4.86498           2       100                    | 
|    i_0_7/i_50/A1        NAND2_X1 Rise  0.7810 0.0000 0.0550                      1.59903                                                   | 
|    i_0_7/i_50/ZN        NAND2_X1 Fall  0.8150 0.0340 0.0230             0.80653  5.03256  5.83909           3       100                    | 
|    i_0_7/i_49/A1        OR3_X1   Fall  0.8150 0.0000 0.0230                      0.775543                                                  | 
|    i_0_7/i_49/ZN        OR3_X1   Fall  0.8940 0.0790 0.0180             0.622746 4.27641  4.89916           3       100                    | 
|    i_0_7/i_48/A1        OR2_X1   Fall  0.8940 0.0000 0.0180                      0.792385                                                  | 
|    i_0_7/i_48/ZN        OR2_X1   Fall  0.9560 0.0620 0.0180             0.903923 7.6263   8.53022           4       100                    | 
|    i_0_7/i_45/A1        NOR4_X1  Fall  0.9560 0.0000 0.0180                      1.34349                                                   | 
|    i_0_7/i_45/ZN        NOR4_X1  Rise  1.0380 0.0820 0.0750             0.619314 4.17264  4.79195           2       100                    | 
|    i_0_7/i_44/A1        NAND2_X1 Rise  1.0380 0.0000 0.0750                      1.59903                                                   | 
|    i_0_7/i_44/ZN        NAND2_X1 Fall  1.0680 0.0300 0.0240             0.659733 3.35827  4.018             2       100                    | 
|    i_0_7/i_43/A1        OR2_X1   Fall  1.0680 0.0000 0.0240                      0.792385                                                  | 
|    i_0_7/i_43/ZN        OR2_X1   Fall  1.1300 0.0620 0.0160             0.744002 5.88949  6.6335            3       100                    | 
|    i_0_7/i_41/A1        NOR3_X1  Fall  1.1300 0.0000 0.0160                      1.4005                                                    | 
|    i_0_7/i_41/ZN        NOR3_X1  Rise  1.1970 0.0670 0.0600             1.40872  4.17264  5.58136           2       100                    | 
|    i_0_7/i_40/A1        NAND2_X1 Rise  1.1970 0.0000 0.0600                      1.59903                                                   | 
|    i_0_7/i_40/ZN        NAND2_X1 Fall  1.2320 0.0350 0.0240             0.823914 5.03256  5.85647           3       100                    | 
|    i_0_7/i_29/B         XOR2_X1  Fall  1.2320 0.0000 0.0240                      2.41145                                                   | 
|    i_0_7/i_29/Z         XOR2_X1  Fall  1.2930 0.0610 0.0250             0.197884 1.68751  1.8854            1       100                    | 
|    i_0_7/p_0[26]                 Fall  1.2930 0.0000                                                                                       | 
|    i_0_0_220/A1         AOI22_X1 Fall  1.2930 0.0000 0.0250                      1.50384                                                   | 
|    i_0_0_220/ZN         AOI22_X1 Rise  1.3340 0.0410 0.0350             0.587784 1.70023  2.28801           1       100                    | 
|    i_0_0_219/A          INV_X1   Rise  1.3360 0.0020 0.0350    0.0020            1.70023                                                   | 
|    i_0_0_219/ZN         INV_X1   Fall  1.3450 0.0090 0.0090             0.244154 1.14029  1.38444           1       100                    | 
|    multiplier_reg[26]/D DFF_X1   Fall  1.3450 0.0000 0.0090                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
|    multiplier_reg[26]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0890 2.0890 | 
| library setup check                      | -0.0320 2.0570 | 
| data required time                       |  2.0570        | 
|                                          |                | 
| data required time                       |  2.0570        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7120        | 
-------------------------------------------------------------


 Timing Path to Res[27] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_102/A1              NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN              NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       100                    | 
|    i_0_16/i_30/B                XOR2_X1       Fall  0.9280 0.0000 0.0100          2.41145                                                   | 
|    i_0_16/i_30/Z                XOR2_X1       Fall  0.9820 0.0540 0.0110 0.284799 0.94642  1.23122           1       100                    | 
|    i_0_16/p_0[27]                             Fall  0.9820 0.0000                                                                           | 
|    i_0_0_27/A                   MUX2_X1       Fall  0.9820 0.0000 0.0110          0.907039                                                  | 
|    i_0_0_27/Z                   MUX2_X1       Fall  1.0600 0.0780 0.0220 1.3974   10       11.3974           1       100                    | 
|    Res[27]                                    Fall  1.0610 0.0010 0.0220          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.0610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7390        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[25]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_80/B1                OAI21_X1      Rise  1.0950 0.0000 0.1100                      1.66205                                                   | 
|    i_0_5/i_80/ZN                OAI21_X1      Fall  1.1300 0.0350 0.0330             0.89432  3.84836  4.74269           2       100                    | 
|    i_0_5/i_78/B2                OAI22_X1      Fall  1.1300 0.0000 0.0330                      1.55047                                                   | 
|    i_0_5/i_78/ZN                OAI22_X1      Rise  1.1950 0.0650 0.0420             0.82541  3.35061  4.17602           2       100                    | 
|    i_0_5/i_77/A                 INV_X1        Rise  1.1950 0.0000 0.0420                      1.70023                                                   | 
|    i_0_5/i_77/ZN                INV_X1        Fall  1.2120 0.0170 0.0130             0.441545 3.84775  4.2893            2       100                    | 
|    i_0_5/i_71/B2                OAI22_X1      Fall  1.2120 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_71/ZN                OAI22_X1      Rise  1.2620 0.0500 0.0350             0.281456 2.57361  2.85506           1       100                    | 
|    i_0_5/i_70/B                 XNOR2_X1      Rise  1.2620 0.0000 0.0350                      2.57361                                                   | 
|    i_0_5/i_70/ZN                XNOR2_X1      Rise  1.3050 0.0430 0.0160             0.252733 0.918145 1.17088           1       100                    | 
|    i_0_5/p_1[26]                              Rise  1.3050 0.0000                                                                                       | 
|    i_0_0_259/A1                 AND2_X1       Rise  1.3050 0.0000 0.0160                      0.918145                                                  | 
|    i_0_0_259/ZN                 AND2_X1       Rise  1.3370 0.0320 0.0100             0.241598 1.14029  1.38189           1       100                    | 
|    accumulator_reg[25]/D        DFF_X1        Rise  1.3370 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1010 0.0640 0.0420 22.9194  24.8368  47.7562           29      100      F    K        | 
|    accumulator_reg[25]/CK       DFF_X1        Rise  0.1060 0.0050 0.0420          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1060 2.1060 | 
| library setup check                      | -0.0270 2.0790 | 
| data required time                       |  2.0790        | 
|                                          |                | 
| data required time                       |  2.0790        | 
| data arrival time                        | -1.3370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7420        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[27]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_114/A3               NOR3_X1       Rise  1.0950 0.0000 0.1100                      1.6163                                                    | 
|    i_0_5/i_114/ZN               NOR3_X1       Fall  1.1140 0.0190 0.0250             0.802219 1.60595  2.40817           1       100                    | 
|    i_0_5/i_98/A4                NOR4_X1       Fall  1.1140 0.0000 0.0250                      1.55423                                                   | 
|    i_0_5/i_98/ZN                NOR4_X1       Rise  1.2380 0.1240 0.0780             1.58959  3.87976  5.46934           2       100                    | 
|    i_0_5/i_82/A                 XNOR2_X1      Rise  1.2480 0.0100 0.0780    0.0100            2.23275                                                   | 
|    i_0_5/i_82/ZN                XNOR2_X1      Rise  1.3000 0.0520 0.0170             0.336616 0.918145 1.25476           1       100                    | 
|    i_0_5/p_1[28]                              Rise  1.3000 0.0000                                                                                       | 
|    i_0_0_261/A1                 AND2_X1       Rise  1.3000 0.0000 0.0170                      0.918145                                                  | 
|    i_0_0_261/ZN                 AND2_X1       Rise  1.3330 0.0330 0.0110             0.384142 1.14029  1.52443           1       100                    | 
|    accumulator_reg[27]/D        DFF_X1        Rise  1.3330 0.0000 0.0110                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1010 0.0640 0.0420 22.9194  24.8368  47.7562           29      100      F    K        | 
|    accumulator_reg[27]/CK       DFF_X1        Rise  0.1060 0.0050 0.0420          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1060 2.1060 | 
| library setup check                      | -0.0270 2.0790 | 
| data required time                       |  2.0790        | 
|                                          |                | 
| data required time                       |  2.0790        | 
| data arrival time                        | -1.3330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7460        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[25]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                             Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1    Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1    Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1    Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1    Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1    Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1    Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1    Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1    Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1    Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1    Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1   Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1   Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1  Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1  Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1   Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1   Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1  Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1  Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1    Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1    Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1    Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1    Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1   Fall  0.9550 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1   Rise  1.0430 0.0880 0.0800 1.17747  4.17264  5.35011           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1  Rise  1.0430 0.0000 0.0800          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1  Fall  1.0740 0.0310 0.0250 0.709634 3.35827  4.0679            2       100                    | 
|    i_0_9/i_43/A1          OR2_X1    Fall  1.0740 0.0000 0.0250          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1    Fall  1.1360 0.0620 0.0160 0.701806 5.88949  6.5913            3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1   Fall  1.1360 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1   Rise  1.1990 0.0630 0.0570 0.991816 4.17264  5.16446           2       100                    | 
|    i_0_9/i_28/B           XNOR2_X1  Rise  1.1990 0.0000 0.0570          2.57361                                                   | 
|    i_0_9/i_28/ZN          XNOR2_X1  Fall  1.2260 0.0270 0.0250 0.337167 1.62192  1.95909           1       100                    | 
|    i_0_9/p_0[25]                    Fall  1.2260 0.0000                                                                           | 
|    i_0_0_153/B2           AOI222_X1 Fall  1.2260 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_153/ZN           AOI222_X1 Rise  1.3180 0.0920 0.0520 0.357622 1.70023  2.05785           1       100                    | 
|    i_0_0_152/A            INV_X1    Rise  1.3180 0.0000 0.0520          1.70023                                                   | 
|    i_0_0_152/ZN           INV_X1    Fall  1.3270 0.0090 0.0120 0.312205 1.14029  1.4525            1       100                    | 
|    multiplicand_reg[25]/D DFF_X1    Fall  1.3270 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[25]/CK      DFF_X1        Rise  0.1120 0.0020 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1120 2.1120 | 
| library setup check                      | -0.0260 2.0860 | 
| data required time                       |  2.0860        | 
|                                          |                | 
| data required time                       |  2.0860        | 
| data arrival time                        | -1.3270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7590        | 
-------------------------------------------------------------


 Timing Path to Res[25] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[25] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                                       | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080                      3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120             0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090             0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090                      2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090             0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120             0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090             0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130             0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130                      5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180             0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090             0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090                      5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180             0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090             0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120             0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080             0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080                      2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100             0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100                      5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150             0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150                      3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100             0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100             0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/i_104/A1              NOR3_X1       Fall  0.8870 0.0000 0.0100                      1.4005                                                    | 
|    i_0_16/i_104/ZN              NOR3_X1       Rise  0.9330 0.0460 0.0370             0.602104 2.57361  3.17571           1       100                    | 
|    i_0_16/i_28/B                XNOR2_X1      Rise  0.9350 0.0020 0.0370    0.0020            2.57361                                                   | 
|    i_0_16/i_28/ZN               XNOR2_X1      Rise  0.9790 0.0440 0.0170             0.37499  0.94642  1.32141           1       100                    | 
|    i_0_16/p_0[25]                             Rise  0.9790 0.0000                                                                                       | 
|    i_0_0_25/A                   MUX2_X1       Rise  0.9790 0.0000 0.0170                      0.94642                                                   | 
|    i_0_0_25/Z                   MUX2_X1       Rise  1.0410 0.0620 0.0290             0.720254 10       10.7203           1       100                    | 
|    Res[25]                                    Rise  1.0410 0.0000 0.0290                      10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.0410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7590        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[26]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_80/B1                OAI21_X1      Rise  1.0950 0.0000 0.1100                      1.66205                                                   | 
|    i_0_5/i_80/ZN                OAI21_X1      Fall  1.1300 0.0350 0.0330             0.89432  3.84836  4.74269           2       100                    | 
|    i_0_5/i_78/B2                OAI22_X1      Fall  1.1300 0.0000 0.0330                      1.55047                                                   | 
|    i_0_5/i_78/ZN                OAI22_X1      Rise  1.1950 0.0650 0.0420             0.82541  3.35061  4.17602           2       100                    | 
|    i_0_5/i_75/A3                NAND3_X1      Rise  1.1950 0.0000 0.0420                      1.65038                                                   | 
|    i_0_5/i_75/ZN                NAND3_X1      Fall  1.2210 0.0260 0.0130             0.254914 1.67072  1.92563           1       100                    | 
|    i_0_5/i_74/A                 OAI21_X1      Fall  1.2210 0.0000 0.0130                      1.51857                                                   | 
|    i_0_5/i_74/ZN                OAI21_X1      Rise  1.2460 0.0250 0.0240             0.430224 2.57361  3.00383           1       100                    | 
|    i_0_5/i_73/B                 XNOR2_X1      Rise  1.2460 0.0000 0.0240                      2.57361                                                   | 
|    i_0_5/i_73/ZN                XNOR2_X1      Rise  1.2870 0.0410 0.0160             0.229444 0.918145 1.14759           1       100                    | 
|    i_0_5/p_1[27]                              Rise  1.2870 0.0000                                                                                       | 
|    i_0_0_260/A1                 AND2_X1       Rise  1.2870 0.0000 0.0160                      0.918145                                                  | 
|    i_0_0_260/ZN                 AND2_X1       Rise  1.3190 0.0320 0.0100             0.293644 1.14029  1.43393           1       100                    | 
|    accumulator_reg[26]/D        DFF_X1        Rise  1.3190 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1010 0.0640 0.0420 22.9194  24.8368  47.7562           29      100      F    K        | 
|    accumulator_reg[26]/CK       DFF_X1        Rise  0.1060 0.0050 0.0420          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1060 2.1060 | 
| library setup check                      | -0.0270 2.0790 | 
| data required time                       |  2.0790        | 
|                                          |                | 
| data required time                       |  2.0790        | 
| data arrival time                        | -1.3190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7600        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[25]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                          Fall  0.2000 0.0000 0.1000 1.19437  6.45732  7.65168           4       100      c             | 
|    i_0_7/A[1]                    Fall  0.2000 0.0000                                                                           | 
|    i_0_7/i_60/A2        OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_7/i_60/ZN        OR3_X1   Fall  0.3190 0.1190 0.0180 0.755177 4.27641  5.03159           3       100                    | 
|    i_0_7/i_59/A1        OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_59/ZN        OR2_X1   Fall  0.3730 0.0540 0.0130 0.460947 3.35827  3.81921           2       100                    | 
|    i_0_7/i_58/A1        OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_7/i_58/ZN        OR2_X1   Fall  0.4280 0.0550 0.0150 0.665279 5.03256  5.69783           3       100                    | 
|    i_0_7/i_57/A1        OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_7/i_57/ZN        OR3_X1   Fall  0.5040 0.0760 0.0180 0.841861 4.27641  5.11827           3       100                    | 
|    i_0_7/i_56/A1        OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_56/ZN        OR2_X1   Fall  0.5620 0.0580 0.0160 1.10475  5.03256  6.1373            3       100                    | 
|    i_0_7/i_55/A1        OR3_X1   Fall  0.5620 0.0000 0.0160          0.775543                                                  | 
|    i_0_7/i_55/ZN        OR3_X1   Fall  0.6400 0.0780 0.0190 0.806329 5.04407  5.8504            3       100                    | 
|    i_0_7/i_54/A1        NOR2_X1  Fall  0.6400 0.0000 0.0190          1.41309                                                   | 
|    i_0_7/i_54/ZN        NOR2_X1  Rise  0.6840 0.0440 0.0390 0.788506 4.17264  4.96115           2       100                    | 
|    i_0_7/i_53/A1        NAND2_X1 Rise  0.6840 0.0000 0.0390          1.59903                                                   | 
|    i_0_7/i_53/ZN        NAND2_X1 Fall  0.7180 0.0340 0.0210 0.994686 5.88949  6.88418           3       100                    | 
|    i_0_7/i_51/A1        NOR3_X1  Fall  0.7180 0.0000 0.0210          1.4005                                                    | 
|    i_0_7/i_51/ZN        NOR3_X1  Rise  0.7810 0.0630 0.0550 0.692341 4.17264  4.86498           2       100                    | 
|    i_0_7/i_50/A1        NAND2_X1 Rise  0.7810 0.0000 0.0550          1.59903                                                   | 
|    i_0_7/i_50/ZN        NAND2_X1 Fall  0.8150 0.0340 0.0230 0.80653  5.03256  5.83909           3       100                    | 
|    i_0_7/i_49/A1        OR3_X1   Fall  0.8150 0.0000 0.0230          0.775543                                                  | 
|    i_0_7/i_49/ZN        OR3_X1   Fall  0.8940 0.0790 0.0180 0.622746 4.27641  4.89916           3       100                    | 
|    i_0_7/i_48/A1        OR2_X1   Fall  0.8940 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_48/ZN        OR2_X1   Fall  0.9560 0.0620 0.0180 0.903923 7.6263   8.53022           4       100                    | 
|    i_0_7/i_45/A1        NOR4_X1  Fall  0.9560 0.0000 0.0180          1.34349                                                   | 
|    i_0_7/i_45/ZN        NOR4_X1  Rise  1.0380 0.0820 0.0750 0.619314 4.17264  4.79195           2       100                    | 
|    i_0_7/i_44/A1        NAND2_X1 Rise  1.0380 0.0000 0.0750          1.59903                                                   | 
|    i_0_7/i_44/ZN        NAND2_X1 Fall  1.0680 0.0300 0.0240 0.659733 3.35827  4.018             2       100                    | 
|    i_0_7/i_43/A1        OR2_X1   Fall  1.0680 0.0000 0.0240          0.792385                                                  | 
|    i_0_7/i_43/ZN        OR2_X1   Fall  1.1300 0.0620 0.0160 0.744002 5.88949  6.6335            3       100                    | 
|    i_0_7/i_41/A1        NOR3_X1  Fall  1.1300 0.0000 0.0160          1.4005                                                    | 
|    i_0_7/i_41/ZN        NOR3_X1  Rise  1.1970 0.0670 0.0600 1.40872  4.17264  5.58136           2       100                    | 
|    i_0_7/i_28/B         XNOR2_X1 Rise  1.1970 0.0000 0.0600          2.57361                                                   | 
|    i_0_7/i_28/ZN        XNOR2_X1 Rise  1.2470 0.0500 0.0350 0.350489 1.68751  2.038             1       100                    | 
|    i_0_7/p_0[25]                 Rise  1.2470 0.0000                                                                           | 
|    i_0_0_218/A1         AOI22_X1 Rise  1.2470 0.0000 0.0350          1.68751                                                   | 
|    i_0_0_218/ZN         AOI22_X1 Fall  1.2670 0.0200 0.0290 0.274058 1.70023  1.97429           1       100                    | 
|    i_0_0_217/A          INV_X1   Fall  1.2670 0.0000 0.0290          1.54936                                                   | 
|    i_0_0_217/ZN         INV_X1   Rise  1.2860 0.0190 0.0110 0.383895 1.14029  1.52418           1       100                    | 
|    multiplier_reg[25]/D DFF_X1   Rise  1.2860 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
|    multiplier_reg[25]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0890 2.0890 | 
| library setup check                      | -0.0290 2.0600 | 
| data required time                       |  2.0600        | 
|                                          |                | 
| data required time                       |  2.0600        | 
| data arrival time                        | -1.2860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7740        | 
-------------------------------------------------------------


 Timing Path to Res[23] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[23] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                                       | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080                      3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120             0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090             0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090                      2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090             0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120             0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090             0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130             0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130                      5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180             0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090             0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090                      5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180             0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090             0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120             0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080             0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080                      2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100             0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100                      5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150             0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150                      3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100             0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100             0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/i_26/B                XOR2_X1       Fall  0.8870 0.0000 0.0100                      2.41145                                                   | 
|    i_0_16/i_26/Z                XOR2_X1       Fall  0.9420 0.0550 0.0130             0.737028 0.94642  1.68345           1       100                    | 
|    i_0_16/p_0[23]                             Fall  0.9420 0.0000                                                                                       | 
|    i_0_0_23/A                   MUX2_X1       Fall  0.9430 0.0010 0.0130    0.0010            0.907039                                                  | 
|    i_0_0_23/Z                   MUX2_X1       Fall  1.0210 0.0780 0.0210             0.816818 10       10.8168           1       100                    | 
|    Res[23]                                    Fall  1.0210 0.0000 0.0210                      10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.0210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7790        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[22]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_65/B1                AOI21_X1      Rise  1.0950 0.0000 0.1100                      1.647                                                     | 
|    i_0_5/i_65/ZN                AOI21_X1      Fall  1.1310 0.0360 0.0330             1.0504   3.80404  4.85444           2       100                    | 
|    i_0_5/i_64/B2                OAI21_X1      Fall  1.1310 0.0000 0.0330                      1.55833                                                   | 
|    i_0_5/i_64/ZN                OAI21_X1      Rise  1.1730 0.0420 0.0210             0.316721 1.70023  2.01695           1       100                    | 
|    i_0_5/i_63/A                 INV_X1        Rise  1.1730 0.0000 0.0210                      1.70023                                                   | 
|    i_0_5/i_63/ZN                INV_X1        Fall  1.1880 0.0150 0.0090             0.438238 3.80404  4.24228           2       100                    | 
|    i_0_5/i_61/B2                OAI21_X1      Fall  1.1880 0.0000 0.0090                      1.55833                                                   | 
|    i_0_5/i_61/ZN                OAI21_X1      Rise  1.2250 0.0370 0.0230             0.20692  2.57361  2.78053           1       100                    | 
|    i_0_5/i_60/B                 XNOR2_X1      Rise  1.2250 0.0000 0.0230                      2.57361                                                   | 
|    i_0_5/i_60/ZN                XNOR2_X1      Rise  1.2660 0.0410 0.0170             0.339662 0.918145 1.25781           1       100                    | 
|    i_0_5/p_1[23]                              Rise  1.2660 0.0000                                                                                       | 
|    i_0_0_256/A1                 AND2_X1       Rise  1.2660 0.0000 0.0170                      0.918145                                                  | 
|    i_0_0_256/ZN                 AND2_X1       Rise  1.2980 0.0320 0.0100             0.168972 1.14029  1.30926           1       100                    | 
|    accumulator_reg[22]/D        DFF_X1        Rise  1.2980 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1010 0.0640 0.0420 22.9194  24.8368  47.7562           29      100      F    K        | 
|    accumulator_reg[22]/CK       DFF_X1        Rise  0.1060 0.0050 0.0420          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1060 2.1060 | 
| library setup check                      | -0.0270 2.0790 | 
| data required time                       |  2.0790        | 
|                                          |                | 
| data required time                       |  2.0790        | 
| data arrival time                        | -1.2980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7810        | 
-------------------------------------------------------------


 Timing Path to Res[24] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/i_105/A1              NOR2_X1       Fall  0.8870 0.0000 0.0100          1.41309                                                   | 
|    i_0_16/i_105/ZN              NOR2_X1       Rise  0.9170 0.0300 0.0210 0.396183 2.57361  2.96979           1       100                    | 
|    i_0_16/i_27/B                XNOR2_X1      Rise  0.9170 0.0000 0.0210          2.57361                                                   | 
|    i_0_16/i_27/ZN               XNOR2_X1      Rise  0.9580 0.0410 0.0170 0.333212 0.94642  1.27963           1       100                    | 
|    i_0_16/p_0[24]                             Rise  0.9580 0.0000                                                                           | 
|    i_0_0_24/A                   MUX2_X1       Rise  0.9580 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_24/Z                   MUX2_X1       Rise  1.0190 0.0610 0.0280 0.428307 10       10.4283           1       100                    | 
|    Res[24]                                    Rise  1.0190 0.0000 0.0280          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.0190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7810        | 
-------------------------------------------------------------


 Timing Path to Res[26] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                                       | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080                      3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120             0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090             0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090                      2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090             0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120             0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090             0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130             0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130                      5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180             0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090             0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090                      5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180             0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090             0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120             0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080             0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080                      2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100             0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100                      5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150             0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150                      3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100             0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_106/A1              OR2_X4        Fall  0.8410 0.0000 0.0100                      2.74663                                                   | 
|    i_0_16/i_106/ZN              OR2_X4        Fall  0.8870 0.0460 0.0100             0.803561 12.6626  13.4661           4       100                    | 
|    i_0_16/sgo__sro_c17/A1       NOR2_X4       Fall  0.8870 0.0000 0.0100                      5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN       NOR2_X4       Rise  0.9100 0.0230 0.0160             0.664307 5.62671  6.29102           2       100                    | 
|    i_0_16/i_29/B                XNOR2_X1      Rise  0.9100 0.0000 0.0160                      2.57361                                                   | 
|    i_0_16/i_29/ZN               XNOR2_X1      Rise  0.9500 0.0400 0.0180             0.640576 0.94642  1.587             1       100                    | 
|    i_0_16/p_0[26]                             Rise  0.9500 0.0000                                                                                       | 
|    i_0_0_26/A                   MUX2_X1       Rise  0.9520 0.0020 0.0180    0.0020            0.94642                                                   | 
|    i_0_0_26/Z                   MUX2_X1       Rise  1.0150 0.0630 0.0300             0.967111 10       10.9671           1       100                    | 
|    Res[26]                                    Rise  1.0150 0.0000 0.0300                      10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.0150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7850        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[24]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_80/B1                OAI21_X1      Rise  1.0950 0.0000 0.1100                      1.66205                                                   | 
|    i_0_5/i_80/ZN                OAI21_X1      Fall  1.1300 0.0350 0.0330             0.89432  3.84836  4.74269           2       100                    | 
|    i_0_5/i_78/B2                OAI22_X1      Fall  1.1300 0.0000 0.0330                      1.55047                                                   | 
|    i_0_5/i_78/ZN                OAI22_X1      Rise  1.1950 0.0650 0.0420             0.82541  3.35061  4.17602           2       100                    | 
|    i_0_5/i_77/A                 INV_X1        Rise  1.1950 0.0000 0.0420                      1.70023                                                   | 
|    i_0_5/i_77/ZN                INV_X1        Fall  1.2120 0.0170 0.0130             0.441545 3.84775  4.2893            2       100                    | 
|    i_0_5/i_69/A                 XOR2_X1       Fall  1.2120 0.0000 0.0130                      2.18123                                                   | 
|    i_0_5/i_69/Z                 XOR2_X1       Fall  1.2620 0.0500 0.0110             0.178713 0.918145 1.09686           1       100                    | 
|    i_0_5/p_1[25]                              Fall  1.2620 0.0000                                                                                       | 
|    i_0_0_258/A1                 AND2_X1       Fall  1.2620 0.0000 0.0110                      0.874832                                                  | 
|    i_0_0_258/ZN                 AND2_X1       Fall  1.2910 0.0290 0.0100             0.250287 1.14029  1.39058           1       100                    | 
|    accumulator_reg[24]/D        DFF_X1        Fall  1.2910 0.0000 0.0100                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1010 0.0640 0.0420 22.9194  24.8368  47.7562           29      100      F    K        | 
|    accumulator_reg[24]/CK       DFF_X1        Rise  0.1060 0.0050 0.0420          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1060 2.1060 | 
| library setup check                      | -0.0270 2.0790 | 
| data required time                       |  2.0790        | 
|                                          |                | 
| data required time                       |  2.0790        | 
| data arrival time                        | -1.2910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7880        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[23]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                             Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1    Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1    Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1    Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1    Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1    Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1    Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1    Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1    Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1    Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1    Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1   Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1   Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1  Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1  Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1   Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1   Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1  Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1  Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1    Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1    Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1    Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1    Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1   Fall  0.9550 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1   Rise  1.0430 0.0880 0.0800 1.17747  4.17264  5.35011           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1  Rise  1.0430 0.0000 0.0800          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1  Fall  1.0740 0.0310 0.0250 0.709634 3.35827  4.0679            2       100                    | 
|    i_0_9/i_43/A1          OR2_X1    Fall  1.0740 0.0000 0.0250          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1    Fall  1.1360 0.0620 0.0160 0.701806 5.88949  6.5913            3       100                    | 
|    i_0_9/i_26/B           XOR2_X1   Fall  1.1360 0.0000 0.0160          2.41145                                                   | 
|    i_0_9/i_26/Z           XOR2_X1   Fall  1.1940 0.0580 0.0250 0.351615 1.62192  1.97354           1       100                    | 
|    i_0_9/p_0[23]                    Fall  1.1940 0.0000                                                                           | 
|    i_0_0_149/B2           AOI222_X1 Fall  1.1940 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_149/ZN           AOI222_X1 Rise  1.2880 0.0940 0.0540 0.579332 1.70023  2.27956           1       100                    | 
|    i_0_0_148/A            INV_X1    Rise  1.2880 0.0000 0.0540          1.70023                                                   | 
|    i_0_0_148/ZN           INV_X1    Fall  1.2960 0.0080 0.0120 0.287035 1.14029  1.42733           1       100                    | 
|    multiplicand_reg[23]/D DFF_X1    Fall  1.2960 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[23]/CK      DFF_X1        Rise  0.1120 0.0020 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1120 2.1120 | 
| library setup check                      | -0.0260 2.0860 | 
| data required time                       |  2.0860        | 
|                                          |                | 
| data required time                       |  2.0860        | 
| data arrival time                        | -1.2960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7900        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[24]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                             Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1    Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1    Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1    Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1    Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1    Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1    Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1    Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1    Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1    Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1    Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1   Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1   Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1  Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1  Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1   Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1   Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1  Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1  Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1    Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1    Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1    Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1    Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1   Fall  0.9550 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1   Rise  1.0430 0.0880 0.0800 1.17747  4.17264  5.35011           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1  Rise  1.0430 0.0000 0.0800          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1  Fall  1.0740 0.0310 0.0250 0.709634 3.35827  4.0679            2       100                    | 
|    i_0_9/i_43/A1          OR2_X1    Fall  1.0740 0.0000 0.0250          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1    Fall  1.1360 0.0620 0.0160 0.701806 5.88949  6.5913            3       100                    | 
|    i_0_9/i_42/A1          NOR2_X1   Fall  1.1360 0.0000 0.0160          1.41309                                                   | 
|    i_0_9/i_42/ZN          NOR2_X1   Rise  1.1680 0.0320 0.0310 0.300255 2.57361  2.87386           1       100                    | 
|    i_0_9/i_27/B           XNOR2_X1  Rise  1.1680 0.0000 0.0310          2.57361                                                   | 
|    i_0_9/i_27/ZN          XNOR2_X1  Fall  1.1910 0.0230 0.0260 0.422269 1.62192  2.04419           1       100                    | 
|    i_0_9/p_0[24]                    Fall  1.1910 0.0000                                                                           | 
|    i_0_0_151/B2           AOI222_X1 Fall  1.1910 0.0000 0.0260          1.45057                                                   | 
|    i_0_0_151/ZN           AOI222_X1 Rise  1.2820 0.0910 0.0560 0.267739 1.70023  1.96797           1       100                    | 
|    i_0_0_150/A            INV_X1    Rise  1.2820 0.0000 0.0560          1.70023                                                   | 
|    i_0_0_150/ZN           INV_X1    Fall  1.2900 0.0080 0.0120 0.258196 1.14029  1.39849           1       100                    | 
|    multiplicand_reg[24]/D DFF_X1    Fall  1.2900 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[24]/CK      DFF_X1        Rise  0.1120 0.0020 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1120 2.1120 | 
| library setup check                      | -0.0260 2.0860 | 
| data required time                       |  2.0860        | 
|                                          |                | 
| data required time                       |  2.0860        | 
| data arrival time                        | -1.2900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7960        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[21]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_65/B1                AOI21_X1      Rise  1.0950 0.0000 0.1100                      1.647                                                     | 
|    i_0_5/i_65/ZN                AOI21_X1      Fall  1.1310 0.0360 0.0330             1.0504   3.80404  4.85444           2       100                    | 
|    i_0_5/i_64/B2                OAI21_X1      Fall  1.1310 0.0000 0.0330                      1.55833                                                   | 
|    i_0_5/i_64/ZN                OAI21_X1      Rise  1.1730 0.0420 0.0210             0.316721 1.70023  2.01695           1       100                    | 
|    i_0_5/i_63/A                 INV_X1        Rise  1.1730 0.0000 0.0210                      1.70023                                                   | 
|    i_0_5/i_63/ZN                INV_X1        Fall  1.1880 0.0150 0.0090             0.438238 3.80404  4.24228           2       100                    | 
|    i_0_5/i_58/A                 XOR2_X1       Fall  1.1880 0.0000 0.0090                      2.18123                                                   | 
|    i_0_5/i_58/Z                 XOR2_X1       Fall  1.2370 0.0490 0.0110             0.310297 0.918145 1.22844           1       100                    | 
|    i_0_5/p_1[22]                              Fall  1.2370 0.0000                                                                                       | 
|    i_0_0_255/A1                 AND2_X1       Fall  1.2370 0.0000 0.0110                      0.874832                                                  | 
|    i_0_0_255/ZN                 AND2_X1       Fall  1.2660 0.0290 0.0100             0.154521 1.14029  1.29481           1       100                    | 
|    accumulator_reg[21]/D        DFF_X1        Fall  1.2660 0.0000 0.0100                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1010 0.0640 0.0420 22.9194  24.8368  47.7562           29      100      F    K        | 
|    accumulator_reg[21]/CK       DFF_X1        Rise  0.1060 0.0050 0.0420          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1060 2.1060 | 
| library setup check                      | -0.0270 2.0790 | 
| data required time                       |  2.0790        | 
|                                          |                | 
| data required time                       |  2.0790        | 
| data arrival time                        | -1.2660        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8130        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[24]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                          Fall  0.2000 0.0000 0.1000 1.19437  6.45732  7.65168           4       100      c             | 
|    i_0_7/A[1]                    Fall  0.2000 0.0000                                                                           | 
|    i_0_7/i_60/A2        OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_7/i_60/ZN        OR3_X1   Fall  0.3190 0.1190 0.0180 0.755177 4.27641  5.03159           3       100                    | 
|    i_0_7/i_59/A1        OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_59/ZN        OR2_X1   Fall  0.3730 0.0540 0.0130 0.460947 3.35827  3.81921           2       100                    | 
|    i_0_7/i_58/A1        OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_7/i_58/ZN        OR2_X1   Fall  0.4280 0.0550 0.0150 0.665279 5.03256  5.69783           3       100                    | 
|    i_0_7/i_57/A1        OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_7/i_57/ZN        OR3_X1   Fall  0.5040 0.0760 0.0180 0.841861 4.27641  5.11827           3       100                    | 
|    i_0_7/i_56/A1        OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_56/ZN        OR2_X1   Fall  0.5620 0.0580 0.0160 1.10475  5.03256  6.1373            3       100                    | 
|    i_0_7/i_55/A1        OR3_X1   Fall  0.5620 0.0000 0.0160          0.775543                                                  | 
|    i_0_7/i_55/ZN        OR3_X1   Fall  0.6400 0.0780 0.0190 0.806329 5.04407  5.8504            3       100                    | 
|    i_0_7/i_54/A1        NOR2_X1  Fall  0.6400 0.0000 0.0190          1.41309                                                   | 
|    i_0_7/i_54/ZN        NOR2_X1  Rise  0.6840 0.0440 0.0390 0.788506 4.17264  4.96115           2       100                    | 
|    i_0_7/i_53/A1        NAND2_X1 Rise  0.6840 0.0000 0.0390          1.59903                                                   | 
|    i_0_7/i_53/ZN        NAND2_X1 Fall  0.7180 0.0340 0.0210 0.994686 5.88949  6.88418           3       100                    | 
|    i_0_7/i_51/A1        NOR3_X1  Fall  0.7180 0.0000 0.0210          1.4005                                                    | 
|    i_0_7/i_51/ZN        NOR3_X1  Rise  0.7810 0.0630 0.0550 0.692341 4.17264  4.86498           2       100                    | 
|    i_0_7/i_50/A1        NAND2_X1 Rise  0.7810 0.0000 0.0550          1.59903                                                   | 
|    i_0_7/i_50/ZN        NAND2_X1 Fall  0.8150 0.0340 0.0230 0.80653  5.03256  5.83909           3       100                    | 
|    i_0_7/i_49/A1        OR3_X1   Fall  0.8150 0.0000 0.0230          0.775543                                                  | 
|    i_0_7/i_49/ZN        OR3_X1   Fall  0.8940 0.0790 0.0180 0.622746 4.27641  4.89916           3       100                    | 
|    i_0_7/i_48/A1        OR2_X1   Fall  0.8940 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_48/ZN        OR2_X1   Fall  0.9560 0.0620 0.0180 0.903923 7.6263   8.53022           4       100                    | 
|    i_0_7/i_45/A1        NOR4_X1  Fall  0.9560 0.0000 0.0180          1.34349                                                   | 
|    i_0_7/i_45/ZN        NOR4_X1  Rise  1.0380 0.0820 0.0750 0.619314 4.17264  4.79195           2       100                    | 
|    i_0_7/i_44/A1        NAND2_X1 Rise  1.0380 0.0000 0.0750          1.59903                                                   | 
|    i_0_7/i_44/ZN        NAND2_X1 Fall  1.0680 0.0300 0.0240 0.659733 3.35827  4.018             2       100                    | 
|    i_0_7/i_43/A1        OR2_X1   Fall  1.0680 0.0000 0.0240          0.792385                                                  | 
|    i_0_7/i_43/ZN        OR2_X1   Fall  1.1300 0.0620 0.0160 0.744002 5.88949  6.6335            3       100                    | 
|    i_0_7/i_42/A1        NOR2_X1  Fall  1.1300 0.0000 0.0160          1.41309                                                   | 
|    i_0_7/i_42/ZN        NOR2_X1  Rise  1.1620 0.0320 0.0300 0.273211 2.57361  2.84682           1       100                    | 
|    i_0_7/i_27/B         XNOR2_X1 Rise  1.1620 0.0000 0.0300          2.57361                                                   | 
|    i_0_7/i_27/ZN        XNOR2_X1 Rise  1.2060 0.0440 0.0340 0.290259 1.68751  1.97777           1       100                    | 
|    i_0_7/p_0[24]                 Rise  1.2060 0.0000                                                                           | 
|    i_0_0_216/A1         AOI22_X1 Rise  1.2060 0.0000 0.0340          1.68751                                                   | 
|    i_0_0_216/ZN         AOI22_X1 Fall  1.2260 0.0200 0.0290 0.241117 1.70023  1.94135           1       100                    | 
|    i_0_0_215/A          INV_X1   Fall  1.2260 0.0000 0.0290          1.54936                                                   | 
|    i_0_0_215/ZN         INV_X1   Rise  1.2460 0.0200 0.0110 0.48976  1.14029  1.63005           1       100                    | 
|    multiplier_reg[24]/D DFF_X1   Rise  1.2460 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
|    multiplier_reg[24]/CK  DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0880 2.0880 | 
| library setup check                      | -0.0290 2.0590 | 
| data required time                       |  2.0590        | 
|                                          |                | 
| data required time                       |  2.0590        | 
| data arrival time                        | -1.2460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8130        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[23]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                          Fall  0.2000 0.0000 0.1000 1.19437  6.45732  7.65168           4       100      c             | 
|    i_0_7/A[1]                    Fall  0.2000 0.0000                                                                           | 
|    i_0_7/i_60/A2        OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_7/i_60/ZN        OR3_X1   Fall  0.3190 0.1190 0.0180 0.755177 4.27641  5.03159           3       100                    | 
|    i_0_7/i_59/A1        OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_59/ZN        OR2_X1   Fall  0.3730 0.0540 0.0130 0.460947 3.35827  3.81921           2       100                    | 
|    i_0_7/i_58/A1        OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_7/i_58/ZN        OR2_X1   Fall  0.4280 0.0550 0.0150 0.665279 5.03256  5.69783           3       100                    | 
|    i_0_7/i_57/A1        OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_7/i_57/ZN        OR3_X1   Fall  0.5040 0.0760 0.0180 0.841861 4.27641  5.11827           3       100                    | 
|    i_0_7/i_56/A1        OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_56/ZN        OR2_X1   Fall  0.5620 0.0580 0.0160 1.10475  5.03256  6.1373            3       100                    | 
|    i_0_7/i_55/A1        OR3_X1   Fall  0.5620 0.0000 0.0160          0.775543                                                  | 
|    i_0_7/i_55/ZN        OR3_X1   Fall  0.6400 0.0780 0.0190 0.806329 5.04407  5.8504            3       100                    | 
|    i_0_7/i_54/A1        NOR2_X1  Fall  0.6400 0.0000 0.0190          1.41309                                                   | 
|    i_0_7/i_54/ZN        NOR2_X1  Rise  0.6840 0.0440 0.0390 0.788506 4.17264  4.96115           2       100                    | 
|    i_0_7/i_53/A1        NAND2_X1 Rise  0.6840 0.0000 0.0390          1.59903                                                   | 
|    i_0_7/i_53/ZN        NAND2_X1 Fall  0.7180 0.0340 0.0210 0.994686 5.88949  6.88418           3       100                    | 
|    i_0_7/i_51/A1        NOR3_X1  Fall  0.7180 0.0000 0.0210          1.4005                                                    | 
|    i_0_7/i_51/ZN        NOR3_X1  Rise  0.7810 0.0630 0.0550 0.692341 4.17264  4.86498           2       100                    | 
|    i_0_7/i_50/A1        NAND2_X1 Rise  0.7810 0.0000 0.0550          1.59903                                                   | 
|    i_0_7/i_50/ZN        NAND2_X1 Fall  0.8150 0.0340 0.0230 0.80653  5.03256  5.83909           3       100                    | 
|    i_0_7/i_49/A1        OR3_X1   Fall  0.8150 0.0000 0.0230          0.775543                                                  | 
|    i_0_7/i_49/ZN        OR3_X1   Fall  0.8940 0.0790 0.0180 0.622746 4.27641  4.89916           3       100                    | 
|    i_0_7/i_48/A1        OR2_X1   Fall  0.8940 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_48/ZN        OR2_X1   Fall  0.9560 0.0620 0.0180 0.903923 7.6263   8.53022           4       100                    | 
|    i_0_7/i_45/A1        NOR4_X1  Fall  0.9560 0.0000 0.0180          1.34349                                                   | 
|    i_0_7/i_45/ZN        NOR4_X1  Rise  1.0380 0.0820 0.0750 0.619314 4.17264  4.79195           2       100                    | 
|    i_0_7/i_44/A1        NAND2_X1 Rise  1.0380 0.0000 0.0750          1.59903                                                   | 
|    i_0_7/i_44/ZN        NAND2_X1 Fall  1.0680 0.0300 0.0240 0.659733 3.35827  4.018             2       100                    | 
|    i_0_7/i_43/A1        OR2_X1   Fall  1.0680 0.0000 0.0240          0.792385                                                  | 
|    i_0_7/i_43/ZN        OR2_X1   Fall  1.1300 0.0620 0.0160 0.744002 5.88949  6.6335            3       100                    | 
|    i_0_7/i_26/B         XOR2_X1  Fall  1.1300 0.0000 0.0160          2.41145                                                   | 
|    i_0_7/i_26/Z         XOR2_X1  Fall  1.1880 0.0580 0.0250 0.213622 1.68751  1.90113           1       100                    | 
|    i_0_7/p_0[23]                 Fall  1.1880 0.0000                                                                           | 
|    i_0_0_214/A1         AOI22_X1 Fall  1.1880 0.0000 0.0250          1.50384                                                   | 
|    i_0_0_214/ZN         AOI22_X1 Rise  1.2280 0.0400 0.0340 0.345324 1.70023  2.04555           1       100                    | 
|    i_0_0_213/A          INV_X1   Rise  1.2280 0.0000 0.0340          1.70023                                                   | 
|    i_0_0_213/ZN         INV_X1   Fall  1.2380 0.0100 0.0090 0.511106 1.14029  1.6514            1       100                    | 
|    multiplier_reg[23]/D DFF_X1   Fall  1.2380 0.0000 0.0090          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
|    multiplier_reg[23]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0890 2.0890 | 
| library setup check                      | -0.0320 2.0570 | 
| data required time                       |  2.0570        | 
|                                          |                | 
| data required time                       |  2.0570        | 
| data arrival time                        | -1.2380        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8190        | 
-------------------------------------------------------------


 Timing Path to Res[22] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_107/A1              NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN              NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       100                    | 
|    i_0_16/i_25/B                XOR2_X1       Fall  0.8410 0.0000 0.0100          2.41145                                                   | 
|    i_0_16/i_25/Z                XOR2_X1       Fall  0.8960 0.0550 0.0110 0.624896 0.94642  1.57132           1       100                    | 
|    i_0_16/p_0[22]                             Fall  0.8960 0.0000                                                                           | 
|    i_0_0_22/A                   MUX2_X1       Fall  0.8960 0.0000 0.0110          0.907039                                                  | 
|    i_0_0_22/Z                   MUX2_X1       Fall  0.9730 0.0770 0.0210 0.619608 10       10.6196           1       100                    | 
|    Res[22]                                    Fall  0.9730 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8270        | 
-------------------------------------------------------------


 Timing Path to Res[20] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                                       | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080                      3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120             0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090             0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090                      2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090             0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120             0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090             0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130             0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130                      5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180             0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090             0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090                      5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180             0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180                      5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090             0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090                      2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120             0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120                      2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080             0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080                      2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100             0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/i_109/A1              NOR3_X1       Fall  0.8000 0.0000 0.0100                      1.4005                                                    | 
|    i_0_16/i_109/ZN              NOR3_X1       Rise  0.8460 0.0460 0.0380             0.667184 2.57361  3.24079           1       100                    | 
|    i_0_16/i_23/B                XNOR2_X1      Rise  0.8500 0.0040 0.0380    0.0040            2.57361                                                   | 
|    i_0_16/i_23/ZN               XNOR2_X1      Rise  0.8950 0.0450 0.0190             0.731237 0.94642  1.67766           1       100                    | 
|    i_0_16/p_0[20]                             Rise  0.8950 0.0000                                                                                       | 
|    i_0_0_20/A                   MUX2_X1       Rise  0.8950 0.0000 0.0190                      0.94642                                                   | 
|    i_0_0_20/Z                   MUX2_X1       Rise  0.9560 0.0610 0.0280             0.247708 10       10.2477           1       100                    | 
|    Res[20]                                    Rise  0.9560 0.0000 0.0280                      10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8440        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[22]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                             Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1    Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1    Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1    Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1    Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1    Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1    Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1    Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1    Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1    Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1    Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1   Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1   Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1  Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1  Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1   Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1   Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1  Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1  Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1    Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1    Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1    Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1    Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1   Fall  0.9550 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1   Rise  1.0430 0.0880 0.0800 1.17747  4.17264  5.35011           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1  Rise  1.0430 0.0000 0.0800          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1  Fall  1.0740 0.0310 0.0250 0.709634 3.35827  4.0679            2       100                    | 
|    i_0_9/i_25/B           XOR2_X1   Fall  1.0740 0.0000 0.0250          2.41145                                                   | 
|    i_0_9/i_25/Z           XOR2_X1   Fall  1.1360 0.0620 0.0250 0.253117 1.62192  1.87504           1       100                    | 
|    i_0_9/p_0[22]                    Fall  1.1360 0.0000                                                                           | 
|    i_0_0_147/B2           AOI222_X1 Fall  1.1360 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_147/ZN           AOI222_X1 Rise  1.2260 0.0900 0.0510 0.166408 1.70023  1.86664           1       100                    | 
|    i_0_0_146/A            INV_X1    Rise  1.2260 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_146/ZN           INV_X1    Fall  1.2350 0.0090 0.0110 0.289168 1.14029  1.42946           1       100                    | 
|    multiplicand_reg[22]/D DFF_X1    Fall  1.2350 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[22]/CK      DFF_X1        Rise  0.1120 0.0020 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1120 2.1120 | 
| library setup check                      | -0.0260 2.0860 | 
| data required time                       |  2.0860        | 
|                                          |                | 
| data required time                       |  2.0860        | 
| data arrival time                        | -1.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8510        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[20]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_65/B1                AOI21_X1      Rise  1.0950 0.0000 0.1100                      1.647                                                     | 
|    i_0_5/i_65/ZN                AOI21_X1      Fall  1.1310 0.0360 0.0330             1.0504   3.80404  4.85444           2       100                    | 
|    i_0_5/i_57/A                 XOR2_X1       Fall  1.1310 0.0000 0.0330                      2.18123                                                   | 
|    i_0_5/i_57/Z                 XOR2_X1       Fall  1.1910 0.0600 0.0120             0.122427 0.918145 1.04057           1       100                    | 
|    i_0_5/p_1[21]                              Fall  1.1910 0.0000                                                                                       | 
|    i_0_0_254/A1                 AND2_X1       Fall  1.1910 0.0000 0.0120                      0.874832                                                  | 
|    i_0_0_254/ZN                 AND2_X1       Fall  1.2200 0.0290 0.0100             0.281569 1.14029  1.42186           1       100                    | 
|    accumulator_reg[20]/D        DFF_X1        Fall  1.2200 0.0000 0.0100                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1010 0.0640 0.0420 22.9194  24.8368  47.7562           29      100      F    K        | 
|    accumulator_reg[20]/CK       DFF_X1        Rise  0.1060 0.0050 0.0420          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1060 2.1060 | 
| library setup check                      | -0.0270 2.0790 | 
| data required time                       |  2.0790        | 
|                                          |                | 
| data required time                       |  2.0790        | 
| data arrival time                        | -1.2200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8590        | 
-------------------------------------------------------------


 Timing Path to Res[19] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/i_110/A1              NOR2_X1       Fall  0.8000 0.0000 0.0100          1.41309                                                   | 
|    i_0_16/i_110/ZN              NOR2_X1       Rise  0.8310 0.0310 0.0220 0.557394 2.57361  3.131             1       100                    | 
|    i_0_16/i_22/B                XNOR2_X1      Rise  0.8310 0.0000 0.0220          2.57361                                                   | 
|    i_0_16/i_22/ZN               XNOR2_X1      Rise  0.8720 0.0410 0.0170 0.377687 0.94642  1.32411           1       100                    | 
|    i_0_16/p_0[19]                             Rise  0.8720 0.0000                                                                           | 
|    i_0_0_19/A                   MUX2_X1       Rise  0.8720 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_19/Z                   MUX2_X1       Rise  0.9340 0.0620 0.0290 0.794131 10       10.7941           1       100                    | 
|    Res[19]                                    Rise  0.9340 0.0000 0.0290          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8660        | 
-------------------------------------------------------------


 Timing Path to Res[18] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/i_21/B                XOR2_X1       Fall  0.8000 0.0000 0.0100          2.41145                                                   | 
|    i_0_16/i_21/Z                XOR2_X1       Fall  0.8540 0.0540 0.0120 0.249542 0.94642  1.19596           1       100                    | 
|    i_0_16/p_0[18]                             Fall  0.8540 0.0000                                                                           | 
|    i_0_0_18/A                   MUX2_X1       Fall  0.8540 0.0000 0.0120          0.907039                                                  | 
|    i_0_0_18/Z                   MUX2_X1       Fall  0.9320 0.0780 0.0210 0.867235 10       10.8672           1       100                    | 
|    Res[18]                                    Fall  0.9320 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8680        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[23]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_80/B1                OAI21_X1      Rise  1.0950 0.0000 0.1100                      1.66205                                                   | 
|    i_0_5/i_80/ZN                OAI21_X1      Fall  1.1300 0.0350 0.0330             0.89432  3.84836  4.74269           2       100                    | 
|    i_0_5/i_68/A                 XNOR2_X1      Fall  1.1300 0.0000 0.0330                      2.12585                                                   | 
|    i_0_5/i_68/ZN                XNOR2_X1      Fall  1.1780 0.0480 0.0120             0.297748 0.918145 1.21589           1       100                    | 
|    i_0_5/p_1[24]                              Fall  1.1780 0.0000                                                                                       | 
|    i_0_0_257/A1                 AND2_X1       Fall  1.1780 0.0000 0.0120                      0.874832                                                  | 
|    i_0_0_257/ZN                 AND2_X1       Fall  1.2070 0.0290 0.0100             0.30485  1.14029  1.44514           1       100                    | 
|    accumulator_reg[23]/D        DFF_X1        Fall  1.2070 0.0000 0.0100                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1010 0.0640 0.0420 22.9194  24.8368  47.7562           29      100      F    K        | 
|    accumulator_reg[23]/CK       DFF_X1        Rise  0.1060 0.0050 0.0420          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1060 2.1060 | 
| library setup check                      | -0.0270 2.0790 | 
| data required time                       |  2.0790        | 
|                                          |                | 
| data required time                       |  2.0790        | 
| data arrival time                        | -1.2070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8720        | 
-------------------------------------------------------------


 Timing Path to Res[21] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_111/A1              OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN              OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       100                    | 
|    i_0_16/sgo__sro_c85/A1       NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN       NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       100                    | 
|    i_0_16/i_24/B                XNOR2_X1      Rise  0.8230 0.0000 0.0150          2.57361                                                   | 
|    i_0_16/i_24/ZN               XNOR2_X1      Rise  0.8630 0.0400 0.0180 0.723051 0.94642  1.66947           1       100                    | 
|    i_0_16/p_0[21]                             Rise  0.8630 0.0000                                                                           | 
|    i_0_0_21/A                   MUX2_X1       Rise  0.8630 0.0000 0.0180          0.94642                                                   | 
|    i_0_0_21/Z                   MUX2_X1       Rise  0.9250 0.0620 0.0290 0.570904 10       10.5709           1       100                    | 
|    Res[21]                                    Rise  0.9250 0.0000 0.0290          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9250        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8750        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[22]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                          Fall  0.2000 0.0000 0.1000 1.19437  6.45732  7.65168           4       100      c             | 
|    i_0_7/A[1]                    Fall  0.2000 0.0000                                                                           | 
|    i_0_7/i_60/A2        OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_7/i_60/ZN        OR3_X1   Fall  0.3190 0.1190 0.0180 0.755177 4.27641  5.03159           3       100                    | 
|    i_0_7/i_59/A1        OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_59/ZN        OR2_X1   Fall  0.3730 0.0540 0.0130 0.460947 3.35827  3.81921           2       100                    | 
|    i_0_7/i_58/A1        OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_7/i_58/ZN        OR2_X1   Fall  0.4280 0.0550 0.0150 0.665279 5.03256  5.69783           3       100                    | 
|    i_0_7/i_57/A1        OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_7/i_57/ZN        OR3_X1   Fall  0.5040 0.0760 0.0180 0.841861 4.27641  5.11827           3       100                    | 
|    i_0_7/i_56/A1        OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_56/ZN        OR2_X1   Fall  0.5620 0.0580 0.0160 1.10475  5.03256  6.1373            3       100                    | 
|    i_0_7/i_55/A1        OR3_X1   Fall  0.5620 0.0000 0.0160          0.775543                                                  | 
|    i_0_7/i_55/ZN        OR3_X1   Fall  0.6400 0.0780 0.0190 0.806329 5.04407  5.8504            3       100                    | 
|    i_0_7/i_54/A1        NOR2_X1  Fall  0.6400 0.0000 0.0190          1.41309                                                   | 
|    i_0_7/i_54/ZN        NOR2_X1  Rise  0.6840 0.0440 0.0390 0.788506 4.17264  4.96115           2       100                    | 
|    i_0_7/i_53/A1        NAND2_X1 Rise  0.6840 0.0000 0.0390          1.59903                                                   | 
|    i_0_7/i_53/ZN        NAND2_X1 Fall  0.7180 0.0340 0.0210 0.994686 5.88949  6.88418           3       100                    | 
|    i_0_7/i_51/A1        NOR3_X1  Fall  0.7180 0.0000 0.0210          1.4005                                                    | 
|    i_0_7/i_51/ZN        NOR3_X1  Rise  0.7810 0.0630 0.0550 0.692341 4.17264  4.86498           2       100                    | 
|    i_0_7/i_50/A1        NAND2_X1 Rise  0.7810 0.0000 0.0550          1.59903                                                   | 
|    i_0_7/i_50/ZN        NAND2_X1 Fall  0.8150 0.0340 0.0230 0.80653  5.03256  5.83909           3       100                    | 
|    i_0_7/i_49/A1        OR3_X1   Fall  0.8150 0.0000 0.0230          0.775543                                                  | 
|    i_0_7/i_49/ZN        OR3_X1   Fall  0.8940 0.0790 0.0180 0.622746 4.27641  4.89916           3       100                    | 
|    i_0_7/i_48/A1        OR2_X1   Fall  0.8940 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_48/ZN        OR2_X1   Fall  0.9560 0.0620 0.0180 0.903923 7.6263   8.53022           4       100                    | 
|    i_0_7/i_45/A1        NOR4_X1  Fall  0.9560 0.0000 0.0180          1.34349                                                   | 
|    i_0_7/i_45/ZN        NOR4_X1  Rise  1.0380 0.0820 0.0750 0.619314 4.17264  4.79195           2       100                    | 
|    i_0_7/i_44/A1        NAND2_X1 Rise  1.0380 0.0000 0.0750          1.59903                                                   | 
|    i_0_7/i_44/ZN        NAND2_X1 Fall  1.0680 0.0300 0.0240 0.659733 3.35827  4.018             2       100                    | 
|    i_0_7/i_25/B         XOR2_X1  Fall  1.0680 0.0000 0.0240          2.41145                                                   | 
|    i_0_7/i_25/Z         XOR2_X1  Fall  1.1290 0.0610 0.0250 0.188467 1.68751  1.87598           1       100                    | 
|    i_0_7/p_0[22]                 Fall  1.1290 0.0000                                                                           | 
|    i_0_0_212/A1         AOI22_X1 Fall  1.1290 0.0000 0.0250          1.50384                                                   | 
|    i_0_0_212/ZN         AOI22_X1 Rise  1.1680 0.0390 0.0330 0.182014 1.70023  1.88224           1       100                    | 
|    i_0_0_211/A          INV_X1   Rise  1.1680 0.0000 0.0330          1.70023                                                   | 
|    i_0_0_211/ZN         INV_X1   Fall  1.1770 0.0090 0.0080 0.209022 1.14029  1.34931           1       100                    | 
|    multiplier_reg[22]/D DFF_X1   Fall  1.1770 0.0000 0.0080          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
|    multiplier_reg[22]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0890 2.0890 | 
| library setup check                      | -0.0320 2.0570 | 
| data required time                       |  2.0570        | 
|                                          |                | 
| data required time                       |  2.0570        | 
| data arrival time                        | -1.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8800        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[19]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_138/A3               NOR3_X1       Rise  0.9170 0.0000 0.0900                      1.6163                                                    | 
|    i_0_5/i_138/ZN               NOR3_X1       Fall  0.9360 0.0190 0.0220             0.596392 1.60595  2.20234           1       100                    | 
|    i_0_5/i_130/A4               NOR4_X1       Fall  0.9360 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_130/ZN               NOR4_X1       Rise  1.0950 0.1590 0.1100             1.64663  7.1575   8.80413           4       100                    | 
|    i_0_5/i_56/A                 XOR2_X1       Rise  1.0950 0.0000 0.1100                      2.23214                                                   | 
|    i_0_5/i_56/Z                 XOR2_X1       Rise  1.1480 0.0530 0.0190             0.2806   0.918145 1.19874           1       100                    | 
|    i_0_5/p_1[20]                              Rise  1.1480 0.0000                                                                                       | 
|    i_0_0_253/A1                 AND2_X1       Rise  1.1480 0.0000 0.0190                      0.918145                                                  | 
|    i_0_0_253/ZN                 AND2_X1       Rise  1.1820 0.0340 0.0110             0.489276 1.14029  1.62957           1       100                    | 
|    accumulator_reg[19]/D        DFF_X1        Rise  1.1820 0.0000 0.0110                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1010 0.0640 0.0420 22.9194  24.8368  47.7562           29      100      F    K        | 
|    accumulator_reg[19]/CK       DFF_X1        Rise  0.1050 0.0040 0.0420          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1050 2.1050 | 
| library setup check                      | -0.0270 2.0780 | 
| data required time                       |  2.0780        | 
|                                          |                | 
| data required time                       |  2.0780        | 
| data arrival time                        | -1.1820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8960        | 
-------------------------------------------------------------


 Timing Path to Res[17] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_112/A1              OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN              OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       100                    | 
|    i_0_16/i_20/B                XOR2_X1       Fall  0.7550 0.0000 0.0080          2.41145                                                   | 
|    i_0_16/i_20/Z                XOR2_X1       Fall  0.8090 0.0540 0.0110 0.452194 0.94642  1.39861           1       100                    | 
|    i_0_16/p_0[17]                             Fall  0.8090 0.0000                                                                           | 
|    i_0_0_17/A                   MUX2_X1       Fall  0.8090 0.0000 0.0110          0.907039                                                  | 
|    i_0_0_17/Z                   MUX2_X1       Fall  0.8870 0.0780 0.0210 1.17667  10       11.1767           1       100                    | 
|    Res[17]                                    Fall  0.8870 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9130        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[21]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                             Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1    Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1    Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1    Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1    Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1    Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1    Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1    Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1    Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1    Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1    Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1   Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1   Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1  Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1  Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1   Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1   Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1  Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1  Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1    Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1    Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1    Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1    Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1   Fall  0.9550 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1   Rise  1.0430 0.0880 0.0800 1.17747  4.17264  5.35011           2       100                    | 
|    i_0_9/i_24/B           XNOR2_X1  Rise  1.0430 0.0000 0.0800          2.57361                                                   | 
|    i_0_9/i_24/ZN          XNOR2_X1  Fall  1.0710 0.0280 0.0250 0.151766 1.62192  1.77369           1       100                    | 
|    i_0_9/p_0[21]                    Fall  1.0710 0.0000                                                                           | 
|    i_0_0_145/B2           AOI222_X1 Fall  1.0710 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_145/ZN           AOI222_X1 Rise  1.1620 0.0910 0.0520 0.289259 1.70023  1.98949           1       100                    | 
|    i_0_0_144/A            INV_X1    Rise  1.1620 0.0000 0.0520          1.70023                                                   | 
|    i_0_0_144/ZN           INV_X1    Fall  1.1710 0.0090 0.0120 0.319754 1.14029  1.46004           1       100                    | 
|    multiplicand_reg[21]/D DFF_X1    Fall  1.1710 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[21]/CK      DFF_X1        Rise  0.1120 0.0020 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1120 2.1120 | 
| library setup check                      | -0.0260 2.0860 | 
| data required time                       |  2.0860        | 
|                                          |                | 
| data required time                       |  2.0860        | 
| data arrival time                        | -1.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9150        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[21]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                          Fall  0.2000 0.0000 0.1000 1.19437  6.45732  7.65168           4       100      c             | 
|    i_0_7/A[1]                    Fall  0.2000 0.0000                                                                           | 
|    i_0_7/i_60/A2        OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_7/i_60/ZN        OR3_X1   Fall  0.3190 0.1190 0.0180 0.755177 4.27641  5.03159           3       100                    | 
|    i_0_7/i_59/A1        OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_59/ZN        OR2_X1   Fall  0.3730 0.0540 0.0130 0.460947 3.35827  3.81921           2       100                    | 
|    i_0_7/i_58/A1        OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_7/i_58/ZN        OR2_X1   Fall  0.4280 0.0550 0.0150 0.665279 5.03256  5.69783           3       100                    | 
|    i_0_7/i_57/A1        OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_7/i_57/ZN        OR3_X1   Fall  0.5040 0.0760 0.0180 0.841861 4.27641  5.11827           3       100                    | 
|    i_0_7/i_56/A1        OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_56/ZN        OR2_X1   Fall  0.5620 0.0580 0.0160 1.10475  5.03256  6.1373            3       100                    | 
|    i_0_7/i_55/A1        OR3_X1   Fall  0.5620 0.0000 0.0160          0.775543                                                  | 
|    i_0_7/i_55/ZN        OR3_X1   Fall  0.6400 0.0780 0.0190 0.806329 5.04407  5.8504            3       100                    | 
|    i_0_7/i_54/A1        NOR2_X1  Fall  0.6400 0.0000 0.0190          1.41309                                                   | 
|    i_0_7/i_54/ZN        NOR2_X1  Rise  0.6840 0.0440 0.0390 0.788506 4.17264  4.96115           2       100                    | 
|    i_0_7/i_53/A1        NAND2_X1 Rise  0.6840 0.0000 0.0390          1.59903                                                   | 
|    i_0_7/i_53/ZN        NAND2_X1 Fall  0.7180 0.0340 0.0210 0.994686 5.88949  6.88418           3       100                    | 
|    i_0_7/i_51/A1        NOR3_X1  Fall  0.7180 0.0000 0.0210          1.4005                                                    | 
|    i_0_7/i_51/ZN        NOR3_X1  Rise  0.7810 0.0630 0.0550 0.692341 4.17264  4.86498           2       100                    | 
|    i_0_7/i_50/A1        NAND2_X1 Rise  0.7810 0.0000 0.0550          1.59903                                                   | 
|    i_0_7/i_50/ZN        NAND2_X1 Fall  0.8150 0.0340 0.0230 0.80653  5.03256  5.83909           3       100                    | 
|    i_0_7/i_49/A1        OR3_X1   Fall  0.8150 0.0000 0.0230          0.775543                                                  | 
|    i_0_7/i_49/ZN        OR3_X1   Fall  0.8940 0.0790 0.0180 0.622746 4.27641  4.89916           3       100                    | 
|    i_0_7/i_48/A1        OR2_X1   Fall  0.8940 0.0000 0.0180          0.792385                                                  | 
|    i_0_7/i_48/ZN        OR2_X1   Fall  0.9560 0.0620 0.0180 0.903923 7.6263   8.53022           4       100                    | 
|    i_0_7/i_45/A1        NOR4_X1  Fall  0.9560 0.0000 0.0180          1.34349                                                   | 
|    i_0_7/i_45/ZN        NOR4_X1  Rise  1.0380 0.0820 0.0750 0.619314 4.17264  4.79195           2       100                    | 
|    i_0_7/i_24/B         XNOR2_X1 Rise  1.0380 0.0000 0.0750          2.57361                                                   | 
|    i_0_7/i_24/ZN        XNOR2_X1 Rise  1.0900 0.0520 0.0350 0.486099 1.68751  2.17361           1       100                    | 
|    i_0_7/p_0[21]                 Rise  1.0900 0.0000                                                                           | 
|    i_0_0_210/A1         AOI22_X1 Rise  1.0900 0.0000 0.0350          1.68751                                                   | 
|    i_0_0_210/ZN         AOI22_X1 Fall  1.1100 0.0200 0.0290 0.205421 1.70023  1.90565           1       100                    | 
|    i_0_0_209/A          INV_X1   Fall  1.1100 0.0000 0.0290          1.54936                                                   | 
|    i_0_0_209/ZN         INV_X1   Rise  1.1290 0.0190 0.0110 0.316971 1.14029  1.45726           1       100                    | 
|    multiplier_reg[21]/D DFF_X1   Rise  1.1290 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
|    multiplier_reg[21]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.0890 2.0890 | 
| library setup check                      | -0.0290 2.0600 | 
| data required time                       |  2.0600        | 
|                                          |                | 
| data required time                       |  2.0600        | 
| data arrival time                        | -1.1290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9310        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[18]/D 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080             3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520             24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520                      0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110             0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110                      5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080             9.38639  23.7519  33.1383           20      100                    | 
|    i_0_0_266/A2                 AND2_X1       Fall  0.2490 0.0010 0.0080                      0.894119                                                  | 
|    i_0_0_266/ZN                 AND2_X1       Fall  0.2830 0.0340 0.0080             0.425442 3.26108  3.68652           2       100                    | 
|    i_0_5/p_0[0]                               Fall  0.2830 0.0000                                                                                       | 
|    i_0_5/i_191/A1               NAND2_X1      Fall  0.2830 0.0000 0.0080                      1.5292                                                    | 
|    i_0_5/i_191/ZN               NAND2_X1      Rise  0.3080 0.0250 0.0200             0.779541 5.54986  6.3294            3       100                    | 
|    i_0_5/i_189/B1               AOI21_X1      Rise  0.3080 0.0000 0.0200                      1.647                                                     | 
|    i_0_5/i_189/ZN               AOI21_X1      Fall  0.3320 0.0240 0.0130             0.621143 3.84836  4.46951           2       100                    | 
|    i_0_5/i_188/B2               OAI22_X1      Fall  0.3320 0.0000 0.0130                      1.55047                                                   | 
|    i_0_5/i_188/ZN               OAI22_X1      Rise  0.3910 0.0590 0.0440             0.653894 3.90286  4.55675           2       100                    | 
|    i_0_5/i_187/A                OAI21_X1      Rise  0.3910 0.0000 0.0440                      1.67072                                                   | 
|    i_0_5/i_187/ZN               OAI21_X1      Fall  0.4180 0.0270 0.0130             0.437481 1.6642   2.10168           1       100                    | 
|    i_0_5/i_186/A2               NAND2_X1      Fall  0.4180 0.0000 0.0130                      1.50228                                                   | 
|    i_0_5/i_186/ZN               NAND2_X1      Rise  0.4490 0.0310 0.0210             1.17023  5.49545  6.66567           3       100                    | 
|    i_0_5/i_180/A3               NOR3_X1       Rise  0.4490 0.0000 0.0210                      1.6163                                                    | 
|    i_0_5/i_180/ZN               NOR3_X1       Fall  0.4640 0.0150 0.0090             0.53671  1.60595  2.14266           1       100                    | 
|    i_0_5/i_172/A4               NOR4_X1       Fall  0.4640 0.0000 0.0090                      1.55423                                                   | 
|    i_0_5/i_172/ZN               NOR4_X1       Rise  0.5950 0.1310 0.0890             1.084    5.49606  6.58006           3       100                    | 
|    i_0_5/i_166/A3               NOR3_X1       Rise  0.5950 0.0000 0.0890                      1.6163                                                    | 
|    i_0_5/i_166/ZN               NOR3_X1       Fall  0.6130 0.0180 0.0210             0.328622 1.60595  1.93457           1       100                    | 
|    i_0_5/i_158/A4               NOR4_X1       Fall  0.6130 0.0000 0.0210                      1.55423                                                   | 
|    i_0_5/i_158/ZN               NOR4_X1       Rise  0.7520 0.1390 0.0930             1.4783   5.49545  6.97375           3       100                    | 
|    i_0_5/i_152/A3               NOR3_X1       Rise  0.7640 0.0120 0.0930    0.0120            1.6163                                                    | 
|    i_0_5/i_152/ZN               NOR3_X1       Fall  0.7810 0.0170 0.0220             0.175008 1.60595  1.78096           1       100                    | 
|    i_0_5/i_144/A4               NOR4_X1       Fall  0.7810 0.0000 0.0220                      1.55423                                                   | 
|    i_0_5/i_144/ZN               NOR4_X1       Rise  0.9170 0.1360 0.0900             1.17672  5.49545  6.67216           3       100                    | 
|    i_0_5/i_53/B1                AOI21_X1      Rise  0.9170 0.0000 0.0900                      1.647                                                     | 
|    i_0_5/i_53/ZN                AOI21_X1      Fall  0.9510 0.0340 0.0280             0.509171 3.93237  4.44154           2       100                    | 
|    i_0_5/i_52/A                 INV_X1        Fall  0.9510 0.0000 0.0280                      1.54936                                                   | 
|    i_0_5/i_52/ZN                INV_X1        Rise  0.9720 0.0210 0.0120             0.311542 1.67685  1.98839           1       100                    | 
|    i_0_5/i_51/B2                AOI21_X1      Rise  0.9720 0.0000 0.0120                      1.67685                                                   | 
|    i_0_5/i_51/ZN                AOI21_X1      Fall  0.9940 0.0220 0.0140             0.642337 3.84775  4.49009           2       100                    | 
|    i_0_5/i_49/B2                OAI22_X1      Fall  0.9940 0.0000 0.0140                      1.55047                                                   | 
|    i_0_5/i_49/ZN                OAI22_X1      Rise  1.0450 0.0510 0.0360             0.344751 2.57361  2.91836           1       100                    | 
|    i_0_5/i_48/B                 XNOR2_X1      Rise  1.0450 0.0000 0.0360                      2.57361                                                   | 
|    i_0_5/i_48/ZN                XNOR2_X1      Rise  1.0880 0.0430 0.0160             0.262258 0.918145 1.1804            1       100                    | 
|    i_0_5/p_1[19]                              Rise  1.0880 0.0000                                                                                       | 
|    i_0_0_252/A1                 AND2_X1       Rise  1.0880 0.0000 0.0160                      0.918145                                                  | 
|    i_0_0_252/ZN                 AND2_X1       Rise  1.1200 0.0320 0.0100             0.366851 1.14029  1.50714           1       100                    | 
|    accumulator_reg[18]/D        DFF_X1        Rise  1.1200 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1010 0.0640 0.0420 22.9194  24.8368  47.7562           29      100      F    K        | 
|    accumulator_reg[18]/CK       DFF_X1        Rise  0.1020 0.0010 0.0420          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1020 2.1020 | 
| library setup check                      | -0.0270 2.0750 | 
| data required time                       |  2.0750        | 
|                                          |                | 
| data required time                       |  2.0750        | 
| data arrival time                        | -1.1200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9550        | 
-------------------------------------------------------------


 Timing Path to Res[16] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    i_0_16/Res_imm[0]                          Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3              OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN              OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       100                    | 
|    i_0_16/i_122/A1              OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN              OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       100                    | 
|    i_0_16/i_121/A1              OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN              OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       100                    | 
|    i_0_16/i_120/A1              OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN              OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       100                    | 
|    i_0_16/i_119/A1              OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN              OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       100                    | 
|    i_0_16/i_118/A1              OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN              OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       100                    | 
|    i_0_16/i_117/A1              NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN              NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       100                    | 
|    i_0_16/i_116/A1              NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN              NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       100                    | 
|    i_0_16/i_115/A1              NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN              NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       100                    | 
|    i_0_16/i_114/A1              NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN              NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       100                    | 
|    i_0_16/i_113/A1              OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN              OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       100                    | 
|    i_0_16/i_19/B                XOR2_X1       Fall  0.7130 0.0000 0.0120          2.41145                                                   | 
|    i_0_16/i_19/Z                XOR2_X1       Fall  0.7690 0.0560 0.0110 0.435736 0.94642  1.38216           1       100                    | 
|    i_0_16/p_0[16]                             Fall  0.7690 0.0000                                                                           | 
|    i_0_0_16/A                   MUX2_X1       Fall  0.7690 0.0000 0.0110          0.907039                                                  | 
|    i_0_0_16/Z                   MUX2_X1       Fall  0.8450 0.0760 0.0210 0.38658  10       10.3866           1       100                    | 
|    Res[16]                                    Fall  0.8450 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9550        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[20]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                             Fall  0.2000 0.0000 0.1000 1.71757  6.421    8.13857           4       100      c             | 
|    i_0_9/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1    Fall  0.3180 0.1180 0.0180 0.567102 4.27641  4.84351           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1    Fall  0.3180 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1    Fall  0.3720 0.0540 0.0130 0.463859 3.35827  3.82213           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1    Fall  0.3720 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1    Fall  0.4270 0.0550 0.0150 0.647911 5.03256  5.68047           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1    Fall  0.4270 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1    Fall  0.5040 0.0770 0.0190 1.10196  4.27641  5.37837           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1    Fall  0.5040 0.0000 0.0190          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1    Fall  0.5620 0.0580 0.0150 0.81311  5.03256  5.84567           3       100                    | 
|    i_0_9/i_55/A1          OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1    Fall  0.6390 0.0770 0.0190 0.502082 5.04407  5.54615           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1   Fall  0.6390 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1   Rise  0.6820 0.0430 0.0380 0.492517 4.17264  4.66516           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1  Rise  0.6820 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1  Fall  0.7150 0.0330 0.0200 0.649788 5.88949  6.53928           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1   Fall  0.7150 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1   Rise  0.7810 0.0660 0.0570 1.0652   4.17264  5.23784           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1  Rise  0.7810 0.0000 0.0570          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1  Fall  0.8140 0.0330 0.0230 0.568922 5.03256  5.60148           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1    Fall  0.8140 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1    Fall  0.8930 0.0790 0.0180 0.633356 4.27641  4.90977           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1    Fall  0.8930 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1    Fall  0.9550 0.0620 0.0180 0.94414  7.6263   8.57044           4       100                    | 
|    i_0_9/i_46/A1          NOR3_X1   Fall  0.9550 0.0000 0.0180          1.4005                                                    | 
|    i_0_9/i_46/ZN          NOR3_X1   Rise  1.0020 0.0470 0.0440 0.406941 2.57361  2.98055           1       100                    | 
|    i_0_9/i_23/B           XNOR2_X1  Rise  1.0020 0.0000 0.0440          2.57361                                                   | 
|    i_0_9/i_23/ZN          XNOR2_X1  Fall  1.0280 0.0260 0.0250 0.354452 1.62192  1.97638           1       100                    | 
|    i_0_9/p_0[20]                    Fall  1.0280 0.0000                                                                           | 
|    i_0_0_143/B2           AOI222_X1 Fall  1.0280 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_143/ZN           AOI222_X1 Rise  1.1190 0.0910 0.0510 0.197532 1.70023  1.89776           1       100                    | 
|    i_0_0_142/A            INV_X1    Rise  1.1190 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_142/ZN           INV_X1    Fall  1.1270 0.0080 0.0110 0.241719 1.14029  1.38201           1       100                    | 
|    multiplicand_reg[20]/D DFF_X1    Fall  1.1270 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
|    multiplicand_reg[20]/CK      DFF_X1        Rise  0.1120 0.0020 0.0490          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1120 2.1120 | 
| library setup check                      | -0.0260 2.0860 | 
| data required time                       |  2.0860        | 
|                                          |                | 
| data required time                       |  2.0860        | 
| data arrival time                        | -1.1270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9590        | 
-------------------------------------------------------------


 Timing Path to Res[6] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_6/S                    MUX2_X1       Rise  0.7580 0.0030 0.0860          1.91994                                                   | 
|    i_0_0_6/Z                    MUX2_X1       Fall  0.8410 0.0830 0.0210 0.843417 10       10.8434           1       100                    | 
|    Res[6]                                     Fall  0.8410 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9590        | 
-------------------------------------------------------------


 Timing Path to Res[2] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_2/S                    MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_2/Z                    MUX2_X1       Fall  0.8410 0.0840 0.0210 1.37081  10       11.3708           1       100                    | 
|    Res[2]                                     Fall  0.8410 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9590        | 
-------------------------------------------------------------


 Timing Path to Res[1] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_1/S                    MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_1/Z                    MUX2_X1       Fall  0.8410 0.0840 0.0220 1.44879  10       11.4488           1       100                    | 
|    Res[1]                                     Fall  0.8410 0.0000 0.0220          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9590        | 
-------------------------------------------------------------


 Timing Path to Res[15] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_15/S                   MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_15/Z                   MUX2_X1       Fall  0.8400 0.0830 0.0210 0.822268 10       10.8223           1       100                    | 
|    Res[15]                                    Fall  0.8400 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9600        | 
-------------------------------------------------------------


 Timing Path to Res[11] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_11/S                   MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_11/Z                   MUX2_X1       Fall  0.8400 0.0830 0.0210 0.798376 10       10.7984           1       100                    | 
|    Res[11]                                    Fall  0.8400 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9600        | 
-------------------------------------------------------------


 Timing Path to Res[7] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_7/S                    MUX2_X1       Rise  0.7580 0.0030 0.0860          1.91994                                                   | 
|    i_0_0_7/Z                    MUX2_X1       Fall  0.8400 0.0820 0.0200 0.244632 10       10.2446           1       100                    | 
|    Res[7]                                     Fall  0.8400 0.0000 0.0200          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9600        | 
-------------------------------------------------------------


 Timing Path to Res[5] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_5/S                    MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_5/Z                    MUX2_X1       Fall  0.8400 0.0830 0.0210 0.779464 10       10.7795           1       100                    | 
|    Res[5]                                     Fall  0.8400 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9600        | 
-------------------------------------------------------------


 Timing Path to Res[4] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_4/S                    MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_4/Z                    MUX2_X1       Fall  0.8400 0.0830 0.0210 1.02687  10       11.0269           1       100                    | 
|    Res[4]                                     Fall  0.8400 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9600        | 
-------------------------------------------------------------


 Timing Path to Res[3] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_3/S                    MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_3/Z                    MUX2_X1       Fall  0.8400 0.0830 0.0210 1.16624  10       11.1662           1       100                    | 
|    Res[3]                                     Fall  0.8400 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9600        | 
-------------------------------------------------------------


 Timing Path to Res[14] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_14/S                   MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_14/Z                   MUX2_X1       Fall  0.8390 0.0820 0.0210 0.598401 10       10.5984           1       100                    | 
|    Res[14]                                    Fall  0.8390 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9610        | 
-------------------------------------------------------------


 Timing Path to Res[13] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_13/S                   MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_13/Z                   MUX2_X1       Fall  0.8390 0.0820 0.0210 0.426539 10       10.4265           1       100                    | 
|    Res[13]                                    Fall  0.8390 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9610        | 
-------------------------------------------------------------


 Timing Path to Res[12] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_12/S                   MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_12/Z                   MUX2_X1       Fall  0.8390 0.0820 0.0210 0.498432 10       10.4984           1       100                    | 
|    Res[12]                                    Fall  0.8390 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9610        | 
-------------------------------------------------------------


 Timing Path to Res[10] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_10/S                   MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_10/Z                   MUX2_X1       Fall  0.8390 0.0820 0.0210 0.553673 10       10.5537           1       100                    | 
|    Res[10]                                    Fall  0.8390 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9610        | 
-------------------------------------------------------------


 Timing Path to Res[9] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_9/S                    MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_9/Z                    MUX2_X1       Fall  0.8390 0.0820 0.0210 0.541344 10       10.5413           1       100                    | 
|    Res[9]                                     Fall  0.8390 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9610        | 
-------------------------------------------------------------


 Timing Path to Res[8] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q        DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       100      F             | 
|    drc_ipo_c15/A                BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      100                    | 
|    sgo__L1_c1_c17/A             CLKBUF_X1     Fall  0.2500 0.0020 0.0080          0.699202                                                  | 
|    sgo__L1_c1_c17/Z             CLKBUF_X1     Fall  0.3420 0.0920 0.0630 7.84737  17.9799  25.8272           18      100                    | 
|    i_0_0_75/A4                  NOR4_X1       Fall  0.3450 0.0030 0.0630          1.55423                                                   | 
|    i_0_0_75/ZN                  NOR4_X1       Rise  0.4450 0.1000 0.0490 0.69743  1.59521  2.29264           1       100                    | 
|    i_0_0_72/A2                  NAND4_X1      Rise  0.4450 0.0000 0.0490          1.59521                                                   | 
|    i_0_0_72/ZN                  NAND4_X1      Fall  0.4890 0.0440 0.0260 2.03995  0.923766 2.96372           1       100                    | 
|    i_0_0_66/A3                  OR4_X1        Fall  0.4890 0.0000 0.0260          0.852155                                                  | 
|    i_0_0_66/ZN                  OR4_X1        Fall  0.6170 0.1280 0.0220 0.480642 4.68416  5.1648            2       100                    | 
|    i_0_0_64/A1                  NAND2_X1      Fall  0.6170 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_64/ZN                  NAND2_X1      Rise  0.6410 0.0240 0.0140 0.45251  2.81183  3.26434           2       100                    | 
|    hfn_ipo_c12/A                CLKBUF_X2     Rise  0.6410 0.0000 0.0140          1.40591                                                   | 
|    hfn_ipo_c12/Z                CLKBUF_X2     Rise  0.7550 0.1140 0.0860 13.7438  59.5182  73.262            31      100                    | 
|    i_0_0_8/S                    MUX2_X1       Rise  0.7570 0.0020 0.0860          1.91994                                                   | 
|    i_0_0_8/Z                    MUX2_X1       Fall  0.8390 0.0820 0.0210 0.647171 10       10.6472           1       100                    | 
|    Res[8]                                     Fall  0.8390 0.0000 0.0210          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9610        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1739M, PVMEM - 2263M)
