-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dst_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_0_ap_vld : OUT STD_LOGIC;
    dst_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_15_ap_vld : OUT STD_LOGIC;
    dst_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_14_ap_vld : OUT STD_LOGIC;
    dst_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_13_ap_vld : OUT STD_LOGIC;
    dst_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_12_ap_vld : OUT STD_LOGIC;
    dst_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_11_ap_vld : OUT STD_LOGIC;
    dst_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_10_ap_vld : OUT STD_LOGIC;
    dst_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_9_ap_vld : OUT STD_LOGIC;
    dst_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_8_ap_vld : OUT STD_LOGIC;
    dst_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_7_ap_vld : OUT STD_LOGIC;
    dst_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_6_ap_vld : OUT STD_LOGIC;
    dst_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_5_ap_vld : OUT STD_LOGIC;
    dst_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_4_ap_vld : OUT STD_LOGIC;
    dst_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_3_ap_vld : OUT STD_LOGIC;
    dst_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_2_ap_vld : OUT STD_LOGIC;
    dst_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_1_ap_vld : OUT STD_LOGIC;
    src_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_1_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_2_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_3_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_4_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_5_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_6_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_7_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_8_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_9_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_10_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_11_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_12_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_13_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_14_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_15_val : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_i12_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    sh_prom_i9_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    sh_prom_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    empty_44 : IN STD_LOGIC_VECTOR (0 downto 0);
    oMin : IN STD_LOGIC_VECTOR (31 downto 0);
    oMax : IN STD_LOGIC_VECTOR (31 downto 0);
    empty_45 : IN STD_LOGIC_VECTOR (27 downto 0);
    cutoff : IN STD_LOGIC_VECTOR (31 downto 0);
    empty_46 : IN STD_LOGIC_VECTOR (28 downto 0);
    empty_47 : IN STD_LOGIC_VECTOR (29 downto 0);
    empty : IN STD_LOGIC_VECTOR (30 downto 0) );
end;


architecture behav of IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln47_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_ZL8idst7_16_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_0_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL8idst7_16_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idst7_16_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sh_prom_i_i_i_cast_fu_768_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sh_prom_i_i_i_cast_reg_1352 : STD_LOGIC_VECTOR (32 downto 0);
    signal sh_prom_i9_i_i_cast_fu_772_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sh_prom_i9_i_i_cast_reg_1357 : STD_LOGIC_VECTOR (32 downto 0);
    signal conv3_i12_i_i_cast_fu_776_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal conv3_i12_i_i_cast_reg_1362 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp101_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp101_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_14_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_14_reg_1372 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_13_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_13_reg_1377 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_12_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_12_reg_1382 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_11_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_11_reg_1387 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_10_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_10_reg_1392 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_9_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_9_reg_1397 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_8_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_8_reg_1402 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp98_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp98_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_6_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_6_reg_1412 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_5_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_5_reg_1417 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_4_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_4_reg_1422 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp95_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp95_reg_1427 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_2_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_2_reg_1432 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1437 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_reg_1442 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln47_fu_896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_reg_1451 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln47_fu_905_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1466 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1466_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1466_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1466_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1466_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sum_81_fu_937_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_81_reg_1495 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_82_fu_949_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_82_reg_1500 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_2_fu_716_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_2_reg_1505 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_3_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_3_reg_1510 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_91_fu_1023_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_91_reg_1570 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_6_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_6_reg_1576 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_7_fu_736_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_7_reg_1581 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL8idst7_16_9_load_reg_1586 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_10_load_reg_1591 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_11_load_reg_1596 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_12_load_reg_1601 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_13_load_reg_1606 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_13_load_reg_1606_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_14_load_reg_1611 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_14_load_reg_1611_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_15_load_reg_1616 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idst7_16_15_load_reg_1616_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_99_fu_1089_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_99_reg_1621 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_10_fu_748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_10_reg_1627 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_11_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_11_reg_1632 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_107_fu_1153_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_107_reg_1637 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_14_fu_764_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_14_reg_1643 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal j_fu_218 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln47_fu_890_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln8_fu_1225_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_ZL8idst7_16_0_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_1_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_2_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_3_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_4_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_5_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_6_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_7_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_8_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_9_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_10_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_11_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_12_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_13_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_14_ce0_local : STD_LOGIC;
    signal p_ZL8idst7_16_15_ce0_local : STD_LOGIC;
    signal sum_fu_704_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_fu_704_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_fu_708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_79_fu_919_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_80_fu_931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_1_fu_712_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_83_fu_965_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_84_fu_970_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_85_fu_975_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_86_fu_982_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_4_fu_724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_87_fu_987_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_88_fu_999_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_5_fu_728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_89_fu_1005_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_90_fu_1017_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_92_fu_1040_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_93_fu_1044_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_94_fu_1050_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_8_fu_740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_95_fu_1055_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_96_fu_1066_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_9_fu_744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_97_fu_1072_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_98_fu_1083_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_100_fu_1104_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_101_fu_1108_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_102_fu_1114_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_12_fu_756_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_103_fu_1119_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_104_fu_1130_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln57_13_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_105_fu_1136_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_106_fu_1147_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_108_fu_1164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_109_fu_1168_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln61_fu_1174_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln61_fu_1178_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal shl_ln61_fu_1183_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ashr_ln61_fu_1188_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln61_fu_1193_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln61_1_fu_1197_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal scaled_fu_1201_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln9_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln8_fu_1208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln9_fu_1218_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal sum_fu_704_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component IDST7_mul_7ns_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component IDST7_mul_8s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDST7_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p_ZL8idst7_16_0_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_0_address0,
        ce0 => p_ZL8idst7_16_0_ce0_local,
        q0 => p_ZL8idst7_16_0_q0);

    p_ZL8idst7_16_1_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_1_address0,
        ce0 => p_ZL8idst7_16_1_ce0_local,
        q0 => p_ZL8idst7_16_1_q0);

    p_ZL8idst7_16_2_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_2_address0,
        ce0 => p_ZL8idst7_16_2_ce0_local,
        q0 => p_ZL8idst7_16_2_q0);

    p_ZL8idst7_16_3_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_3_address0,
        ce0 => p_ZL8idst7_16_3_ce0_local,
        q0 => p_ZL8idst7_16_3_q0);

    p_ZL8idst7_16_4_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_4_address0,
        ce0 => p_ZL8idst7_16_4_ce0_local,
        q0 => p_ZL8idst7_16_4_q0);

    p_ZL8idst7_16_5_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_5_address0,
        ce0 => p_ZL8idst7_16_5_ce0_local,
        q0 => p_ZL8idst7_16_5_q0);

    p_ZL8idst7_16_6_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_6_address0,
        ce0 => p_ZL8idst7_16_6_ce0_local,
        q0 => p_ZL8idst7_16_6_q0);

    p_ZL8idst7_16_7_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_7_address0,
        ce0 => p_ZL8idst7_16_7_ce0_local,
        q0 => p_ZL8idst7_16_7_q0);

    p_ZL8idst7_16_8_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_8_address0,
        ce0 => p_ZL8idst7_16_8_ce0_local,
        q0 => p_ZL8idst7_16_8_q0);

    p_ZL8idst7_16_9_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_9_address0,
        ce0 => p_ZL8idst7_16_9_ce0_local,
        q0 => p_ZL8idst7_16_9_q0);

    p_ZL8idst7_16_10_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_10_address0,
        ce0 => p_ZL8idst7_16_10_ce0_local,
        q0 => p_ZL8idst7_16_10_q0);

    p_ZL8idst7_16_11_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_11_address0,
        ce0 => p_ZL8idst7_16_11_ce0_local,
        q0 => p_ZL8idst7_16_11_q0);

    p_ZL8idst7_16_12_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_12_address0,
        ce0 => p_ZL8idst7_16_12_ce0_local,
        q0 => p_ZL8idst7_16_12_q0);

    p_ZL8idst7_16_13_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_13_address0,
        ce0 => p_ZL8idst7_16_13_ce0_local,
        q0 => p_ZL8idst7_16_13_q0);

    p_ZL8idst7_16_14_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_14_address0,
        ce0 => p_ZL8idst7_16_14_ce0_local,
        q0 => p_ZL8idst7_16_14_q0);

    p_ZL8idst7_16_15_U : component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idst7_16_15_address0,
        ce0 => p_ZL8idst7_16_15_ce0_local,
        q0 => p_ZL8idst7_16_15_q0);

    mul_7ns_32s_32_1_1_U65 : component IDST7_mul_7ns_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => sum_fu_704_p0,
        din1 => src_0_val,
        dout => sum_fu_704_p2);

    mul_8s_32s_32_1_1_U66 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_1_q0,
        din1 => src_1_val,
        dout => mul_ln57_fu_708_p2);

    mul_8s_32s_32_1_1_U67 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_2_q0,
        din1 => src_2_val,
        dout => mul_ln57_1_fu_712_p2);

    mul_8s_32s_32_1_1_U68 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_3_q0,
        din1 => src_3_val,
        dout => mul_ln57_2_fu_716_p2);

    mul_8s_32s_32_1_1_U69 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_4_q0,
        din1 => src_4_val,
        dout => mul_ln57_3_fu_720_p2);

    mul_8s_32s_32_1_1_U70 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_5_q0,
        din1 => src_5_val,
        dout => mul_ln57_4_fu_724_p2);

    mul_8s_32s_32_1_1_U71 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_6_q0,
        din1 => src_6_val,
        dout => mul_ln57_5_fu_728_p2);

    mul_8s_32s_32_1_1_U72 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_7_q0,
        din1 => src_7_val,
        dout => mul_ln57_6_fu_732_p2);

    mul_8s_32s_32_1_1_U73 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_8_q0,
        din1 => src_8_val,
        dout => mul_ln57_7_fu_736_p2);

    mul_8s_32s_32_1_1_U74 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_9_load_reg_1586,
        din1 => src_9_val,
        dout => mul_ln57_8_fu_740_p2);

    mul_8s_32s_32_1_1_U75 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_10_load_reg_1591,
        din1 => src_10_val,
        dout => mul_ln57_9_fu_744_p2);

    mul_8s_32s_32_1_1_U76 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_11_load_reg_1596,
        din1 => src_11_val,
        dout => mul_ln57_10_fu_748_p2);

    mul_8s_32s_32_1_1_U77 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_12_load_reg_1601,
        din1 => src_12_val,
        dout => mul_ln57_11_fu_752_p2);

    mul_8s_32s_32_1_1_U78 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_13_load_reg_1606_pp0_iter3_reg,
        din1 => src_13_val,
        dout => mul_ln57_12_fu_756_p2);

    mul_8s_32s_32_1_1_U79 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_14_load_reg_1611_pp0_iter3_reg,
        din1 => src_14_val,
        dout => mul_ln57_13_fu_760_p2);

    mul_8s_32s_32_1_1_U80 : component IDST7_mul_8s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL8idst7_16_15_load_reg_1616_pp0_iter3_reg,
        din1 => src_15_val,
        dout => mul_ln57_14_fu_764_p2);

    flow_control_loop_pipe_sequential_init_U : component IDST7_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    j_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln47_fu_884_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_218 <= add_ln47_fu_890_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_218 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp_i_i_10_reg_1392 <= cmp_i_i_10_fu_810_p2;
                cmp_i_i_11_reg_1387 <= cmp_i_i_11_fu_804_p2;
                cmp_i_i_12_reg_1382 <= cmp_i_i_12_fu_798_p2;
                cmp_i_i_13_reg_1377 <= cmp_i_i_13_fu_792_p2;
                cmp_i_i_14_reg_1372 <= cmp_i_i_14_fu_786_p2;
                cmp_i_i_2_reg_1432 <= cmp_i_i_2_fu_858_p2;
                cmp_i_i_4_reg_1422 <= cmp_i_i_4_fu_846_p2;
                cmp_i_i_5_reg_1417 <= cmp_i_i_5_fu_840_p2;
                cmp_i_i_6_reg_1412 <= cmp_i_i_6_fu_834_p2;
                cmp_i_i_8_reg_1402 <= cmp_i_i_8_fu_822_p2;
                cmp_i_i_9_reg_1397 <= cmp_i_i_9_fu_816_p2;
                cmp_i_i_reg_1442 <= cmp_i_i_fu_870_p2;
                conv3_i12_i_i_cast_reg_1362 <= conv3_i12_i_i_cast_fu_776_p1;
                icmp101_reg_1367 <= icmp101_fu_780_p2;
                icmp95_reg_1427 <= icmp95_fu_852_p2;
                icmp98_reg_1407 <= icmp98_fu_828_p2;
                icmp_reg_1437 <= icmp_fu_864_p2;
                mul_ln57_2_reg_1505 <= mul_ln57_2_fu_716_p2;
                mul_ln57_3_reg_1510 <= mul_ln57_3_fu_720_p2;
                    sh_prom_i9_i_i_cast_reg_1357(31 downto 0) <= sh_prom_i9_i_i_cast_fu_772_p1(31 downto 0);
                    sh_prom_i_i_i_cast_reg_1352(31 downto 0) <= sh_prom_i_i_i_cast_fu_768_p1(31 downto 0);
                sum_81_reg_1495 <= sum_81_fu_937_p3;
                sum_82_reg_1500 <= sum_82_fu_949_p2;
                trunc_ln47_reg_1466 <= trunc_ln47_fu_905_p1;
                trunc_ln47_reg_1466_pp0_iter1_reg <= trunc_ln47_reg_1466;
                    zext_ln47_reg_1451(4 downto 0) <= zext_ln47_fu_896_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                mul_ln57_10_reg_1627 <= mul_ln57_10_fu_748_p2;
                mul_ln57_11_reg_1632 <= mul_ln57_11_fu_752_p2;
                mul_ln57_14_reg_1643 <= mul_ln57_14_fu_764_p2;
                mul_ln57_6_reg_1576 <= mul_ln57_6_fu_732_p2;
                mul_ln57_7_reg_1581 <= mul_ln57_7_fu_736_p2;
                p_ZL8idst7_16_10_load_reg_1591 <= p_ZL8idst7_16_10_q0;
                p_ZL8idst7_16_11_load_reg_1596 <= p_ZL8idst7_16_11_q0;
                p_ZL8idst7_16_12_load_reg_1601 <= p_ZL8idst7_16_12_q0;
                p_ZL8idst7_16_13_load_reg_1606 <= p_ZL8idst7_16_13_q0;
                p_ZL8idst7_16_13_load_reg_1606_pp0_iter3_reg <= p_ZL8idst7_16_13_load_reg_1606;
                p_ZL8idst7_16_14_load_reg_1611 <= p_ZL8idst7_16_14_q0;
                p_ZL8idst7_16_14_load_reg_1611_pp0_iter3_reg <= p_ZL8idst7_16_14_load_reg_1611;
                p_ZL8idst7_16_15_load_reg_1616 <= p_ZL8idst7_16_15_q0;
                p_ZL8idst7_16_15_load_reg_1616_pp0_iter3_reg <= p_ZL8idst7_16_15_load_reg_1616;
                p_ZL8idst7_16_9_load_reg_1586 <= p_ZL8idst7_16_9_q0;
                sum_107_reg_1637 <= sum_107_fu_1153_p3;
                sum_91_reg_1570 <= sum_91_fu_1023_p3;
                sum_99_reg_1621 <= sum_99_fu_1089_p3;
                trunc_ln47_reg_1466_pp0_iter2_reg <= trunc_ln47_reg_1466_pp0_iter1_reg;
                trunc_ln47_reg_1466_pp0_iter3_reg <= trunc_ln47_reg_1466_pp0_iter2_reg;
                trunc_ln47_reg_1466_pp0_iter4_reg <= trunc_ln47_reg_1466_pp0_iter3_reg;
            end if;
        end if;
    end process;
    sh_prom_i_i_i_cast_reg_1352(32) <= '0';
    sh_prom_i9_i_i_cast_reg_1357(32) <= '0';
    zext_ln47_reg_1451(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln47_fu_890_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_3) + unsigned(ap_const_lv5_1));
    add_ln61_fu_1178_p2 <= std_logic_vector(signed(sext_ln61_fu_1174_p1) + signed(conv3_i12_i_i_cast_reg_1362));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln47_fu_884_p2)
    begin
        if (((icmp_ln47_fu_884_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_218, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_3 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_j_3 <= j_fu_218;
        end if; 
    end process;

    ashr_ln61_fu_1188_p2 <= std_logic_vector(shift_right(signed(add_ln61_fu_1178_p2),to_integer(unsigned('0' & sh_prom_i_i_i_cast_reg_1352(31-1 downto 0)))));
    cmp_i_i_10_fu_810_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_A)) else "0";
    cmp_i_i_11_fu_804_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_B)) else "0";
    cmp_i_i_12_fu_798_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_C)) else "0";
    cmp_i_i_13_fu_792_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_D)) else "0";
    cmp_i_i_14_fu_786_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_E)) else "0";
    cmp_i_i_2_fu_858_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_2)) else "0";
    cmp_i_i_4_fu_846_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_4)) else "0";
    cmp_i_i_5_fu_840_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_5)) else "0";
    cmp_i_i_6_fu_834_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_6)) else "0";
    cmp_i_i_8_fu_822_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_8)) else "0";
    cmp_i_i_9_fu_816_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_9)) else "0";
    cmp_i_i_fu_870_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_0)) else "0";
        conv3_i12_i_i_cast_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv3_i12_i_i),33));

    dst_0 <= select_ln8_fu_1225_p3;

    dst_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_0_ap_vld <= ap_const_logic_1;
        else 
            dst_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_1 <= select_ln8_fu_1225_p3;
    dst_10 <= select_ln8_fu_1225_p3;

    dst_10_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_10_ap_vld <= ap_const_logic_1;
        else 
            dst_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_11 <= select_ln8_fu_1225_p3;

    dst_11_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_11_ap_vld <= ap_const_logic_1;
        else 
            dst_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_12 <= select_ln8_fu_1225_p3;

    dst_12_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_12_ap_vld <= ap_const_logic_1;
        else 
            dst_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_13 <= select_ln8_fu_1225_p3;

    dst_13_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_13_ap_vld <= ap_const_logic_1;
        else 
            dst_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_14 <= select_ln8_fu_1225_p3;

    dst_14_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_14_ap_vld <= ap_const_logic_1;
        else 
            dst_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_15 <= select_ln8_fu_1225_p3;

    dst_15_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_15_ap_vld <= ap_const_logic_1;
        else 
            dst_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    dst_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_1_ap_vld <= ap_const_logic_1;
        else 
            dst_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_2 <= select_ln8_fu_1225_p3;

    dst_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_2_ap_vld <= ap_const_logic_1;
        else 
            dst_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_3 <= select_ln8_fu_1225_p3;

    dst_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_3_ap_vld <= ap_const_logic_1;
        else 
            dst_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_4 <= select_ln8_fu_1225_p3;

    dst_4_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_4_ap_vld <= ap_const_logic_1;
        else 
            dst_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_5 <= select_ln8_fu_1225_p3;

    dst_5_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_5_ap_vld <= ap_const_logic_1;
        else 
            dst_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_6 <= select_ln8_fu_1225_p3;

    dst_6_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_6_ap_vld <= ap_const_logic_1;
        else 
            dst_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_7 <= select_ln8_fu_1225_p3;

    dst_7_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_7_ap_vld <= ap_const_logic_1;
        else 
            dst_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_8 <= select_ln8_fu_1225_p3;

    dst_8_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_8_ap_vld <= ap_const_logic_1;
        else 
            dst_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_9 <= select_ln8_fu_1225_p3;

    dst_9_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, trunc_ln47_reg_1466_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1466_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            dst_9_ap_vld <= ap_const_logic_1;
        else 
            dst_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp101_fu_780_p2 <= "1" when (signed(empty_45) > signed(ap_const_lv28_0)) else "0";
    icmp95_fu_852_p2 <= "1" when (signed(empty_47) > signed(ap_const_lv30_0)) else "0";
    icmp98_fu_828_p2 <= "1" when (signed(empty_46) > signed(ap_const_lv29_0)) else "0";
    icmp_fu_864_p2 <= "1" when (signed(empty) > signed(ap_const_lv31_0)) else "0";
    icmp_ln47_fu_884_p2 <= "1" when (ap_sig_allocacmp_j_3 = ap_const_lv5_10) else "0";
    icmp_ln8_fu_1208_p2 <= "1" when (signed(scaled_fu_1201_p3) < signed(oMin)) else "0";
    icmp_ln9_fu_1213_p2 <= "1" when (signed(scaled_fu_1201_p3) > signed(oMax)) else "0";
    p_ZL8idst7_16_0_address0 <= zext_ln47_fu_896_p1(4 - 1 downto 0);

    p_ZL8idst7_16_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_10_address0 <= zext_ln47_reg_1451(4 - 1 downto 0);

    p_ZL8idst7_16_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_11_address0 <= zext_ln47_reg_1451(4 - 1 downto 0);

    p_ZL8idst7_16_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_12_address0 <= zext_ln47_reg_1451(4 - 1 downto 0);

    p_ZL8idst7_16_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_13_address0 <= zext_ln47_reg_1451(4 - 1 downto 0);

    p_ZL8idst7_16_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_14_address0 <= zext_ln47_reg_1451(4 - 1 downto 0);

    p_ZL8idst7_16_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_15_address0 <= zext_ln47_reg_1451(4 - 1 downto 0);

    p_ZL8idst7_16_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_1_address0 <= zext_ln47_fu_896_p1(4 - 1 downto 0);

    p_ZL8idst7_16_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_2_address0 <= zext_ln47_fu_896_p1(4 - 1 downto 0);

    p_ZL8idst7_16_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_3_address0 <= zext_ln47_fu_896_p1(4 - 1 downto 0);

    p_ZL8idst7_16_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_4_address0 <= zext_ln47_fu_896_p1(4 - 1 downto 0);

    p_ZL8idst7_16_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_5_address0 <= zext_ln47_reg_1451(4 - 1 downto 0);

    p_ZL8idst7_16_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_6_address0 <= zext_ln47_reg_1451(4 - 1 downto 0);

    p_ZL8idst7_16_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_7_address0 <= zext_ln47_reg_1451(4 - 1 downto 0);

    p_ZL8idst7_16_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_8_address0 <= zext_ln47_reg_1451(4 - 1 downto 0);

    p_ZL8idst7_16_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_8_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idst7_16_9_address0 <= zext_ln47_reg_1451(4 - 1 downto 0);

    p_ZL8idst7_16_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idst7_16_9_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idst7_16_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    scaled_fu_1201_p3 <= 
        trunc_ln61_fu_1193_p1 when (empty_44(0) = '1') else 
        trunc_ln61_1_fu_1197_p1;
    select_ln8_fu_1225_p3 <= 
        oMin when (icmp_ln8_fu_1208_p2(0) = '1') else 
        select_ln9_fu_1218_p3;
    select_ln9_fu_1218_p3 <= 
        oMax when (icmp_ln9_fu_1213_p2(0) = '1') else 
        scaled_fu_1201_p3;
        sext_ln61_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_109_fu_1168_p3),33));

    sh_prom_i9_i_i_cast_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_prom_i9_i_i),33));
    sh_prom_i_i_i_cast_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_prom_i_i_i),33));
    shl_ln61_fu_1183_p2 <= std_logic_vector(shift_left(unsigned(add_ln61_fu_1178_p2),to_integer(unsigned('0' & sh_prom_i9_i_i_cast_reg_1357(31-1 downto 0)))));
    sum_100_fu_1104_p2 <= std_logic_vector(unsigned(mul_ln57_10_reg_1627) + unsigned(sum_99_reg_1621));
    sum_101_fu_1108_p3 <= 
        sum_100_fu_1104_p2 when (cmp_i_i_11_reg_1387(0) = '1') else 
        sum_99_reg_1621;
    sum_102_fu_1114_p2 <= std_logic_vector(unsigned(mul_ln57_11_reg_1632) + unsigned(sum_101_fu_1108_p3));
    sum_103_fu_1119_p3 <= 
        sum_102_fu_1114_p2 when (cmp_i_i_12_reg_1382(0) = '1') else 
        sum_101_fu_1108_p3;
    sum_104_fu_1130_p2 <= std_logic_vector(unsigned(mul_ln57_12_fu_756_p2) + unsigned(sum_103_fu_1119_p3));
    sum_105_fu_1136_p3 <= 
        sum_104_fu_1130_p2 when (cmp_i_i_13_reg_1377(0) = '1') else 
        sum_103_fu_1119_p3;
    sum_106_fu_1147_p2 <= std_logic_vector(unsigned(mul_ln57_13_fu_760_p2) + unsigned(sum_105_fu_1136_p3));
    sum_107_fu_1153_p3 <= 
        sum_106_fu_1147_p2 when (cmp_i_i_14_reg_1372(0) = '1') else 
        sum_105_fu_1136_p3;
    sum_108_fu_1164_p2 <= std_logic_vector(unsigned(mul_ln57_14_reg_1643) + unsigned(sum_107_reg_1637));
    sum_109_fu_1168_p3 <= 
        sum_108_fu_1164_p2 when (icmp101_reg_1367(0) = '1') else 
        sum_107_reg_1637;
    sum_79_fu_919_p3 <= 
        sum_fu_704_p2 when (cmp_i_i_reg_1442(0) = '1') else 
        ap_const_lv32_0;
    sum_80_fu_931_p2 <= std_logic_vector(unsigned(mul_ln57_fu_708_p2) + unsigned(sum_79_fu_919_p3));
    sum_81_fu_937_p3 <= 
        sum_80_fu_931_p2 when (icmp_reg_1437(0) = '1') else 
        sum_79_fu_919_p3;
    sum_82_fu_949_p2 <= std_logic_vector(unsigned(mul_ln57_1_fu_712_p2) + unsigned(sum_81_fu_937_p3));
    sum_83_fu_965_p3 <= 
        sum_82_reg_1500 when (cmp_i_i_2_reg_1432(0) = '1') else 
        sum_81_reg_1495;
    sum_84_fu_970_p2 <= std_logic_vector(unsigned(mul_ln57_2_reg_1505) + unsigned(sum_83_fu_965_p3));
    sum_85_fu_975_p3 <= 
        sum_84_fu_970_p2 when (icmp95_reg_1427(0) = '1') else 
        sum_83_fu_965_p3;
    sum_86_fu_982_p2 <= std_logic_vector(unsigned(mul_ln57_3_reg_1510) + unsigned(sum_85_fu_975_p3));
    sum_87_fu_987_p3 <= 
        sum_86_fu_982_p2 when (cmp_i_i_4_reg_1422(0) = '1') else 
        sum_85_fu_975_p3;
    sum_88_fu_999_p2 <= std_logic_vector(unsigned(mul_ln57_4_fu_724_p2) + unsigned(sum_87_fu_987_p3));
    sum_89_fu_1005_p3 <= 
        sum_88_fu_999_p2 when (cmp_i_i_5_reg_1417(0) = '1') else 
        sum_87_fu_987_p3;
    sum_90_fu_1017_p2 <= std_logic_vector(unsigned(mul_ln57_5_fu_728_p2) + unsigned(sum_89_fu_1005_p3));
    sum_91_fu_1023_p3 <= 
        sum_90_fu_1017_p2 when (cmp_i_i_6_reg_1412(0) = '1') else 
        sum_89_fu_1005_p3;
    sum_92_fu_1040_p2 <= std_logic_vector(unsigned(mul_ln57_6_reg_1576) + unsigned(sum_91_reg_1570));
    sum_93_fu_1044_p3 <= 
        sum_92_fu_1040_p2 when (icmp98_reg_1407(0) = '1') else 
        sum_91_reg_1570;
    sum_94_fu_1050_p2 <= std_logic_vector(unsigned(mul_ln57_7_reg_1581) + unsigned(sum_93_fu_1044_p3));
    sum_95_fu_1055_p3 <= 
        sum_94_fu_1050_p2 when (cmp_i_i_8_reg_1402(0) = '1') else 
        sum_93_fu_1044_p3;
    sum_96_fu_1066_p2 <= std_logic_vector(unsigned(mul_ln57_8_fu_740_p2) + unsigned(sum_95_fu_1055_p3));
    sum_97_fu_1072_p3 <= 
        sum_96_fu_1066_p2 when (cmp_i_i_9_reg_1397(0) = '1') else 
        sum_95_fu_1055_p3;
    sum_98_fu_1083_p2 <= std_logic_vector(unsigned(mul_ln57_9_fu_744_p2) + unsigned(sum_97_fu_1072_p3));
    sum_99_fu_1089_p3 <= 
        sum_98_fu_1083_p2 when (cmp_i_i_10_reg_1392(0) = '1') else 
        sum_97_fu_1072_p3;
    sum_fu_704_p0 <= sum_fu_704_p00(7 - 1 downto 0);
    sum_fu_704_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL8idst7_16_0_q0),32));
    trunc_ln47_fu_905_p1 <= ap_sig_allocacmp_j_3(4 - 1 downto 0);
    trunc_ln61_1_fu_1197_p1 <= ashr_ln61_fu_1188_p2(32 - 1 downto 0);
    trunc_ln61_fu_1193_p1 <= shl_ln61_fu_1183_p2(32 - 1 downto 0);
    zext_ln47_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_3),64));
end behav;
