+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][25]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][17]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[8][23]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[16][60]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][15]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/clean_reg[7]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[6][25]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][13]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][18]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][18]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[12][57]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[17][23]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[8][24]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[2][69]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][0]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][13]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][14]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][6]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[3][4]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[8][13]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][4]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[6][7]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[12][58]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[17][58]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][24]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[8][22]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/clean_reg[14]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][57]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][13]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[18][3]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[15][59]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[6][15]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][23]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[16][23]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[12][65]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[8][58]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[4][11]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[8][57]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[17][60]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[13][27]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[6][28]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[13][59]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[16][16]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[11][22]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[8][60]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][58]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][16]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[13][14]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[11][18]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][20]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[13][12]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][6]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][16]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[6][2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[18][4]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[1][68]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][16]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][60]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][27]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[15][5]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][0]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[4][1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[0]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][11]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][60]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/clean_reg[9]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[13][57]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][27]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][4]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[14][59]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[3][52]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[4][4]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[6][24]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[16][15]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[13][13]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[3][1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[18][8]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][59]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][9]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[7][3]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[6][23]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][12]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[16][14]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][56]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[13][15]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[15][2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][25]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[4][10]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][56]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/FSM_sequential_pntr_cs_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[17][14]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[18][6]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[11][59]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[17][12]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                    RunControl_AXI_inst/slv_reg1_reg[12]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][57]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[0][12]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[16][27]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[3][40]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[16][13]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[17][16]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[2][54]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[15][60]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[13][25]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[6][8]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[17][24]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][26]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[13][26]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][5]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][26]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][15]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[14][60]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[13][58]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                     RunControl_AXI_inst/slv_reg1_reg[6]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][25]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[4][18]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][73]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                       inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][9]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[14][1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[5][23]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[9][57]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[14][58]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[10][26]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[15][1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[6][37]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[15][15]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[6][12]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[15][58]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[12][56]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[1][69]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[4][39]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[4][40]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[16][57]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[15][27]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                      inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[0][23]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                     inst_MULTYCHANNEL/Inst_raccolta_dati/EV_reg[12][61]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
