<stg><name>ifmap_vec_write</name>


<trans_list>

<trans id="75" from="1" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN3hls6vectorISt7complexIDhELm4EEC2Ev.exit:0 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %ifmap_CF_M_real

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN3hls6vectorISt7complexIDhELm4EEC2Ev.exit:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %ifmap_CF_M_imag

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorISt7complexIDhELm4EEC2Ev.exit:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_30, i32 0, i32 0, void @empty_27, i32 0, i32 1024, void @empty_36, void @empty_26, void @empty_27, i32 16, i32 16, i32 16, i32 16, void @empty_27, void @empty_27

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6vectorISt7complexIDhELm4EEC2Ev.exit:3 %p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorISt7complexIDhELm4EEC2Ev.exit:4 %p_read_4 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="8">
<![CDATA[
_ZN3hls6vectorISt7complexIDhELm4EEC2Ev.exit:5 %zext_ln1057 = zext i8 %p_read_3

]]></Node>
<StgValue><ssdm name="zext_ln1057"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6vectorISt7complexIDhELm4EEC2Ev.exit:6 %icmp_ln1057 = icmp_eq  i8 %p_read_3, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3hls6vectorISt7complexIDhELm4EEC2Ev.exit:7 %br_ln416 = br i1 %icmp_ln1057, void %.lr.ph8, void %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph8:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph8:1 %wr_ptr_load = load i32 %wr_ptr

]]></Node>
<StgValue><ssdm name="wr_ptr_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph8:2 %add_ln416 = add i9 %zext_ln1057, i9 511

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="9">
<![CDATA[
.lr.ph8:3 %sext_ln416 = sext i9 %add_ln416

]]></Node>
<StgValue><ssdm name="sext_ln416"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph8:4 %trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln416, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="30" op_0_bw="7">
<![CDATA[
.lr.ph8:5 %sext_ln416_1 = sext i7 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln416_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="30">
<![CDATA[
.lr.ph8:6 %zext_ln416 = zext i30 %sext_ln416_1

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="62" op_0_bw="7">
<![CDATA[
.lr.ph8:7 %sext_ln416_2 = sext i7 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln416_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="63" op_0_bw="62">
<![CDATA[
.lr.ph8:8 %zext_ln416_1 = zext i62 %sext_ln416_2

]]></Node>
<StgValue><ssdm name="zext_ln416_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="7">
<![CDATA[
.lr.ph8:9 %sext_ln416_3 = sext i7 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln416_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.lr.ph8:10 %add_ln416_1 = add i63 %zext_ln416_1, i63 1

]]></Node>
<StgValue><ssdm name="add_ln416_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph8:11 %add_ln416_2 = add i31 %zext_ln416, i31 1

]]></Node>
<StgValue><ssdm name="add_ln416_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph8:12 %zext_ln419 = zext i31 %add_ln416_2

]]></Node>
<StgValue><ssdm name="zext_ln419"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph8:13 %add_ln419_2 = add i8 %sext_ln416_3, i8 1

]]></Node>
<StgValue><ssdm name="add_ln419_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph8:14 %sext_ln416_4 = sext i8 %add_ln419_2

]]></Node>
<StgValue><ssdm name="sext_ln416_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph8:15 %store_ln416 = store i8 0, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph8:16 %br_ln416 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.lr.ph:0 %y_1 = load i8 %y

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:1 %icmp_ln1057_1 = icmp_eq  i8 %y_1, i8 %p_read_3

]]></Node>
<StgValue><ssdm name="icmp_ln1057_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:2 %add_ln416_5 = add i8 %y_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln416_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:3 %br_ln416 = br i1 %icmp_ln1057_1, void %.lr.ph.split, void %._crit_edge9.loopexit

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="8">
<![CDATA[
.lr.ph.split:0 %trunc_ln424 = trunc i8 %y_1

]]></Node>
<StgValue><ssdm name="trunc_ln424"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph.split:2 %zext_ln419_1 = zext i8 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln419_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.split:5 %mul_ln419 = mul i32 %zext_ln419, i32 %zext_ln419_1

]]></Node>
<StgValue><ssdm name="mul_ln419"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph.split:16 %store_ln416 = store i8 %add_ln416_5, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.loopexit:0 %mul_ln416 = mul i32 %zext_ln419, i32 %sext_ln416

]]></Node>
<StgValue><ssdm name="mul_ln416"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.split:5 %mul_ln419 = mul i32 %zext_ln419, i32 %zext_ln419_1

]]></Node>
<StgValue><ssdm name="mul_ln419"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.split:6 %add_ln419 = add i32 %wr_ptr_load, i32 %mul_ln419

]]></Node>
<StgValue><ssdm name="add_ln419"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
.lr.ph.split:7 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %add_ln419, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="36">
<![CDATA[
.lr.ph.split:8 %sext_ln419 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln419"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.split:9 %add_ln419_1 = add i64 %sext_ln419, i64 %p_read_4

]]></Node>
<StgValue><ssdm name="add_ln419_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.split:10 %trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln419_1, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="60">
<![CDATA[
.lr.ph.split:11 %sext_ln419_1 = sext i60 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln419_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.split:12 %gmem_addr = getelementptr i128 %gmem, i64 %sext_ln419_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph.split:13 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i64 %gmem_addr, i32 %sext_ln416_4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.lr.ph.split:1 %tmp_8_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln424, i5 0

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="63" op_4_bw="11" op_5_bw="32" op_6_bw="32" op_7_bw="0">
<![CDATA[
.lr.ph.split:14 %call_ln419 = call void @ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, i128 %gmem, i60 %trunc_ln1, i63 %add_ln416_1, i11 %tmp_8_cast, i32 %ifmap_CF_M_real, i32 %ifmap_CF_M_imag

]]></Node>
<StgValue><ssdm name="call_ln419"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="63" op_4_bw="11" op_5_bw="32" op_6_bw="32" op_7_bw="0">
<![CDATA[
.lr.ph.split:14 %call_ln419 = call void @ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, i128 %gmem, i60 %trunc_ln1, i63 %add_ln416_1, i11 %tmp_8_cast, i32 %ifmap_CF_M_real, i32 %ifmap_CF_M_imag

]]></Node>
<StgValue><ssdm name="call_ln419"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
.lr.ph.split:15 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
.lr.ph.split:15 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="63" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
.lr.ph.split:15 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="64" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
.lr.ph.split:15 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.split:3 %speclooptripcount_ln414 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln414"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph.split:4 %specloopname_ln414 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln414"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
.lr.ph.split:15 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.split:17 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="69" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.loopexit:0 %mul_ln416 = mul i32 %zext_ln419, i32 %sext_ln416

]]></Node>
<StgValue><ssdm name="mul_ln416"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="70" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.loopexit:1 %add_ln416_3 = add i32 %mul_ln416, i32 %zext_ln419

]]></Node>
<StgValue><ssdm name="add_ln416_3"/></StgValue>
</operation>

<operation id="71" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.loopexit:2 %add_ln416_4 = add i32 %add_ln416_3, i32 %wr_ptr_load

]]></Node>
<StgValue><ssdm name="add_ln416_4"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge9.loopexit:3 %store_ln426 = store i32 %add_ln416_4, i32 %wr_ptr

]]></Node>
<StgValue><ssdm name="store_ln426"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.loopexit:4 %br_ln429 = br void %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
._crit_edge9:0 %ret_ln429 = ret

]]></Node>
<StgValue><ssdm name="ret_ln429"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="92" name="ifmap_CF_M_real" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ifmap_CF_M_real"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="ifmap_CF_M_imag" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ifmap_CF_M_imag"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="95" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="96" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="97" name="wr_ptr" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="wr_ptr"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="99" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="ifmap_CF_M_real" to="specbramwithbyteenable_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="102" from="ifmap_CF_M_imag" to="specbramwithbyteenable_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="gmem" to="specinterface_ln0" fromId="94" toId="17">
</dataflow>
<dataflow id="107" from="empty_30" to="specinterface_ln0" fromId="106" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="17">
</dataflow>
<dataflow id="112" from="empty_27" to="specinterface_ln0" fromId="111" toId="17">
</dataflow>
<dataflow id="113" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="17">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="17">
</dataflow>
<dataflow id="117" from="empty_36" to="specinterface_ln0" fromId="116" toId="17">
</dataflow>
<dataflow id="119" from="empty_26" to="specinterface_ln0" fromId="118" toId="17">
</dataflow>
<dataflow id="120" from="empty_27" to="specinterface_ln0" fromId="111" toId="17">
</dataflow>
<dataflow id="122" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="17">
</dataflow>
<dataflow id="123" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="17">
</dataflow>
<dataflow id="124" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="17">
</dataflow>
<dataflow id="125" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="17">
</dataflow>
<dataflow id="126" from="empty_27" to="specinterface_ln0" fromId="111" toId="17">
</dataflow>
<dataflow id="127" from="empty_27" to="specinterface_ln0" fromId="111" toId="17">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_auto.i8" to="p_read_3" fromId="128" toId="18">
</dataflow>
<dataflow id="130" from="p_read1" to="p_read_3" fromId="96" toId="18">
</dataflow>
<dataflow id="132" from="_ssdm_op_Read.ap_auto.i64" to="p_read_4" fromId="131" toId="19">
</dataflow>
<dataflow id="133" from="p_read" to="p_read_4" fromId="95" toId="19">
</dataflow>
<dataflow id="134" from="p_read_3" to="zext_ln1057" fromId="18" toId="20">
</dataflow>
<dataflow id="135" from="p_read_3" to="icmp_ln1057" fromId="18" toId="21">
</dataflow>
<dataflow id="137" from="StgValue_136" to="icmp_ln1057" fromId="136" toId="21">
</dataflow>
<dataflow id="138" from="icmp_ln1057" to="br_ln416" fromId="21" toId="22">
</dataflow>
<dataflow id="140" from="StgValue_139" to="y" fromId="139" toId="23">
</dataflow>
<dataflow id="141" from="wr_ptr" to="wr_ptr_load" fromId="97" toId="24">
</dataflow>
<dataflow id="142" from="zext_ln1057" to="add_ln416" fromId="20" toId="25">
</dataflow>
<dataflow id="144" from="StgValue_143" to="add_ln416" fromId="143" toId="25">
</dataflow>
<dataflow id="145" from="add_ln416" to="sext_ln416" fromId="25" toId="26">
</dataflow>
<dataflow id="147" from="_ssdm_op_PartSelect.i7.i9.i32.i32" to="trunc_ln" fromId="146" toId="27">
</dataflow>
<dataflow id="148" from="add_ln416" to="trunc_ln" fromId="25" toId="27">
</dataflow>
<dataflow id="150" from="StgValue_149" to="trunc_ln" fromId="149" toId="27">
</dataflow>
<dataflow id="152" from="StgValue_151" to="trunc_ln" fromId="151" toId="27">
</dataflow>
<dataflow id="153" from="trunc_ln" to="sext_ln416_1" fromId="27" toId="28">
</dataflow>
<dataflow id="154" from="sext_ln416_1" to="zext_ln416" fromId="28" toId="29">
</dataflow>
<dataflow id="155" from="trunc_ln" to="sext_ln416_2" fromId="27" toId="30">
</dataflow>
<dataflow id="156" from="sext_ln416_2" to="zext_ln416_1" fromId="30" toId="31">
</dataflow>
<dataflow id="157" from="trunc_ln" to="sext_ln416_3" fromId="27" toId="32">
</dataflow>
<dataflow id="158" from="zext_ln416_1" to="add_ln416_1" fromId="31" toId="33">
</dataflow>
<dataflow id="160" from="StgValue_159" to="add_ln416_1" fromId="159" toId="33">
</dataflow>
<dataflow id="161" from="zext_ln416" to="add_ln416_2" fromId="29" toId="34">
</dataflow>
<dataflow id="163" from="StgValue_162" to="add_ln416_2" fromId="162" toId="34">
</dataflow>
<dataflow id="164" from="add_ln416_2" to="zext_ln419" fromId="34" toId="35">
</dataflow>
<dataflow id="165" from="sext_ln416_3" to="add_ln419_2" fromId="32" toId="36">
</dataflow>
<dataflow id="167" from="StgValue_166" to="add_ln419_2" fromId="166" toId="36">
</dataflow>
<dataflow id="168" from="add_ln419_2" to="sext_ln416_4" fromId="36" toId="37">
</dataflow>
<dataflow id="169" from="StgValue_136" to="store_ln416" fromId="136" toId="38">
</dataflow>
<dataflow id="170" from="y" to="store_ln416" fromId="23" toId="38">
</dataflow>
<dataflow id="171" from="y" to="y_1" fromId="23" toId="40">
</dataflow>
<dataflow id="172" from="y_1" to="icmp_ln1057_1" fromId="40" toId="41">
</dataflow>
<dataflow id="173" from="p_read_3" to="icmp_ln1057_1" fromId="18" toId="41">
</dataflow>
<dataflow id="174" from="y_1" to="add_ln416_5" fromId="40" toId="42">
</dataflow>
<dataflow id="175" from="StgValue_166" to="add_ln416_5" fromId="166" toId="42">
</dataflow>
<dataflow id="176" from="icmp_ln1057_1" to="br_ln416" fromId="41" toId="43">
</dataflow>
<dataflow id="177" from="y_1" to="trunc_ln424" fromId="40" toId="44">
</dataflow>
<dataflow id="178" from="y_1" to="zext_ln419_1" fromId="40" toId="45">
</dataflow>
<dataflow id="179" from="zext_ln419" to="mul_ln419" fromId="35" toId="46">
</dataflow>
<dataflow id="180" from="zext_ln419_1" to="mul_ln419" fromId="45" toId="46">
</dataflow>
<dataflow id="181" from="add_ln416_5" to="store_ln416" fromId="42" toId="47">
</dataflow>
<dataflow id="182" from="y" to="store_ln416" fromId="23" toId="47">
</dataflow>
<dataflow id="183" from="zext_ln419" to="mul_ln416" fromId="35" toId="48">
</dataflow>
<dataflow id="184" from="sext_ln416" to="mul_ln416" fromId="26" toId="48">
</dataflow>
<dataflow id="185" from="zext_ln419" to="mul_ln419" fromId="35" toId="49">
</dataflow>
<dataflow id="186" from="zext_ln419_1" to="mul_ln419" fromId="45" toId="49">
</dataflow>
<dataflow id="187" from="wr_ptr_load" to="add_ln419" fromId="24" toId="50">
</dataflow>
<dataflow id="188" from="mul_ln419" to="add_ln419" fromId="49" toId="50">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i36.i32.i4" to="shl_ln" fromId="189" toId="51">
</dataflow>
<dataflow id="191" from="add_ln419" to="shl_ln" fromId="50" toId="51">
</dataflow>
<dataflow id="193" from="StgValue_192" to="shl_ln" fromId="192" toId="51">
</dataflow>
<dataflow id="194" from="shl_ln" to="sext_ln419" fromId="51" toId="52">
</dataflow>
<dataflow id="195" from="sext_ln419" to="add_ln419_1" fromId="52" toId="53">
</dataflow>
<dataflow id="196" from="p_read_4" to="add_ln419_1" fromId="19" toId="53">
</dataflow>
<dataflow id="198" from="_ssdm_op_PartSelect.i60.i64.i32.i32" to="trunc_ln1" fromId="197" toId="54">
</dataflow>
<dataflow id="199" from="add_ln419_1" to="trunc_ln1" fromId="53" toId="54">
</dataflow>
<dataflow id="201" from="StgValue_200" to="trunc_ln1" fromId="200" toId="54">
</dataflow>
<dataflow id="203" from="StgValue_202" to="trunc_ln1" fromId="202" toId="54">
</dataflow>
<dataflow id="204" from="trunc_ln1" to="sext_ln419_1" fromId="54" toId="55">
</dataflow>
<dataflow id="205" from="gmem" to="gmem_addr" fromId="94" toId="56">
</dataflow>
<dataflow id="206" from="sext_ln419_1" to="gmem_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="208" from="_ssdm_op_WriteReq.m_axi.p1i128" to="empty" fromId="207" toId="57">
</dataflow>
<dataflow id="209" from="gmem_addr" to="empty" fromId="56" toId="57">
</dataflow>
<dataflow id="210" from="sext_ln416_4" to="empty" fromId="37" toId="57">
</dataflow>
<dataflow id="212" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_8_cast" fromId="211" toId="58">
</dataflow>
<dataflow id="213" from="trunc_ln424" to="tmp_8_cast" fromId="44" toId="58">
</dataflow>
<dataflow id="215" from="StgValue_214" to="tmp_8_cast" fromId="214" toId="58">
</dataflow>
<dataflow id="217" from="ifmap_vec_write_Pipeline_VITIS_LOOP_419_2" to="call_ln419" fromId="216" toId="59">
</dataflow>
<dataflow id="218" from="gmem" to="call_ln419" fromId="94" toId="59">
</dataflow>
<dataflow id="219" from="trunc_ln1" to="call_ln419" fromId="54" toId="59">
</dataflow>
<dataflow id="220" from="add_ln416_1" to="call_ln419" fromId="33" toId="59">
</dataflow>
<dataflow id="221" from="tmp_8_cast" to="call_ln419" fromId="58" toId="59">
</dataflow>
<dataflow id="222" from="ifmap_CF_M_real" to="call_ln419" fromId="92" toId="59">
</dataflow>
<dataflow id="223" from="ifmap_CF_M_imag" to="call_ln419" fromId="93" toId="59">
</dataflow>
<dataflow id="224" from="ifmap_vec_write_Pipeline_VITIS_LOOP_419_2" to="call_ln419" fromId="216" toId="60">
</dataflow>
<dataflow id="225" from="gmem" to="call_ln419" fromId="94" toId="60">
</dataflow>
<dataflow id="226" from="trunc_ln1" to="call_ln419" fromId="54" toId="60">
</dataflow>
<dataflow id="227" from="add_ln416_1" to="call_ln419" fromId="33" toId="60">
</dataflow>
<dataflow id="228" from="tmp_8_cast" to="call_ln419" fromId="58" toId="60">
</dataflow>
<dataflow id="229" from="ifmap_CF_M_real" to="call_ln419" fromId="92" toId="60">
</dataflow>
<dataflow id="230" from="ifmap_CF_M_imag" to="call_ln419" fromId="93" toId="60">
</dataflow>
<dataflow id="232" from="_ssdm_op_WriteResp.m_axi.p1i128" to="empty_65" fromId="231" toId="61">
</dataflow>
<dataflow id="233" from="gmem_addr" to="empty_65" fromId="56" toId="61">
</dataflow>
<dataflow id="234" from="_ssdm_op_WriteResp.m_axi.p1i128" to="empty_65" fromId="231" toId="62">
</dataflow>
<dataflow id="235" from="gmem_addr" to="empty_65" fromId="56" toId="62">
</dataflow>
<dataflow id="236" from="_ssdm_op_WriteResp.m_axi.p1i128" to="empty_65" fromId="231" toId="63">
</dataflow>
<dataflow id="237" from="gmem_addr" to="empty_65" fromId="56" toId="63">
</dataflow>
<dataflow id="238" from="_ssdm_op_WriteResp.m_axi.p1i128" to="empty_65" fromId="231" toId="64">
</dataflow>
<dataflow id="239" from="gmem_addr" to="empty_65" fromId="56" toId="64">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln414" fromId="240" toId="65">
</dataflow>
<dataflow id="243" from="StgValue_242" to="speclooptripcount_ln414" fromId="242" toId="65">
</dataflow>
<dataflow id="245" from="StgValue_244" to="speclooptripcount_ln414" fromId="244" toId="65">
</dataflow>
<dataflow id="247" from="StgValue_246" to="speclooptripcount_ln414" fromId="246" toId="65">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecLoopName" to="specloopname_ln414" fromId="248" toId="66">
</dataflow>
<dataflow id="251" from="empty_1" to="specloopname_ln414" fromId="250" toId="66">
</dataflow>
<dataflow id="252" from="_ssdm_op_WriteResp.m_axi.p1i128" to="empty_65" fromId="231" toId="67">
</dataflow>
<dataflow id="253" from="gmem_addr" to="empty_65" fromId="56" toId="67">
</dataflow>
<dataflow id="254" from="zext_ln419" to="mul_ln416" fromId="35" toId="69">
</dataflow>
<dataflow id="255" from="sext_ln416" to="mul_ln416" fromId="26" toId="69">
</dataflow>
<dataflow id="256" from="mul_ln416" to="add_ln416_3" fromId="69" toId="70">
</dataflow>
<dataflow id="257" from="zext_ln419" to="add_ln416_3" fromId="35" toId="70">
</dataflow>
<dataflow id="258" from="add_ln416_3" to="add_ln416_4" fromId="70" toId="71">
</dataflow>
<dataflow id="259" from="wr_ptr_load" to="add_ln416_4" fromId="24" toId="71">
</dataflow>
<dataflow id="260" from="add_ln416_4" to="store_ln426" fromId="71" toId="72">
</dataflow>
<dataflow id="261" from="wr_ptr" to="store_ln426" fromId="97" toId="72">
</dataflow>
<dataflow id="262" from="icmp_ln1057" to="StgValue_1" fromId="21" toId="1">
</dataflow>
<dataflow id="263" from="icmp_ln1057_1" to="StgValue_2" fromId="41" toId="2">
</dataflow>
<dataflow id="264" from="icmp_ln1057" to="StgValue_14" fromId="21" toId="14">
</dataflow>
</dataflows>


</stg>
