{"cursor":"11897","size":15,"audio":[],"currentlang":"en","article":"'SSE4' (Streaming SIMD Extensions 4) is a CPU instruction set used in the Intel\nCore microarchitecture and AMD K10 (K8L). It was announced on 27 September 2006\nat the Fall 2006 Intel Developer Forum, with vague details in a white paper; [http://www.intel.com/technology/architecture-silicon/sse4-\ninstructions/index.htm Intel Streaming SIMD Extensions 4 (SSE4) Instruction Set\nInnovation], Intel. more precise details of 47 instructions became\navailable at the Spring 2007 Intel Developer Forum in Beijing, in the presentat-\nion. [https://intel.wingateweb.com/published/BMAS005/BMAS005_100Eng.pdf\nTuning for Intel SSE4 for the 45nm Next Generation Intel Core\nMicroarchitecture], Intel. The [http://softwarecommunity.intel.com/isn/Do-\nwnloads/Intel%20SSE4%20Programming%20Reference.pdf SSE4 Programming Reference]\nis available from Intel.\n","linknr":204,"url":"SSE4a","recorded":1375054901,"links":["/w/index.php?title=SSE4&action=edit","/w/index.php?title=SSE4&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","/wiki/SSE4","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","/w/index.php?title=SSE4a&redirect=no","#mw-navigation","#p-search","/wiki/SIMD","/wiki/Instruction_set","/wiki/Intel","/wiki/Core_(microarchitecture)","/wiki/AMD_K10","/wiki/Intel_Developer_Forum","/wiki/White_paper","#cite_note-1","/wiki/Intel_Developer_Forum","/wiki/Beijing","#cite_note-2","http://softwarecommunity.intel.com/isn/Downloads/Intel%20SSE4%20Programming%20Reference.pdf","#SSE4_subsets","#Name_confusion","#New_instructions","#SSE4.1","#SSE4.2","#POPCNT_and_LZCNT","#SSE4a","#References","#External_links","/w/index.php?title=SSE4&action=edit&section=1","/wiki/Core_2#Penryn","/wiki/Nehalem_(microarchitecture)","/wiki/Core_i7","/wiki/AMD","/wiki/Bulldozer_(microarchitecture)","#cite_note-3","/w/index.php?title=SSE4&action=edit&section=2","/wiki/SSSE3","/wiki/SIMD","/wiki/Intel_Core_2","#cite_note-sse4criticism-4","#cite_note-sse4newinstructions-5","#cite_note-6","/w/index.php?title=SSE4&action=edit&section=3","/w/index.php?title=SSE4&action=edit&section=4","/wiki/Penryn_(microarchitecture)","/wiki/Core_(microarchitecture)","/wiki/High-definition_video","/wiki/Codec","#cite_note-7","/w/index.php?title=SSE4&action=edit&section=5","#cite_note-8","/wiki/XML","#cite_note-9","/wiki/Cyclic_redundancy_check","/wiki/Nehalem_(microarchitecture)","/wiki/Intel_Core_i7","/wiki/CRC32","#cite_note-10","#cite_note-11","/w/index.php?title=SSE4&action=edit&section=6","/wiki/AMD_K10#Characteristics_of_the_microarchitecture","/wiki/Hamming_weight","#cite_note-12","/wiki/Leading_zero_count","#cite_note-amd_cpuid-13","/wiki/Zero_flag","/w/index.php?title=SSE4&action=edit&section=7","/wiki/AMD_K10#Characteristics_of_the_microarchitecture","#cite_note-amd_cpuid-13","/w/index.php?title=SSE4&action=edit&section=8","#cite_ref-1","http://www.intel.com/technology/architecture-silicon/sse4-instructions/index.htm","#cite_ref-2","https://intel.wingateweb.com/published/BMAS005/BMAS005_100Eng.pdf","#cite_ref-3","http://www.extremetech.com/article2/0,1697,2027634,00.asp","#cite_ref-sse4criticism_4-0","http://www.dailytech.com/article.aspx?newsid=3348","#cite_ref-sse4newinstructions_5-0","ftp://download.intel.com/technology/architecture/new-instructions-paper.pdf","#cite_ref-6","http://www.intel.com/technology/product/demos/hdb/demo.htm","#cite_ref-7","http://softwarecommunity.intel.com/articles/eng/1246.htm","#cite_ref-8","http://software.intel.com/en-us/articles/schema-validation-with-intel-streaming-simd-extensions-4-intel-sse4/","#cite_ref-9","http://software.intel.com/en-us/articles/xml-parsing-accelerator-with-intel-streaming-simd-extensions-4-intel-sse4/","#cite_ref-10","http://softwarecommunity.intel.com/isn/Downloads/Intel%20SSE4%20Programming%20Reference.pdf","http://www.rfc-editor.org/rfc/rfc3385.txt","#cite_ref-11","http://drdobbs.com/cpp/229401411","#cite_ref-12","http://www.intel.com/products/processor/manuals/","#cite_ref-amd_cpuid_13-0","#cite_ref-amd_cpuid_13-1","http://support.amd.com/us/Embedded_TechDocs/25481.pdf","/w/index.php?title=SSE4&action=edit&section=9","http://halobates.de/pcmpstr-js/pcmp.html","/wiki/Template:Multimedia_extensions","/wiki/Template_talk:Multimedia_extensions","//en.wikipedia.org/w/index.php?title=Template:Multimedia_extensions&action=edit","/wiki/Reduced_instruction_set_computing","/wiki/PA-RISC","/wiki/Multimedia_Acceleration_eXtensions","/wiki/SPARC","/wiki/Visual_Instruction_Set","/wiki/MIPS_architecture","/wiki/MDMX","/wiki/MIPS-3D","/wiki/DEC_Alpha","/wiki/DEC_Alpha#Motion_Video_Instructions_.28MVI.29","/wiki/Power_Architecture","/wiki/AltiVec","/wiki/ARM_architecture","/wiki/ARM_architecture#Advanced_SIMD_.28NEON.29","/wiki/X86","/wiki/MMX_(instruction_set)","/wiki/3DNow!","/wiki/Streaming_SIMD_Extensions","/wiki/SSE2","/wiki/SSE3","/wiki/SSSE3","/wiki/SSE5","/wiki/AES_instruction_set","/wiki/Advanced_Vector_Extensions","/wiki/CVT16_instruction_set","/wiki/XOP_instruction_set","/wiki/FMA_instruction_set","/wiki/X86","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","http://en.wikipedia.org/w/index.php?title=SSE4&oldid=558947939#SSE4a","/wiki/Help:Categories","/wiki/Category:X86_instructions","/wiki/Category:SIMD_computing","/wiki/Category:Use_dmy_dates_from_January_2012","/w/index.php?title=Special:UserLogin&returnto=SSE4&type=signup","/w/index.php?title=Special:UserLogin&returnto=SSE4","/wiki/SSE4","/wiki/Talk:SSE4","#","/wiki/SSE4","/w/index.php?title=SSE4&action=edit","/w/index.php?title=SSE4&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/SSE4","/wiki/Special:RecentChangesLinked/SSE4","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=SSE4&oldid=558947939","/w/index.php?title=SSE4&action=info","//www.wikidata.org/wiki/Q761898","/w/index.php?title=Special:Cite&page=SSE4&id=558947939","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=SSE4","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=SSE4&oldid=558947939&writer=rl","/w/index.php?title=SSE4&printable=yes","//de.wikipedia.org/wiki/Streaming_SIMD_Extensions_4","//es.wikipedia.org/wiki/SSE4","//fr.wikipedia.org/wiki/SSE4","//ko.wikipedia.org/wiki/SSE4","//it.wikipedia.org/wiki/SSE4","//pl.wikipedia.org/wiki/SSE4","//pt.wikipedia.org/wiki/SSE4","//ru.wikipedia.org/wiki/SSE4","#","//www.wikidata.org/wiki/Q761898#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/SSE4#SSE4a","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["microarchitecture","microarchitecture","microarchitecture","microarchitecture"],"pdf":["http://softwarecommunity.intel.com/isn/Downloads/Intel%20SSE4%20Programming%20Reference.pdf","https://intel.wingateweb.com/published/BMAS005/BMAS005_100Eng.pdf","http://softwarecommunity.intel.com/isn/Downloads/Intel%20SSE4%20Programming%20Reference.pdf","http://support.amd.com/us/Embedded_TechDocs/25481.pdf"],"categories":["X86 instructions","SIMD computing"],"headings":["SSE4 subsets","Name confusion","New instructions","References","External links"],"image":["//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["core","microarchitecture"],["nehalem","microarchitecture"],["bulldozer","microarchitecture"],["penryn","microarchitecture"],["core","microarchitecture"],["nehalem","microarchitecture"]],"members":["core","penryn","bulldozer","nehalem"],"related":["SIMD","Instruction_set","Intel","Core_(microarchitecture)","AMD_K10","Intel_Developer_Forum","White_paper","Intel_Developer_Forum","Beijing","Nehalem_(microarchitecture)","Core_i7","AMD","Bulldozer_(microarchitecture)","SSSE3","SIMD","Intel_Core_2","Penryn_(microarchitecture)","Core_(microarchitecture)","High-definition_video","Codec","XML","Cyclic_redundancy_check","Nehalem_(microarchitecture)","Intel_Core_i7","CRC32","Hamming_weight","Leading_zero_count","Zero_flag"]}