{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764243212643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764243212647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 19:33:32 2025 " "Processing started: Thu Nov 27 19:33:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764243212647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243212647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7-acebu-cagula -c lab7-acebu-cagula " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7-acebu-cagula -c lab7-acebu-cagula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243212647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764243212958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764243212958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_RegisterFile " "Found entity 1: tb_RegisterFile" {  } { { "tb_RegisterFile.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/tb_RegisterFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764243219862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243219862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764243219866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243219866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_buffer " "Found entity 1: serial_buffer" {  } { { "serial_buf.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/serial_buf.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764243219869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243219869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764243219872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243219872 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final processor.v(130) " "Verilog HDL Declaration warning at processor.v(130): \"final\" is SystemVerilog-2005 keyword" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 130 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1764243219874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764243219875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243219875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764243219877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243219877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/mux2.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764243219881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243219881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/inst_rom.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764243219884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243219884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/data_memory.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764243219888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243219888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file async_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_memory " "Found entity 1: async_memory" {  } { { "async_memory.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/async_memory.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764243219891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243219891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764243219893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243219893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_writeout_wire processor.v(81) " "Verilog HDL Implicit Net warning at processor.v(81): created implicit net for \"mux_writeout_wire\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243219894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764243219925 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "serial_out processor.v(9) " "Output port \"serial_out\" at processor.v(9) has no driver" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764243219926 "|processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "serial_rden_out processor.v(10) " "Output port \"serial_rden_out\" at processor.v(10) has no driver" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764243219926 "|processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "serial_wren_out processor.v(12) " "Output port \"serial_wren_out\" at processor.v(12) has no driver" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764243219926 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:counter " "Elaborating entity \"PC\" for hierarchy \"PC:counter\"" {  } { { "processor.v" "counter" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243219968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:for_pc " "Elaborating entity \"alu\" for hierarchy \"alu:for_pc\"" {  } { { "processor.v" "for_pc" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243219970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:instruction " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:instruction\"" {  } { { "processor.v" "instruction" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243219971 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 255 inst_rom.v(34) " "Verilog HDL warning at inst_rom.v(34): number of words (0) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/inst_rom.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1764243219974 "|processor|inst_rom:instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 inst_rom.v(27) " "Net \"rom.data_a\" at inst_rom.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/inst_rom.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764243219979 "|processor|inst_rom:instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 inst_rom.v(27) " "Net \"rom.waddr_a\" at inst_rom.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/inst_rom.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764243219979 "|processor|inst_rom:instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 inst_rom.v(27) " "Net \"rom.we_a\" at inst_rom.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/inst_rom.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764243219979 "|processor|inst_rom:instruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:write " "Elaborating entity \"mux2\" for hierarchy \"mux2:write\"" {  } { { "processor.v" "write" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243220001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:read " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:read\"" {  } { { "processor.v" "read" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243220002 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(22) " "Verilog HDL Always Construct warning at RegisterFile.v(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/RegisterFile.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764243220024 "|processor|RegisterFile:read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:extend " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:extend\"" {  } { { "processor.v" "extend" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243220025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:my_data_memory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:my_data_memory\"" {  } { { "processor.v" "my_data_memory" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243220027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:my_data_memory\|async_memory:data_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:my_data_memory\|async_memory:data_seg\"" {  } { { "data_memory.v" "data_seg" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/data_memory.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243220029 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(44) " "Verilog HDL warning at async_memory.v(44): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/async_memory.v" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1764243220031 "|processor|data_memory:my_data_memory|async_memory:data_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:my_data_memory\|async_memory:stack_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:my_data_memory\|async_memory:stack_seg\"" {  } { { "data_memory.v" "stack_seg" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/data_memory.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243220074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_buffer data_memory:my_data_memory\|serial_buffer:ser " "Elaborating entity \"serial_buffer\" for hierarchy \"data_memory:my_data_memory\|serial_buffer:ser\"" {  } { { "data_memory.v" "ser" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/data_memory.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243220076 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764243220827 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[0\] GND " "Pin \"serial_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764243220850 "|processor|serial_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[1\] GND " "Pin \"serial_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764243220850 "|processor|serial_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[2\] GND " "Pin \"serial_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764243220850 "|processor|serial_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[3\] GND " "Pin \"serial_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764243220850 "|processor|serial_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[4\] GND " "Pin \"serial_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764243220850 "|processor|serial_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[5\] GND " "Pin \"serial_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764243220850 "|processor|serial_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[6\] GND " "Pin \"serial_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764243220850 "|processor|serial_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[7\] GND " "Pin \"serial_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764243220850 "|processor|serial_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_rden_out GND " "Pin \"serial_rden_out\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764243220850 "|processor|serial_rden_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_wren_out GND " "Pin \"serial_wren_out\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764243220850 "|processor|serial_wren_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764243220850 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "114 " "114 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764243220867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764243221091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764243221091 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[0\] " "No output dependent on input pin \"serial_in\[0\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|serial_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[1\] " "No output dependent on input pin \"serial_in\[1\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|serial_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[2\] " "No output dependent on input pin \"serial_in\[2\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|serial_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[3\] " "No output dependent on input pin \"serial_in\[3\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|serial_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[4\] " "No output dependent on input pin \"serial_in\[4\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|serial_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[5\] " "No output dependent on input pin \"serial_in\[5\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|serial_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[6\] " "No output dependent on input pin \"serial_in\[6\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|serial_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[7\] " "No output dependent on input pin \"serial_in\[7\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|serial_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_valid_in " "No output dependent on input pin \"serial_valid_in\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|serial_valid_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_ready_in " "No output dependent on input pin \"serial_ready_in\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764243221332 "|processor|serial_ready_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764243221332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764243221332 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764243221332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764243221332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764243221369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 19:33:41 2025 " "Processing ended: Thu Nov 27 19:33:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764243221369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764243221369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764243221369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764243221369 ""}
