Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.

Flow Summary

Flow Status,Successful - Tue Oct 15 20:55:14 2024
Quartus Prime Version,23.1std.1 Build 993 05/14/2024 SC Lite Edition
Revision Name,snn_rgb
Top-level Entity Name,snn_rgb
Family,Cyclone V
Device,5CSEMA6F31C6
5CSEMA5F31C6,
Timing Models,Final
Logic utilization (in ALMs),"437 / 41,910 ( 1 % )"
Total registers,689
Total pins,63 / 457 ( 14 % )
Total virtual pins,0
Total block memory bits,"225 / 5,662,720 ( < 1 % )"
Total DSP Blocks,0 / 112 ( 0 % )
Total HSSI RX PCSs,0
Total HSSI PMA RX Deserializers,0
Total HSSI TX PCSs,0
Total HSSI PMA TX Serializers,0
Total PLLs,0 / 6 ( 0 % )
Total DLLs,0 / 4 ( 0 % )