use lib 'D:\verilog_para' ;
use Verilog_para ;
$\="\n" ;
my $a=' fdfgg /* fddfgf//   */fds  dfsdf */ dfssfds// dffsf\* fdfsgsd*\ fsd dfss//dfsdfds';
print($a) ;
print del_comment($a,1) ;
&get_module("fddsaf",1,2);
