
*** Running vivado
    with args -log design_1_tlast_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_tlast_gen_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_tlast_gen_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1530.203 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_tlast_gen_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7248
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1530.203 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_tlast_gen_0_0' [f:/study_vivado_ps/zc706_eth_DMA/zc706.gen/sources_1/bd/design_1/ip/design_1_tlast_gen_0_0/synth/design_1_tlast_gen_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'tlast_gen' [F:/study_vivado_ps/zc706_eth_DMA/zc706.srcs/sources_1/new/tlast_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tlast_gen' (1#1) [F:/study_vivado_ps/zc706_eth_DMA/zc706.srcs/sources_1/new/tlast_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tlast_gen_0_0' (2#1) [f:/study_vivado_ps/zc706_eth_DMA/zc706.gen/sources_1/bd/design_1/ip/design_1_tlast_gen_0_0/synth/design_1_tlast_gen_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.469 ; gain = 37.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1585.406 ; gain = 55.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1585.406 ; gain = 55.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1585.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1682.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1682.344 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_tlast_gen_0_0 has port m_axis_tdata[8] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT4   |     5|
|5     |LUT5   |    35|
|6     |FDRE   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1682.344 ; gain = 152.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1682.344 ; gain = 55.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1682.344 ; gain = 152.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1682.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6a67097
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1690.953 ; gain = 160.750
INFO: [Common 17-1381] The checkpoint 'F:/study_vivado_ps/zc706_eth_DMA/zc706.runs/design_1_tlast_gen_0_0_synth_1/design_1_tlast_gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_tlast_gen_0_0, cache-ID = e1eb70357fa8b744
INFO: [Common 17-1381] The checkpoint 'F:/study_vivado_ps/zc706_eth_DMA/zc706.runs/design_1_tlast_gen_0_0_synth_1/design_1_tlast_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_tlast_gen_0_0_utilization_synth.rpt -pb design_1_tlast_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 10:02:35 2025...
