$date
	Wed Nov 21 13:38:40 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! yy $end
$var reg 2 " ii [1:0] $end
$var reg 1 # ss $end
$scope module newMUX $end
$var wire 2 $ i [1:0] $end
$var wire 1 # s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
b0 "
0!
$end
#5
1!
b1 "
b1 $
#10
0!
b10 "
b10 $
#15
1!
b11 "
b11 $
#20
0!
b0 "
b0 $
1#
#25
b1 "
b1 $
#30
1!
b10 "
b10 $
#35
b11 "
b11 $
#40
0!
b0 "
b0 $
0#
