Release 12.1 - xst M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: dispatcher.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dispatcher.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dispatcher"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : dispatcher
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : auto
Reduce Control Sets                : auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : dispatcher.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\giulio\Desktop\sumavg\code\dispatcherDP.vhdl" into library work
Parsing package <dispatcher_dp_pkg>.
Parsing entity <dispatcher_dp>.
Parsing architecture <s> of entity <dispatcher_dp>.
Parsing VHDL file "C:\Users\giulio\Desktop\sumavg\code\dispatcherCU.vhdl" into library work
Parsing package <dispatcher_ctrl_pkg>.
Parsing entity <dispatcher_ctrl>.
Parsing architecture <behav> of entity <dispatcher_ctrl>.
Parsing VHDL file "C:\Users\giulio\Desktop\sumavg\code\dispatcher.vhdl" into library work
Parsing package <dispatcher_pkg>.
Parsing entity <dispatcher>.
Parsing architecture <s> of entity <dispatcher>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <dispatcher> (architecture <s>) with generics from library <work>.

Elaborating entity <dispatcher_ctrl> (architecture <behav>) with generics from library <work>.
Case statement is complete. Others clause is never selected and therefore discarded.

Elaborating entity <dispatcher_dp> (architecture <s>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\giulio\Desktop\sumavg\code\dispatcher.vhdl" Line 89: Net <set_output> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dispatcher>.
    Related source file is "c:/users/giulio/desktop/sumavg/code/dispatcher.vhdl".
        N_BITS = 40
        W_BITS = 32
        A_BITS = 12
        K_BITS = 8
WARNING:Xst:653 - Signal <set_output> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dispatcher> synthesized.

Synthesizing Unit <dispatcher_ctrl>.
    Related source file is "c:/users/giulio/desktop/sumavg/code/dispatchercu.vhdl".
        K_BITS = 8
WARNING:Xst:647 - Input <abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <nextstate[1]_dff_8>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <dispatcher_ctrl> synthesized.

Synthesizing Unit <dispatcher_dp>.
    Related source file is "c:/users/giulio/desktop/sumavg/code/dispatcherdp.vhdl".
        N_BITS = 40
        W_BITS = 32
        A_BITS = 12
        K_BITS = 8
WARNING:Xst:647 - Input <set_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 40-bit register for signal <R_dataout>.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ma_din_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_ptr2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_len<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_len<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_len<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_len<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_len<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_len<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_len<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dev_len<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred  64 Latch(s).
	inferred   1 Multiplexer(s).
Unit <dispatcher_dp> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 40-bit register                                       : 1
# Latches                                              : 64
 1-bit latch                                           : 64
# Multiplexers                                         : 1
 40-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40
# Multiplexers                                         : 1
 40-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <CTRL/nextstate[1]_dff_8> on signal <nextstate[1]_dff_8[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 init     | 00
 wait_ma  | 01
 wait_dev | 10
----------------------
WARNING:Xst:1710 - FF/Latch <R_dataout_32> (without init value) has a constant value of 0 in block <dispatcher_dp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R_dataout_33> (without init value) has a constant value of 0 in block <dispatcher_dp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R_dataout_34> (without init value) has a constant value of 0 in block <dispatcher_dp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R_dataout_35> (without init value) has a constant value of 0 in block <dispatcher_dp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R_dataout_36> (without init value) has a constant value of 0 in block <dispatcher_dp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R_dataout_37> (without init value) has a constant value of 0 in block <dispatcher_dp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R_dataout_38> (without init value) has a constant value of 0 in block <dispatcher_dp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R_dataout_39> (without init value) has a constant value of 0 in block <dispatcher_dp>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <dispatcher> ...

Optimizing unit <dispatcher_dp> ...

Optimizing unit <dispatcher_ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dispatcher, actual ratio is 0.
FlipFlop CTRL/nextstate[1]_dff_8_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dispatcher.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 48
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 4
#      LUT4                        : 36
#      LUT5                        : 1
#      LUT6                        : 3
# FlipFlops/Latches                : 99
#      FDC                         : 3
#      FDCE                        : 32
#      LD                          : 64
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 217
#      IBUF                        : 108
#      OBUF                        : 109

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  54576     0%  
 Number of Slice LUTs:                   47  out of  27288     0%  
    Number used as Logic:                47  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     47
   Number with an unused Flip Flop:      12  out of     47    25%  
   Number with an unused LUT:             0  out of     47     0%  
   Number of fully used LUT-FF pairs:    35  out of     47    74%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         220
 Number of bonded IOBs:                 218  out of    218   100%  
    IOB Flip Flops/Latches:              64

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+--------------------------+-------+
Clock Signal                            | Clock buffer(FF name)    | Load  |
----------------------------------------+--------------------------+-------+
CLK                                     | BUFGP                    | 35    |
dev_start_OBUF(CTRL/set_dev_ptr11:O)    | BUFG(*)(DP/dev_len_0)    | 32    |
set_ma_din_addr(CTRL/set_ma_din_addr1:O)| BUFG(*)(DP/ma_din_addr_0)| 32    |
----------------------------------------+--------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.117ns (Maximum Frequency: 320.828MHz)
   Minimum input arrival time before clock: 4.615ns
   Maximum output required time after clock: 6.829ns
   Maximum combinational path delay: 7.681ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.117ns (frequency: 320.828MHz)
  Total number of paths / destination ports: 102 / 67
-------------------------------------------------------------------------
Delay:               3.117ns (Levels of Logic = 1)
  Source:            CTRL/nextstate[1]_dff_8_FSM_FFd2 (FF)
  Destination:       DP/R_dataout_31 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CTRL/nextstate[1]_dff_8_FSM_FFd2 to DP/R_dataout_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   0.745  CTRL/nextstate[1]_dff_8_FSM_FFd2 (CTRL/nextstate[1]_dff_8_FSM_FFd2)
     LUT4:I3->O           32   0.254   1.291  CTRL/load_R_dataout1 (load_R_dataout)
     FDCE:CE                   0.302          DP/R_dataout_0
    ----------------------------------------
    Total                      3.117ns (1.081ns logic, 2.036ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 225 / 102
-------------------------------------------------------------------------
Offset:              4.615ns (Levels of Logic = 4)
  Source:            input<33> (PAD)
  Destination:       CTRL/nextstate[1]_dff_8_FSM_FFd1 (FF)
  Destination Clock: CLK rising

  Data Path: input<33> to CTRL/nextstate[1]_dff_8_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.228   0.943  input_33_IBUF (input_33_IBUF)
     LUT3:I0->O            1   0.235   0.580  CTRL/nextstate[1]_dff_8_FSM_FFd1-In1_SW0 (N4)
     LUT6:I5->O            2   0.254   1.047  CTRL/nextstate[1]_dff_8_FSM_FFd1-In1 (CTRL/N01)
     LUT5:I0->O            2   0.254   0.000  CTRL/nextstate[1]_dff_8_FSM_FFd1-In2 (CTRL/nextstate[1]_dff_8_FSM_FFd1-In)
     FDC:D                     0.074          CTRL/nextstate[1]_dff_8_FSM_FFd1
    ----------------------------------------
    Total                      4.615ns (2.045ns logic, 2.570ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dev_start_OBUF'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.880ns (Levels of Logic = 1)
  Source:            input<24> (PAD)
  Destination:       DP/dev_len_0 (LATCH)
  Destination Clock: dev_start_OBUF falling

  Data Path: input<24> to DP/dev_len_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.228   0.616  input_24_IBUF (input_24_IBUF)
     LD:D                      0.036          DP/dev_len_0
    ----------------------------------------
    Total                      1.880ns (1.264ns logic, 0.616ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'set_ma_din_addr'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.880ns (Levels of Logic = 1)
  Source:            input<0> (PAD)
  Destination:       DP/ma_din_addr_0 (LATCH)
  Destination Clock: set_ma_din_addr falling

  Data Path: input<0> to DP/ma_din_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.228   0.616  input_0_IBUF (input_0_IBUF)
     LD:D                      0.036          DP/ma_din_addr_0
    ----------------------------------------
    Total                      1.880ns (1.264ns logic, 0.616ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 42 / 37
-------------------------------------------------------------------------
Offset:              6.829ns (Levels of Logic = 3)
  Source:            CTRL/nextstate[1]_dff_8_FSM_FFd1 (FF)
  Destination:       ma_set_addr (PAD)
  Source Clock:      CLK rising

  Data Path: CTRL/nextstate[1]_dff_8_FSM_FFd1 to ma_set_addr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             37   0.525   1.818  CTRL/nextstate[1]_dff_8_FSM_FFd1 (CTRL/nextstate[1]_dff_8_FSM_FFd1)
     LUT6:I0->O            4   0.254   0.684  CTRL/nextstate[1]_dff_8_FSM_FFd2-In2 (CTRL/N2)
     LUT3:I2->O            1   0.254   0.579  CTRL/ma_write1 (ma_write_OBUF)
     OBUF:I->O                 2.715          ma_write_OBUF (ma_write)
    ----------------------------------------
    Total                      6.829ns (3.748ns logic, 3.081ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'set_ma_din_addr'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.875ns (Levels of Logic = 1)
  Source:            DP/ma_din_addr_31 (LATCH)
  Destination:       ma_din_addr<31> (PAD)
  Source Clock:      set_ma_din_addr falling

  Data Path: DP/ma_din_addr_31 to ma_din_addr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.579  DP/ma_din_addr_31 (DP/ma_din_addr_31)
     OBUF:I->O                 2.715          ma_din_addr_31_OBUF (ma_din_addr<31>)
    ----------------------------------------
    Total                      3.875ns (3.296ns logic, 0.579ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dev_start_OBUF'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.875ns (Levels of Logic = 1)
  Source:            DP/dev_ptr1_11 (LATCH)
  Destination:       dev_ptr1<11> (PAD)
  Source Clock:      dev_start_OBUF falling

  Data Path: DP/dev_ptr1_11 to dev_ptr1<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.579  DP/dev_ptr1_11 (DP/dev_ptr1_11)
     OBUF:I->O                 2.715          dev_ptr1_11_OBUF (dev_ptr1<11>)
    ----------------------------------------
    Total                      3.875ns (3.296ns logic, 0.579ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 4
-------------------------------------------------------------------------
Delay:               7.681ns (Levels of Logic = 5)
  Source:            input<33> (PAD)
  Destination:       dev_start (PAD)

  Data Path: input<33> to dev_start
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.228   0.943  input_33_IBUF (input_33_IBUF)
     LUT3:I0->O            1   0.235   0.580  CTRL/nextstate[1]_dff_8_FSM_FFd1-In1_SW0 (N4)
     LUT6:I5->O            2   0.254   0.893  CTRL/nextstate[1]_dff_8_FSM_FFd1-In1 (CTRL/N01)
     LUT4:I0->O            1   0.254   0.579  CTRL/set_dev_ptr11 (dev_start_OBUF)
     OBUF:I->O                 2.715          dev_start_OBUF (dev_start)
    ----------------------------------------
    Total                      7.681ns (4.686ns logic, 2.995ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.99 secs
 
--> 

Total memory usage is 162568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   76 (   0 filtered)
Number of infos    :    0 (   0 filtered)

