ARM GAS  /tmp/cc8eubUl.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f10x_gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.GPIO_DeInit,"ax",%progbits
  16              		.align	1
  17              		.global	GPIO_DeInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	GPIO_DeInit:
  24              	.LFB56:
  25              		.file 1 "stm_lib/src/stm32f10x_gpio.c"
   1:stm_lib/src/stm32f10x_gpio.c **** /**
   2:stm_lib/src/stm32f10x_gpio.c ****   ******************************************************************************
   3:stm_lib/src/stm32f10x_gpio.c ****   * @file    stm32f10x_gpio.c
   4:stm_lib/src/stm32f10x_gpio.c ****   * @author  MCD Application Team
   5:stm_lib/src/stm32f10x_gpio.c ****   * @version V3.5.0
   6:stm_lib/src/stm32f10x_gpio.c ****   * @date    11-March-2011
   7:stm_lib/src/stm32f10x_gpio.c ****   * @brief   This file provides all the GPIO firmware functions.
   8:stm_lib/src/stm32f10x_gpio.c ****   ******************************************************************************
   9:stm_lib/src/stm32f10x_gpio.c ****   * @attention
  10:stm_lib/src/stm32f10x_gpio.c ****   *
  11:stm_lib/src/stm32f10x_gpio.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:stm_lib/src/stm32f10x_gpio.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:stm_lib/src/stm32f10x_gpio.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:stm_lib/src/stm32f10x_gpio.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:stm_lib/src/stm32f10x_gpio.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:stm_lib/src/stm32f10x_gpio.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:stm_lib/src/stm32f10x_gpio.c ****   *
  18:stm_lib/src/stm32f10x_gpio.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:stm_lib/src/stm32f10x_gpio.c ****   ******************************************************************************
  20:stm_lib/src/stm32f10x_gpio.c ****   */
  21:stm_lib/src/stm32f10x_gpio.c **** 
  22:stm_lib/src/stm32f10x_gpio.c **** /* Includes ------------------------------------------------------------------*/
  23:stm_lib/src/stm32f10x_gpio.c **** #include "stm32f10x_gpio.h"
  24:stm_lib/src/stm32f10x_gpio.c **** #include "stm32f10x_rcc.h"
  25:stm_lib/src/stm32f10x_gpio.c **** 
  26:stm_lib/src/stm32f10x_gpio.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:stm_lib/src/stm32f10x_gpio.c ****   * @{
  28:stm_lib/src/stm32f10x_gpio.c ****   */
  29:stm_lib/src/stm32f10x_gpio.c **** 
  30:stm_lib/src/stm32f10x_gpio.c **** /** @defgroup GPIO 
  31:stm_lib/src/stm32f10x_gpio.c ****   * @brief GPIO driver modules
  32:stm_lib/src/stm32f10x_gpio.c ****   * @{
  33:stm_lib/src/stm32f10x_gpio.c ****   */ 
ARM GAS  /tmp/cc8eubUl.s 			page 2


  34:stm_lib/src/stm32f10x_gpio.c **** 
  35:stm_lib/src/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_TypesDefinitions
  36:stm_lib/src/stm32f10x_gpio.c ****   * @{
  37:stm_lib/src/stm32f10x_gpio.c ****   */
  38:stm_lib/src/stm32f10x_gpio.c **** 
  39:stm_lib/src/stm32f10x_gpio.c **** /**
  40:stm_lib/src/stm32f10x_gpio.c ****   * @}
  41:stm_lib/src/stm32f10x_gpio.c ****   */
  42:stm_lib/src/stm32f10x_gpio.c **** 
  43:stm_lib/src/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_Defines
  44:stm_lib/src/stm32f10x_gpio.c ****   * @{
  45:stm_lib/src/stm32f10x_gpio.c ****   */
  46:stm_lib/src/stm32f10x_gpio.c **** 
  47:stm_lib/src/stm32f10x_gpio.c **** /* ------------ RCC registers bit address in the alias region ----------------*/
  48:stm_lib/src/stm32f10x_gpio.c **** #define AFIO_OFFSET                 (AFIO_BASE - PERIPH_BASE)
  49:stm_lib/src/stm32f10x_gpio.c **** 
  50:stm_lib/src/stm32f10x_gpio.c **** /* --- EVENTCR Register -----*/
  51:stm_lib/src/stm32f10x_gpio.c **** 
  52:stm_lib/src/stm32f10x_gpio.c **** /* Alias word address of EVOE bit */
  53:stm_lib/src/stm32f10x_gpio.c **** #define EVCR_OFFSET                 (AFIO_OFFSET + 0x00)
  54:stm_lib/src/stm32f10x_gpio.c **** #define EVOE_BitNumber              ((uint8_t)0x07)
  55:stm_lib/src/stm32f10x_gpio.c **** #define EVCR_EVOE_BB                (PERIPH_BB_BASE + (EVCR_OFFSET * 32) + (EVOE_BitNumber * 4))
  56:stm_lib/src/stm32f10x_gpio.c **** 
  57:stm_lib/src/stm32f10x_gpio.c **** 
  58:stm_lib/src/stm32f10x_gpio.c **** /* ---  MAPR Register ---*/ 
  59:stm_lib/src/stm32f10x_gpio.c **** /* Alias word address of MII_RMII_SEL bit */ 
  60:stm_lib/src/stm32f10x_gpio.c **** #define MAPR_OFFSET                 (AFIO_OFFSET + 0x04) 
  61:stm_lib/src/stm32f10x_gpio.c **** #define MII_RMII_SEL_BitNumber      ((u8)0x17) 
  62:stm_lib/src/stm32f10x_gpio.c **** #define MAPR_MII_RMII_SEL_BB        (PERIPH_BB_BASE + (MAPR_OFFSET * 32) + (MII_RMII_SEL_BitNumber 
  63:stm_lib/src/stm32f10x_gpio.c **** 
  64:stm_lib/src/stm32f10x_gpio.c **** 
  65:stm_lib/src/stm32f10x_gpio.c **** #define EVCR_PORTPINCONFIG_MASK     ((uint16_t)0xFF80)
  66:stm_lib/src/stm32f10x_gpio.c **** #define LSB_MASK                    ((uint16_t)0xFFFF)
  67:stm_lib/src/stm32f10x_gpio.c **** #define DBGAFR_POSITION_MASK        ((uint32_t)0x000F0000)
  68:stm_lib/src/stm32f10x_gpio.c **** #define DBGAFR_SWJCFG_MASK          ((uint32_t)0xF0FFFFFF)
  69:stm_lib/src/stm32f10x_gpio.c **** #define DBGAFR_LOCATION_MASK        ((uint32_t)0x00200000)
  70:stm_lib/src/stm32f10x_gpio.c **** #define DBGAFR_NUMBITS_MASK         ((uint32_t)0x00100000)
  71:stm_lib/src/stm32f10x_gpio.c **** /**
  72:stm_lib/src/stm32f10x_gpio.c ****   * @}
  73:stm_lib/src/stm32f10x_gpio.c ****   */
  74:stm_lib/src/stm32f10x_gpio.c **** 
  75:stm_lib/src/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_Macros
  76:stm_lib/src/stm32f10x_gpio.c ****   * @{
  77:stm_lib/src/stm32f10x_gpio.c ****   */
  78:stm_lib/src/stm32f10x_gpio.c **** 
  79:stm_lib/src/stm32f10x_gpio.c **** /**
  80:stm_lib/src/stm32f10x_gpio.c ****   * @}
  81:stm_lib/src/stm32f10x_gpio.c ****   */
  82:stm_lib/src/stm32f10x_gpio.c **** 
  83:stm_lib/src/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_Variables
  84:stm_lib/src/stm32f10x_gpio.c ****   * @{
  85:stm_lib/src/stm32f10x_gpio.c ****   */
  86:stm_lib/src/stm32f10x_gpio.c **** 
  87:stm_lib/src/stm32f10x_gpio.c **** /**
  88:stm_lib/src/stm32f10x_gpio.c ****   * @}
  89:stm_lib/src/stm32f10x_gpio.c ****   */
  90:stm_lib/src/stm32f10x_gpio.c **** 
ARM GAS  /tmp/cc8eubUl.s 			page 3


  91:stm_lib/src/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_FunctionPrototypes
  92:stm_lib/src/stm32f10x_gpio.c ****   * @{
  93:stm_lib/src/stm32f10x_gpio.c ****   */
  94:stm_lib/src/stm32f10x_gpio.c **** 
  95:stm_lib/src/stm32f10x_gpio.c **** /**
  96:stm_lib/src/stm32f10x_gpio.c ****   * @}
  97:stm_lib/src/stm32f10x_gpio.c ****   */
  98:stm_lib/src/stm32f10x_gpio.c **** 
  99:stm_lib/src/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_Functions
 100:stm_lib/src/stm32f10x_gpio.c ****   * @{
 101:stm_lib/src/stm32f10x_gpio.c ****   */
 102:stm_lib/src/stm32f10x_gpio.c **** 
 103:stm_lib/src/stm32f10x_gpio.c **** /**
 104:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
 105:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 106:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 107:stm_lib/src/stm32f10x_gpio.c ****   */
 108:stm_lib/src/stm32f10x_gpio.c **** void GPIO_DeInit(GPIO_TypeDef* GPIOx)
 109:stm_lib/src/stm32f10x_gpio.c **** {
  26              		.loc 1 109 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 110:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 111:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 112:stm_lib/src/stm32f10x_gpio.c ****   
 113:stm_lib/src/stm32f10x_gpio.c ****   if (GPIOx == GPIOA)
  36              		.loc 1 113 0
  37 0002 2B4B     		ldr	r3, .L17
  38 0004 9842     		cmp	r0, r3
  39 0006 12D0     		beq	.L10
 114:stm_lib/src/stm32f10x_gpio.c ****   {
 115:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 116:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 117:stm_lib/src/stm32f10x_gpio.c ****   }
 118:stm_lib/src/stm32f10x_gpio.c ****   else if (GPIOx == GPIOB)
  40              		.loc 1 118 0
  41 0008 2A4B     		ldr	r3, .L17+4
  42 000a 9842     		cmp	r0, r3
  43 000c 18D0     		beq	.L11
 119:stm_lib/src/stm32f10x_gpio.c ****   {
 120:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 121:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 122:stm_lib/src/stm32f10x_gpio.c ****   }
 123:stm_lib/src/stm32f10x_gpio.c ****   else if (GPIOx == GPIOC)
  44              		.loc 1 123 0
  45 000e 2A4B     		ldr	r3, .L17+8
  46 0010 9842     		cmp	r0, r3
  47 0012 1ED0     		beq	.L12
 124:stm_lib/src/stm32f10x_gpio.c ****   {
 125:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
ARM GAS  /tmp/cc8eubUl.s 			page 4


 126:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 127:stm_lib/src/stm32f10x_gpio.c ****   }
 128:stm_lib/src/stm32f10x_gpio.c ****   else if (GPIOx == GPIOD)
  48              		.loc 1 128 0
  49 0014 294B     		ldr	r3, .L17+12
  50 0016 9842     		cmp	r0, r3
  51 0018 24D0     		beq	.L13
 129:stm_lib/src/stm32f10x_gpio.c ****   {
 130:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 131:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 132:stm_lib/src/stm32f10x_gpio.c ****   }    
 133:stm_lib/src/stm32f10x_gpio.c ****   else if (GPIOx == GPIOE)
  52              		.loc 1 133 0
  53 001a 294B     		ldr	r3, .L17+16
  54 001c 9842     		cmp	r0, r3
  55 001e 2AD0     		beq	.L14
 134:stm_lib/src/stm32f10x_gpio.c ****   {
 135:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 136:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 137:stm_lib/src/stm32f10x_gpio.c ****   } 
 138:stm_lib/src/stm32f10x_gpio.c ****   else if (GPIOx == GPIOF)
  56              		.loc 1 138 0
  57 0020 284B     		ldr	r3, .L17+20
  58 0022 9842     		cmp	r0, r3
  59 0024 30D0     		beq	.L15
 139:stm_lib/src/stm32f10x_gpio.c ****   {
 140:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 141:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 142:stm_lib/src/stm32f10x_gpio.c ****   }
 143:stm_lib/src/stm32f10x_gpio.c ****   else
 144:stm_lib/src/stm32f10x_gpio.c ****   {
 145:stm_lib/src/stm32f10x_gpio.c ****     if (GPIOx == GPIOG)
  60              		.loc 1 145 0
  61 0026 284B     		ldr	r3, .L17+24
  62 0028 9842     		cmp	r0, r3
  63 002a 36D0     		beq	.L16
  64              	.LVL1:
  65              	.L1:
  66 002c 08BD     		pop	{r3, pc}
  67              	.LVL2:
  68              	.L10:
 115:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
  69              		.loc 1 115 0
  70 002e 0121     		movs	r1, #1
  71 0030 0420     		movs	r0, #4
  72              	.LVL3:
  73 0032 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  74              	.LVL4:
 116:stm_lib/src/stm32f10x_gpio.c ****   }
  75              		.loc 1 116 0
  76 0036 0021     		movs	r1, #0
  77 0038 0420     		movs	r0, #4
  78 003a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  79              	.LVL5:
  80 003e 08BD     		pop	{r3, pc}
  81              	.LVL6:
  82              	.L11:
ARM GAS  /tmp/cc8eubUl.s 			page 5


 120:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
  83              		.loc 1 120 0
  84 0040 0121     		movs	r1, #1
  85 0042 0820     		movs	r0, #8
  86              	.LVL7:
  87 0044 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  88              	.LVL8:
 121:stm_lib/src/stm32f10x_gpio.c ****   }
  89              		.loc 1 121 0
  90 0048 0021     		movs	r1, #0
  91 004a 0820     		movs	r0, #8
  92 004c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  93              	.LVL9:
  94 0050 08BD     		pop	{r3, pc}
  95              	.LVL10:
  96              	.L12:
 125:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
  97              		.loc 1 125 0
  98 0052 0121     		movs	r1, #1
  99 0054 1020     		movs	r0, #16
 100              	.LVL11:
 101 0056 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 102              	.LVL12:
 126:stm_lib/src/stm32f10x_gpio.c ****   }
 103              		.loc 1 126 0
 104 005a 0021     		movs	r1, #0
 105 005c 1020     		movs	r0, #16
 106 005e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 107              	.LVL13:
 108 0062 08BD     		pop	{r3, pc}
 109              	.LVL14:
 110              	.L13:
 130:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 111              		.loc 1 130 0
 112 0064 0121     		movs	r1, #1
 113 0066 2020     		movs	r0, #32
 114              	.LVL15:
 115 0068 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 116              	.LVL16:
 131:stm_lib/src/stm32f10x_gpio.c ****   }    
 117              		.loc 1 131 0
 118 006c 0021     		movs	r1, #0
 119 006e 2020     		movs	r0, #32
 120 0070 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 121              	.LVL17:
 122 0074 08BD     		pop	{r3, pc}
 123              	.LVL18:
 124              	.L14:
 135:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 125              		.loc 1 135 0
 126 0076 0121     		movs	r1, #1
 127 0078 4020     		movs	r0, #64
 128              	.LVL19:
 129 007a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 130              	.LVL20:
 136:stm_lib/src/stm32f10x_gpio.c ****   } 
 131              		.loc 1 136 0
ARM GAS  /tmp/cc8eubUl.s 			page 6


 132 007e 0021     		movs	r1, #0
 133 0080 4020     		movs	r0, #64
 134 0082 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 135              	.LVL21:
 136 0086 08BD     		pop	{r3, pc}
 137              	.LVL22:
 138              	.L15:
 140:stm_lib/src/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 139              		.loc 1 140 0
 140 0088 0121     		movs	r1, #1
 141 008a 8020     		movs	r0, #128
 142              	.LVL23:
 143 008c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 144              	.LVL24:
 141:stm_lib/src/stm32f10x_gpio.c ****   }
 145              		.loc 1 141 0
 146 0090 0021     		movs	r1, #0
 147 0092 8020     		movs	r0, #128
 148 0094 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 149              	.LVL25:
 150 0098 08BD     		pop	{r3, pc}
 151              	.LVL26:
 152              	.L16:
 146:stm_lib/src/stm32f10x_gpio.c ****     {
 147:stm_lib/src/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 153              		.loc 1 147 0
 154 009a 0121     		movs	r1, #1
 155 009c 4FF48070 		mov	r0, #256
 156              	.LVL27:
 157 00a0 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 158              	.LVL28:
 148:stm_lib/src/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 159              		.loc 1 148 0
 160 00a4 0021     		movs	r1, #0
 161 00a6 4FF48070 		mov	r0, #256
 162 00aa FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 163              	.LVL29:
 149:stm_lib/src/stm32f10x_gpio.c ****     }
 150:stm_lib/src/stm32f10x_gpio.c ****   }
 151:stm_lib/src/stm32f10x_gpio.c **** }
 164              		.loc 1 151 0
 165 00ae BDE7     		b	.L1
 166              	.L18:
 167              		.align	2
 168              	.L17:
 169 00b0 00080140 		.word	1073809408
 170 00b4 000C0140 		.word	1073810432
 171 00b8 00100140 		.word	1073811456
 172 00bc 00140140 		.word	1073812480
 173 00c0 00180140 		.word	1073813504
 174 00c4 001C0140 		.word	1073814528
 175 00c8 00200140 		.word	1073815552
 176              		.cfi_endproc
 177              	.LFE56:
 179              		.section	.text.GPIO_AFIODeInit,"ax",%progbits
 180              		.align	1
 181              		.global	GPIO_AFIODeInit
ARM GAS  /tmp/cc8eubUl.s 			page 7


 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu softvfp
 187              	GPIO_AFIODeInit:
 188              	.LFB57:
 152:stm_lib/src/stm32f10x_gpio.c **** 
 153:stm_lib/src/stm32f10x_gpio.c **** /**
 154:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Deinitializes the Alternate Functions (remap, event control
 155:stm_lib/src/stm32f10x_gpio.c ****   *   and EXTI configuration) registers to their default reset values.
 156:stm_lib/src/stm32f10x_gpio.c ****   * @param  None
 157:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 158:stm_lib/src/stm32f10x_gpio.c ****   */
 159:stm_lib/src/stm32f10x_gpio.c **** void GPIO_AFIODeInit(void)
 160:stm_lib/src/stm32f10x_gpio.c **** {
 189              		.loc 1 160 0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193 0000 08B5     		push	{r3, lr}
 194              	.LCFI1:
 195              		.cfi_def_cfa_offset 8
 196              		.cfi_offset 3, -8
 197              		.cfi_offset 14, -4
 161:stm_lib/src/stm32f10x_gpio.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 198              		.loc 1 161 0
 199 0002 0121     		movs	r1, #1
 200 0004 0846     		mov	r0, r1
 201 0006 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 202              	.LVL30:
 162:stm_lib/src/stm32f10x_gpio.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 203              		.loc 1 162 0
 204 000a 0021     		movs	r1, #0
 205 000c 0120     		movs	r0, #1
 206 000e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 207              	.LVL31:
 208 0012 08BD     		pop	{r3, pc}
 209              		.cfi_endproc
 210              	.LFE57:
 212              		.section	.text.GPIO_Init,"ax",%progbits
 213              		.align	1
 214              		.global	GPIO_Init
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
 218              		.fpu softvfp
 220              	GPIO_Init:
 221              	.LFB58:
 163:stm_lib/src/stm32f10x_gpio.c **** }
 164:stm_lib/src/stm32f10x_gpio.c **** 
 165:stm_lib/src/stm32f10x_gpio.c **** /**
 166:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Initializes the GPIOx peripheral according to the specified
 167:stm_lib/src/stm32f10x_gpio.c ****   *         parameters in the GPIO_InitStruct.
 168:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 169:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
 170:stm_lib/src/stm32f10x_gpio.c ****   *         contains the configuration information for the specified GPIO peripheral.
 171:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
ARM GAS  /tmp/cc8eubUl.s 			page 8


 172:stm_lib/src/stm32f10x_gpio.c ****   */
 173:stm_lib/src/stm32f10x_gpio.c **** void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
 174:stm_lib/src/stm32f10x_gpio.c **** {
 222              		.loc 1 174 0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              		@ link register save eliminated.
 227              	.LVL32:
 228 0000 F0B4     		push	{r4, r5, r6, r7}
 229              	.LCFI2:
 230              		.cfi_def_cfa_offset 16
 231              		.cfi_offset 4, -16
 232              		.cfi_offset 5, -12
 233              		.cfi_offset 6, -8
 234              		.cfi_offset 7, -4
 235              	.LVL33:
 175:stm_lib/src/stm32f10x_gpio.c ****   uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 176:stm_lib/src/stm32f10x_gpio.c ****   uint32_t tmpreg = 0x00, pinmask = 0x00;
 177:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 178:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 179:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
 180:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
 181:stm_lib/src/stm32f10x_gpio.c ****   
 182:stm_lib/src/stm32f10x_gpio.c **** /*---------------------------- GPIO Mode Configuration -----------------------*/
 183:stm_lib/src/stm32f10x_gpio.c ****   currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 236              		.loc 1 183 0
 237 0002 CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 238 0004 03F00F02 		and	r2, r3, #15
 239 0008 1546     		mov	r5, r2
 240              	.LVL34:
 184:stm_lib/src/stm32f10x_gpio.c ****   if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 241              		.loc 1 184 0
 242 000a 13F0100F 		tst	r3, #16
 243 000e 01D0     		beq	.L22
 185:stm_lib/src/stm32f10x_gpio.c ****   { 
 186:stm_lib/src/stm32f10x_gpio.c ****     /* Check the parameters */
 187:stm_lib/src/stm32f10x_gpio.c ****     assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
 188:stm_lib/src/stm32f10x_gpio.c ****     /* Output mode */
 189:stm_lib/src/stm32f10x_gpio.c ****     currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 244              		.loc 1 189 0
 245 0010 8D78     		ldrb	r5, [r1, #2]	@ zero_extendqisi2
 246 0012 1543     		orrs	r5, r5, r2
 247              	.LVL35:
 248              	.L22:
 190:stm_lib/src/stm32f10x_gpio.c ****   }
 191:stm_lib/src/stm32f10x_gpio.c **** /*---------------------------- GPIO CRL Configuration ------------------------*/
 192:stm_lib/src/stm32f10x_gpio.c ****   /* Configure the eight low port pins */
 193:stm_lib/src/stm32f10x_gpio.c ****   if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 249              		.loc 1 193 0
 250 0014 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 251 0016 E3B1     		cbz	r3, .L23
 194:stm_lib/src/stm32f10x_gpio.c ****   {
 195:stm_lib/src/stm32f10x_gpio.c ****     tmpreg = GPIOx->CRL;
 252              		.loc 1 195 0
 253 0018 0668     		ldr	r6, [r0]
 254              	.LVL36:
ARM GAS  /tmp/cc8eubUl.s 			page 9


 196:stm_lib/src/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 255              		.loc 1 196 0
 256 001a 0023     		movs	r3, #0
 257 001c 01E0     		b	.L24
 258              	.LVL37:
 259              	.L35:
 197:stm_lib/src/stm32f10x_gpio.c ****     {
 198:stm_lib/src/stm32f10x_gpio.c ****       pos = ((uint32_t)0x01) << pinpos;
 199:stm_lib/src/stm32f10x_gpio.c ****       /* Get the port pins position */
 200:stm_lib/src/stm32f10x_gpio.c ****       currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 201:stm_lib/src/stm32f10x_gpio.c ****       if (currentpin == pos)
 202:stm_lib/src/stm32f10x_gpio.c ****       {
 203:stm_lib/src/stm32f10x_gpio.c ****         pos = pinpos << 2;
 204:stm_lib/src/stm32f10x_gpio.c ****         /* Clear the corresponding low control register bits */
 205:stm_lib/src/stm32f10x_gpio.c ****         pinmask = ((uint32_t)0x0F) << pos;
 206:stm_lib/src/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 207:stm_lib/src/stm32f10x_gpio.c ****         /* Write the mode configuration in the corresponding bits */
 208:stm_lib/src/stm32f10x_gpio.c ****         tmpreg |= (currentmode << pos);
 209:stm_lib/src/stm32f10x_gpio.c ****         /* Reset the corresponding ODR bit */
 210:stm_lib/src/stm32f10x_gpio.c ****         if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 211:stm_lib/src/stm32f10x_gpio.c ****         {
 212:stm_lib/src/stm32f10x_gpio.c ****           GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 260              		.loc 1 212 0
 261 001e 4261     		str	r2, [r0, #20]
 262              	.LVL38:
 263              	.L25:
 196:stm_lib/src/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 264              		.loc 1 196 0 discriminator 2
 265 0020 0133     		adds	r3, r3, #1
 266              	.LVL39:
 267              	.L24:
 196:stm_lib/src/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 268              		.loc 1 196 0 is_stmt 0 discriminator 1
 269 0022 072B     		cmp	r3, #7
 270 0024 14D8     		bhi	.L34
 198:stm_lib/src/stm32f10x_gpio.c ****       /* Get the port pins position */
 271              		.loc 1 198 0 is_stmt 1
 272 0026 0122     		movs	r2, #1
 273 0028 9A40     		lsls	r2, r2, r3
 274              	.LVL40:
 200:stm_lib/src/stm32f10x_gpio.c ****       if (currentpin == pos)
 275              		.loc 1 200 0
 276 002a 0C88     		ldrh	r4, [r1]
 277              	.LVL41:
 201:stm_lib/src/stm32f10x_gpio.c ****       {
 278              		.loc 1 201 0
 279 002c 32EA0404 		bics	r4, r2, r4
 280              	.LVL42:
 281 0030 F6D1     		bne	.L25
 203:stm_lib/src/stm32f10x_gpio.c ****         /* Clear the corresponding low control register bits */
 282              		.loc 1 203 0
 283 0032 9C00     		lsls	r4, r3, #2
 284              	.LVL43:
 205:stm_lib/src/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 285              		.loc 1 205 0
 286 0034 0F27     		movs	r7, #15
 287 0036 A740     		lsls	r7, r7, r4
ARM GAS  /tmp/cc8eubUl.s 			page 10


 288              	.LVL44:
 206:stm_lib/src/stm32f10x_gpio.c ****         /* Write the mode configuration in the corresponding bits */
 289              		.loc 1 206 0
 290 0038 26EA0706 		bic	r6, r6, r7
 291              	.LVL45:
 208:stm_lib/src/stm32f10x_gpio.c ****         /* Reset the corresponding ODR bit */
 292              		.loc 1 208 0
 293 003c 05FA04F4 		lsl	r4, r5, r4
 294              	.LVL46:
 295 0040 2643     		orrs	r6, r6, r4
 296              	.LVL47:
 210:stm_lib/src/stm32f10x_gpio.c ****         {
 297              		.loc 1 210 0
 298 0042 CC78     		ldrb	r4, [r1, #3]	@ zero_extendqisi2
 299 0044 282C     		cmp	r4, #40
 300 0046 EAD0     		beq	.L35
 213:stm_lib/src/stm32f10x_gpio.c ****         }
 214:stm_lib/src/stm32f10x_gpio.c ****         else
 215:stm_lib/src/stm32f10x_gpio.c ****         {
 216:stm_lib/src/stm32f10x_gpio.c ****           /* Set the corresponding ODR bit */
 217:stm_lib/src/stm32f10x_gpio.c ****           if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 301              		.loc 1 217 0
 302 0048 482C     		cmp	r4, #72
 303 004a E9D1     		bne	.L25
 218:stm_lib/src/stm32f10x_gpio.c ****           {
 219:stm_lib/src/stm32f10x_gpio.c ****             GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 304              		.loc 1 219 0
 305 004c 0261     		str	r2, [r0, #16]
 306              	.LVL48:
 307 004e E7E7     		b	.L25
 308              	.LVL49:
 309              	.L34:
 220:stm_lib/src/stm32f10x_gpio.c ****           }
 221:stm_lib/src/stm32f10x_gpio.c ****         }
 222:stm_lib/src/stm32f10x_gpio.c ****       }
 223:stm_lib/src/stm32f10x_gpio.c ****     }
 224:stm_lib/src/stm32f10x_gpio.c ****     GPIOx->CRL = tmpreg;
 310              		.loc 1 224 0
 311 0050 0660     		str	r6, [r0]
 312              	.LVL50:
 313              	.L23:
 225:stm_lib/src/stm32f10x_gpio.c ****   }
 226:stm_lib/src/stm32f10x_gpio.c **** /*---------------------------- GPIO CRH Configuration ------------------------*/
 227:stm_lib/src/stm32f10x_gpio.c ****   /* Configure the eight high port pins */
 228:stm_lib/src/stm32f10x_gpio.c ****   if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 314              		.loc 1 228 0
 315 0052 0B88     		ldrh	r3, [r1]
 316 0054 FF2B     		cmp	r3, #255
 317 0056 20D9     		bls	.L21
 229:stm_lib/src/stm32f10x_gpio.c ****   {
 230:stm_lib/src/stm32f10x_gpio.c ****     tmpreg = GPIOx->CRH;
 318              		.loc 1 230 0
 319 0058 4668     		ldr	r6, [r0, #4]
 320              	.LVL51:
 231:stm_lib/src/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 321              		.loc 1 231 0
 322 005a 0023     		movs	r3, #0
ARM GAS  /tmp/cc8eubUl.s 			page 11


 323 005c 02E0     		b	.L29
 324              	.LVL52:
 325              	.L37:
 232:stm_lib/src/stm32f10x_gpio.c ****     {
 233:stm_lib/src/stm32f10x_gpio.c ****       pos = (((uint32_t)0x01) << (pinpos + 0x08));
 234:stm_lib/src/stm32f10x_gpio.c ****       /* Get the port pins position */
 235:stm_lib/src/stm32f10x_gpio.c ****       currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 236:stm_lib/src/stm32f10x_gpio.c ****       if (currentpin == pos)
 237:stm_lib/src/stm32f10x_gpio.c ****       {
 238:stm_lib/src/stm32f10x_gpio.c ****         pos = pinpos << 2;
 239:stm_lib/src/stm32f10x_gpio.c ****         /* Clear the corresponding high control register bits */
 240:stm_lib/src/stm32f10x_gpio.c ****         pinmask = ((uint32_t)0x0F) << pos;
 241:stm_lib/src/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 242:stm_lib/src/stm32f10x_gpio.c ****         /* Write the mode configuration in the corresponding bits */
 243:stm_lib/src/stm32f10x_gpio.c ****         tmpreg |= (currentmode << pos);
 244:stm_lib/src/stm32f10x_gpio.c ****         /* Reset the corresponding ODR bit */
 245:stm_lib/src/stm32f10x_gpio.c ****         if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 246:stm_lib/src/stm32f10x_gpio.c ****         {
 247:stm_lib/src/stm32f10x_gpio.c ****           GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 326              		.loc 1 247 0
 327 005e 4261     		str	r2, [r0, #20]
 328              	.LVL53:
 329 0060 15E0     		b	.L31
 330              	.LVL54:
 331              	.L30:
 231:stm_lib/src/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 332              		.loc 1 231 0 discriminator 2
 333 0062 0133     		adds	r3, r3, #1
 334              	.LVL55:
 335              	.L29:
 231:stm_lib/src/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 336              		.loc 1 231 0 is_stmt 0 discriminator 1
 337 0064 072B     		cmp	r3, #7
 338 0066 17D8     		bhi	.L36
 233:stm_lib/src/stm32f10x_gpio.c ****       /* Get the port pins position */
 339              		.loc 1 233 0 is_stmt 1
 340 0068 03F10804 		add	r4, r3, #8
 341 006c 0122     		movs	r2, #1
 342 006e A240     		lsls	r2, r2, r4
 343              	.LVL56:
 235:stm_lib/src/stm32f10x_gpio.c ****       if (currentpin == pos)
 344              		.loc 1 235 0
 345 0070 0C88     		ldrh	r4, [r1]
 346              	.LVL57:
 236:stm_lib/src/stm32f10x_gpio.c ****       {
 347              		.loc 1 236 0
 348 0072 32EA0404 		bics	r4, r2, r4
 349              	.LVL58:
 350 0076 F4D1     		bne	.L30
 238:stm_lib/src/stm32f10x_gpio.c ****         /* Clear the corresponding high control register bits */
 351              		.loc 1 238 0
 352 0078 9C00     		lsls	r4, r3, #2
 353              	.LVL59:
 240:stm_lib/src/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 354              		.loc 1 240 0
 355 007a 0F27     		movs	r7, #15
 356 007c A740     		lsls	r7, r7, r4
ARM GAS  /tmp/cc8eubUl.s 			page 12


 357              	.LVL60:
 241:stm_lib/src/stm32f10x_gpio.c ****         /* Write the mode configuration in the corresponding bits */
 358              		.loc 1 241 0
 359 007e 26EA0706 		bic	r6, r6, r7
 360              	.LVL61:
 243:stm_lib/src/stm32f10x_gpio.c ****         /* Reset the corresponding ODR bit */
 361              		.loc 1 243 0
 362 0082 05FA04F4 		lsl	r4, r5, r4
 363              	.LVL62:
 364 0086 2643     		orrs	r6, r6, r4
 365              	.LVL63:
 245:stm_lib/src/stm32f10x_gpio.c ****         {
 366              		.loc 1 245 0
 367 0088 CC78     		ldrb	r4, [r1, #3]	@ zero_extendqisi2
 368 008a 282C     		cmp	r4, #40
 369 008c E7D0     		beq	.L37
 370              	.LVL64:
 371              	.L31:
 248:stm_lib/src/stm32f10x_gpio.c ****         }
 249:stm_lib/src/stm32f10x_gpio.c ****         /* Set the corresponding ODR bit */
 250:stm_lib/src/stm32f10x_gpio.c ****         if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 372              		.loc 1 250 0
 373 008e CC78     		ldrb	r4, [r1, #3]	@ zero_extendqisi2
 374 0090 482C     		cmp	r4, #72
 375 0092 E6D1     		bne	.L30
 251:stm_lib/src/stm32f10x_gpio.c ****         {
 252:stm_lib/src/stm32f10x_gpio.c ****           GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 376              		.loc 1 252 0
 377 0094 0261     		str	r2, [r0, #16]
 378 0096 E4E7     		b	.L30
 379              	.LVL65:
 380              	.L36:
 253:stm_lib/src/stm32f10x_gpio.c ****         }
 254:stm_lib/src/stm32f10x_gpio.c ****       }
 255:stm_lib/src/stm32f10x_gpio.c ****     }
 256:stm_lib/src/stm32f10x_gpio.c ****     GPIOx->CRH = tmpreg;
 381              		.loc 1 256 0
 382 0098 4660     		str	r6, [r0, #4]
 383              	.LVL66:
 384              	.L21:
 257:stm_lib/src/stm32f10x_gpio.c ****   }
 258:stm_lib/src/stm32f10x_gpio.c **** }
 385              		.loc 1 258 0
 386 009a F0BC     		pop	{r4, r5, r6, r7}
 387              	.LCFI3:
 388              		.cfi_restore 7
 389              		.cfi_restore 6
 390              		.cfi_restore 5
 391              		.cfi_restore 4
 392              		.cfi_def_cfa_offset 0
 393              	.LVL67:
 394 009c 7047     		bx	lr
 395              		.cfi_endproc
 396              	.LFE58:
 398              		.section	.text.GPIO_StructInit,"ax",%progbits
 399              		.align	1
 400              		.global	GPIO_StructInit
ARM GAS  /tmp/cc8eubUl.s 			page 13


 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 404              		.fpu softvfp
 406              	GPIO_StructInit:
 407              	.LFB59:
 259:stm_lib/src/stm32f10x_gpio.c **** 
 260:stm_lib/src/stm32f10x_gpio.c **** /**
 261:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Fills each GPIO_InitStruct member with its default value.
 262:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
 263:stm_lib/src/stm32f10x_gpio.c ****   *         be initialized.
 264:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 265:stm_lib/src/stm32f10x_gpio.c ****   */
 266:stm_lib/src/stm32f10x_gpio.c **** void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
 267:stm_lib/src/stm32f10x_gpio.c **** {
 408              		.loc 1 267 0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 413              	.LVL68:
 268:stm_lib/src/stm32f10x_gpio.c ****   /* Reset GPIO init structure parameters values */
 269:stm_lib/src/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 414              		.loc 1 269 0
 415 0000 4FF6FF73 		movw	r3, #65535
 416 0004 0380     		strh	r3, [r0]	@ movhi
 270:stm_lib/src/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 417              		.loc 1 270 0
 418 0006 0223     		movs	r3, #2
 419 0008 8370     		strb	r3, [r0, #2]
 271:stm_lib/src/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 420              		.loc 1 271 0
 421 000a 0423     		movs	r3, #4
 422 000c C370     		strb	r3, [r0, #3]
 423 000e 7047     		bx	lr
 424              		.cfi_endproc
 425              	.LFE59:
 427              		.section	.text.GPIO_ReadInputDataBit,"ax",%progbits
 428              		.align	1
 429              		.global	GPIO_ReadInputDataBit
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 433              		.fpu softvfp
 435              	GPIO_ReadInputDataBit:
 436              	.LFB60:
 272:stm_lib/src/stm32f10x_gpio.c **** }
 273:stm_lib/src/stm32f10x_gpio.c **** 
 274:stm_lib/src/stm32f10x_gpio.c **** /**
 275:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Reads the specified input port pin.
 276:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 277:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_Pin:  specifies the port bit to read.
 278:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be GPIO_Pin_x where x can be (0..15).
 279:stm_lib/src/stm32f10x_gpio.c ****   * @retval The input port pin value.
 280:stm_lib/src/stm32f10x_gpio.c ****   */
 281:stm_lib/src/stm32f10x_gpio.c **** uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 282:stm_lib/src/stm32f10x_gpio.c **** {
ARM GAS  /tmp/cc8eubUl.s 			page 14


 437              		.loc 1 282 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 442              	.LVL69:
 283:stm_lib/src/stm32f10x_gpio.c ****   uint8_t bitstatus = 0x00;
 284:stm_lib/src/stm32f10x_gpio.c ****   
 285:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 286:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 287:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
 288:stm_lib/src/stm32f10x_gpio.c ****   
 289:stm_lib/src/stm32f10x_gpio.c ****   if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 443              		.loc 1 289 0
 444 0000 8368     		ldr	r3, [r0, #8]
 445 0002 1942     		tst	r1, r3
 446 0004 01D1     		bne	.L42
 290:stm_lib/src/stm32f10x_gpio.c ****   {
 291:stm_lib/src/stm32f10x_gpio.c ****     bitstatus = (uint8_t)Bit_SET;
 292:stm_lib/src/stm32f10x_gpio.c ****   }
 293:stm_lib/src/stm32f10x_gpio.c ****   else
 294:stm_lib/src/stm32f10x_gpio.c ****   {
 295:stm_lib/src/stm32f10x_gpio.c ****     bitstatus = (uint8_t)Bit_RESET;
 447              		.loc 1 295 0
 448 0006 0020     		movs	r0, #0
 449              	.LVL70:
 296:stm_lib/src/stm32f10x_gpio.c ****   }
 297:stm_lib/src/stm32f10x_gpio.c ****   return bitstatus;
 298:stm_lib/src/stm32f10x_gpio.c **** }
 450              		.loc 1 298 0
 451 0008 7047     		bx	lr
 452              	.LVL71:
 453              	.L42:
 291:stm_lib/src/stm32f10x_gpio.c ****   }
 454              		.loc 1 291 0
 455 000a 0120     		movs	r0, #1
 456              	.LVL72:
 457 000c 7047     		bx	lr
 458              		.cfi_endproc
 459              	.LFE60:
 461              		.section	.text.GPIO_ReadInputData,"ax",%progbits
 462              		.align	1
 463              		.global	GPIO_ReadInputData
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 467              		.fpu softvfp
 469              	GPIO_ReadInputData:
 470              	.LFB61:
 299:stm_lib/src/stm32f10x_gpio.c **** 
 300:stm_lib/src/stm32f10x_gpio.c **** /**
 301:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Reads the specified GPIO input data port.
 302:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 303:stm_lib/src/stm32f10x_gpio.c ****   * @retval GPIO input data port value.
 304:stm_lib/src/stm32f10x_gpio.c ****   */
 305:stm_lib/src/stm32f10x_gpio.c **** uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
 306:stm_lib/src/stm32f10x_gpio.c **** {
ARM GAS  /tmp/cc8eubUl.s 			page 15


 471              		.loc 1 306 0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 476              	.LVL73:
 307:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 308:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 309:stm_lib/src/stm32f10x_gpio.c ****   
 310:stm_lib/src/stm32f10x_gpio.c ****   return ((uint16_t)GPIOx->IDR);
 477              		.loc 1 310 0
 478 0000 8068     		ldr	r0, [r0, #8]
 479              	.LVL74:
 311:stm_lib/src/stm32f10x_gpio.c **** }
 480              		.loc 1 311 0
 481 0002 80B2     		uxth	r0, r0
 482 0004 7047     		bx	lr
 483              		.cfi_endproc
 484              	.LFE61:
 486              		.section	.text.GPIO_ReadOutputDataBit,"ax",%progbits
 487              		.align	1
 488              		.global	GPIO_ReadOutputDataBit
 489              		.syntax unified
 490              		.thumb
 491              		.thumb_func
 492              		.fpu softvfp
 494              	GPIO_ReadOutputDataBit:
 495              	.LFB62:
 312:stm_lib/src/stm32f10x_gpio.c **** 
 313:stm_lib/src/stm32f10x_gpio.c **** /**
 314:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Reads the specified output data port bit.
 315:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 316:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_Pin:  specifies the port bit to read.
 317:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be GPIO_Pin_x where x can be (0..15).
 318:stm_lib/src/stm32f10x_gpio.c ****   * @retval The output port pin value.
 319:stm_lib/src/stm32f10x_gpio.c ****   */
 320:stm_lib/src/stm32f10x_gpio.c **** uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 321:stm_lib/src/stm32f10x_gpio.c **** {
 496              		.loc 1 321 0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		@ link register save eliminated.
 501              	.LVL75:
 322:stm_lib/src/stm32f10x_gpio.c ****   uint8_t bitstatus = 0x00;
 323:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 324:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 325:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
 326:stm_lib/src/stm32f10x_gpio.c ****   
 327:stm_lib/src/stm32f10x_gpio.c ****   if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 502              		.loc 1 327 0
 503 0000 C368     		ldr	r3, [r0, #12]
 504 0002 1942     		tst	r1, r3
 505 0004 01D1     		bne	.L47
 328:stm_lib/src/stm32f10x_gpio.c ****   {
 329:stm_lib/src/stm32f10x_gpio.c ****     bitstatus = (uint8_t)Bit_SET;
 330:stm_lib/src/stm32f10x_gpio.c ****   }
ARM GAS  /tmp/cc8eubUl.s 			page 16


 331:stm_lib/src/stm32f10x_gpio.c ****   else
 332:stm_lib/src/stm32f10x_gpio.c ****   {
 333:stm_lib/src/stm32f10x_gpio.c ****     bitstatus = (uint8_t)Bit_RESET;
 506              		.loc 1 333 0
 507 0006 0020     		movs	r0, #0
 508              	.LVL76:
 334:stm_lib/src/stm32f10x_gpio.c ****   }
 335:stm_lib/src/stm32f10x_gpio.c ****   return bitstatus;
 336:stm_lib/src/stm32f10x_gpio.c **** }
 509              		.loc 1 336 0
 510 0008 7047     		bx	lr
 511              	.LVL77:
 512              	.L47:
 329:stm_lib/src/stm32f10x_gpio.c ****   }
 513              		.loc 1 329 0
 514 000a 0120     		movs	r0, #1
 515              	.LVL78:
 516 000c 7047     		bx	lr
 517              		.cfi_endproc
 518              	.LFE62:
 520              		.section	.text.GPIO_ReadOutputData,"ax",%progbits
 521              		.align	1
 522              		.global	GPIO_ReadOutputData
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 526              		.fpu softvfp
 528              	GPIO_ReadOutputData:
 529              	.LFB63:
 337:stm_lib/src/stm32f10x_gpio.c **** 
 338:stm_lib/src/stm32f10x_gpio.c **** /**
 339:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Reads the specified GPIO output data port.
 340:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 341:stm_lib/src/stm32f10x_gpio.c ****   * @retval GPIO output data port value.
 342:stm_lib/src/stm32f10x_gpio.c ****   */
 343:stm_lib/src/stm32f10x_gpio.c **** uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
 344:stm_lib/src/stm32f10x_gpio.c **** {
 530              		.loc 1 344 0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 0
 533              		@ frame_needed = 0, uses_anonymous_args = 0
 534              		@ link register save eliminated.
 535              	.LVL79:
 345:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 346:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 347:stm_lib/src/stm32f10x_gpio.c ****     
 348:stm_lib/src/stm32f10x_gpio.c ****   return ((uint16_t)GPIOx->ODR);
 536              		.loc 1 348 0
 537 0000 C068     		ldr	r0, [r0, #12]
 538              	.LVL80:
 349:stm_lib/src/stm32f10x_gpio.c **** }
 539              		.loc 1 349 0
 540 0002 80B2     		uxth	r0, r0
 541 0004 7047     		bx	lr
 542              		.cfi_endproc
 543              	.LFE63:
 545              		.section	.text.GPIO_SetBits,"ax",%progbits
ARM GAS  /tmp/cc8eubUl.s 			page 17


 546              		.align	1
 547              		.global	GPIO_SetBits
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 551              		.fpu softvfp
 553              	GPIO_SetBits:
 554              	.LFB64:
 350:stm_lib/src/stm32f10x_gpio.c **** 
 351:stm_lib/src/stm32f10x_gpio.c **** /**
 352:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Sets the selected data port bits.
 353:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 354:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_Pin: specifies the port bits to be written.
 355:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 356:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 357:stm_lib/src/stm32f10x_gpio.c ****   */
 358:stm_lib/src/stm32f10x_gpio.c **** void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 359:stm_lib/src/stm32f10x_gpio.c **** {
 555              		.loc 1 359 0
 556              		.cfi_startproc
 557              		@ args = 0, pretend = 0, frame = 0
 558              		@ frame_needed = 0, uses_anonymous_args = 0
 559              		@ link register save eliminated.
 560              	.LVL81:
 360:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 361:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 362:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 363:stm_lib/src/stm32f10x_gpio.c ****   
 364:stm_lib/src/stm32f10x_gpio.c ****   GPIOx->BSRR = GPIO_Pin;
 561              		.loc 1 364 0
 562 0000 0161     		str	r1, [r0, #16]
 563 0002 7047     		bx	lr
 564              		.cfi_endproc
 565              	.LFE64:
 567              		.section	.text.GPIO_ResetBits,"ax",%progbits
 568              		.align	1
 569              		.global	GPIO_ResetBits
 570              		.syntax unified
 571              		.thumb
 572              		.thumb_func
 573              		.fpu softvfp
 575              	GPIO_ResetBits:
 576              	.LFB65:
 365:stm_lib/src/stm32f10x_gpio.c **** }
 366:stm_lib/src/stm32f10x_gpio.c **** 
 367:stm_lib/src/stm32f10x_gpio.c **** /**
 368:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Clears the selected data port bits.
 369:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 370:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_Pin: specifies the port bits to be written.
 371:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 372:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 373:stm_lib/src/stm32f10x_gpio.c ****   */
 374:stm_lib/src/stm32f10x_gpio.c **** void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 375:stm_lib/src/stm32f10x_gpio.c **** {
 577              		.loc 1 375 0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc8eubUl.s 			page 18


 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581              		@ link register save eliminated.
 582              	.LVL82:
 376:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 377:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 378:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 379:stm_lib/src/stm32f10x_gpio.c ****   
 380:stm_lib/src/stm32f10x_gpio.c ****   GPIOx->BRR = GPIO_Pin;
 583              		.loc 1 380 0
 584 0000 4161     		str	r1, [r0, #20]
 585 0002 7047     		bx	lr
 586              		.cfi_endproc
 587              	.LFE65:
 589              		.section	.text.GPIO_WriteBit,"ax",%progbits
 590              		.align	1
 591              		.global	GPIO_WriteBit
 592              		.syntax unified
 593              		.thumb
 594              		.thumb_func
 595              		.fpu softvfp
 597              	GPIO_WriteBit:
 598              	.LFB66:
 381:stm_lib/src/stm32f10x_gpio.c **** }
 382:stm_lib/src/stm32f10x_gpio.c **** 
 383:stm_lib/src/stm32f10x_gpio.c **** /**
 384:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Sets or clears the selected data port bit.
 385:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 386:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 387:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be one of GPIO_Pin_x where x can be (0..15).
 388:stm_lib/src/stm32f10x_gpio.c ****   * @param  BitVal: specifies the value to be written to the selected bit.
 389:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be one of the BitAction enum values:
 390:stm_lib/src/stm32f10x_gpio.c ****   *     @arg Bit_RESET: to clear the port pin
 391:stm_lib/src/stm32f10x_gpio.c ****   *     @arg Bit_SET: to set the port pin
 392:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 393:stm_lib/src/stm32f10x_gpio.c ****   */
 394:stm_lib/src/stm32f10x_gpio.c **** void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
 395:stm_lib/src/stm32f10x_gpio.c **** {
 599              		.loc 1 395 0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              		@ link register save eliminated.
 604              	.LVL83:
 396:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 397:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 398:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
 399:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
 400:stm_lib/src/stm32f10x_gpio.c ****   
 401:stm_lib/src/stm32f10x_gpio.c ****   if (BitVal != Bit_RESET)
 605              		.loc 1 401 0
 606 0000 0AB9     		cbnz	r2, .L54
 402:stm_lib/src/stm32f10x_gpio.c ****   {
 403:stm_lib/src/stm32f10x_gpio.c ****     GPIOx->BSRR = GPIO_Pin;
 404:stm_lib/src/stm32f10x_gpio.c ****   }
 405:stm_lib/src/stm32f10x_gpio.c ****   else
 406:stm_lib/src/stm32f10x_gpio.c ****   {
 407:stm_lib/src/stm32f10x_gpio.c ****     GPIOx->BRR = GPIO_Pin;
ARM GAS  /tmp/cc8eubUl.s 			page 19


 607              		.loc 1 407 0
 608 0002 4161     		str	r1, [r0, #20]
 609 0004 7047     		bx	lr
 610              	.L54:
 403:stm_lib/src/stm32f10x_gpio.c ****   }
 611              		.loc 1 403 0
 612 0006 0161     		str	r1, [r0, #16]
 613 0008 7047     		bx	lr
 614              		.cfi_endproc
 615              	.LFE66:
 617              		.section	.text.GPIO_Write,"ax",%progbits
 618              		.align	1
 619              		.global	GPIO_Write
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 623              		.fpu softvfp
 625              	GPIO_Write:
 626              	.LFB67:
 408:stm_lib/src/stm32f10x_gpio.c ****   }
 409:stm_lib/src/stm32f10x_gpio.c **** }
 410:stm_lib/src/stm32f10x_gpio.c **** 
 411:stm_lib/src/stm32f10x_gpio.c **** /**
 412:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Writes data to the specified GPIO data port.
 413:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 414:stm_lib/src/stm32f10x_gpio.c ****   * @param  PortVal: specifies the value to be written to the port output data register.
 415:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 416:stm_lib/src/stm32f10x_gpio.c ****   */
 417:stm_lib/src/stm32f10x_gpio.c **** void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
 418:stm_lib/src/stm32f10x_gpio.c **** {
 627              		.loc 1 418 0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		@ link register save eliminated.
 632              	.LVL84:
 419:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 420:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 421:stm_lib/src/stm32f10x_gpio.c ****   
 422:stm_lib/src/stm32f10x_gpio.c ****   GPIOx->ODR = PortVal;
 633              		.loc 1 422 0
 634 0000 C160     		str	r1, [r0, #12]
 635 0002 7047     		bx	lr
 636              		.cfi_endproc
 637              	.LFE67:
 639              		.section	.text.GPIO_PinLockConfig,"ax",%progbits
 640              		.align	1
 641              		.global	GPIO_PinLockConfig
 642              		.syntax unified
 643              		.thumb
 644              		.thumb_func
 645              		.fpu softvfp
 647              	GPIO_PinLockConfig:
 648              	.LFB68:
 423:stm_lib/src/stm32f10x_gpio.c **** }
 424:stm_lib/src/stm32f10x_gpio.c **** 
 425:stm_lib/src/stm32f10x_gpio.c **** /**
ARM GAS  /tmp/cc8eubUl.s 			page 20


 426:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Locks GPIO Pins configuration registers.
 427:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 428:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 429:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 430:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 431:stm_lib/src/stm32f10x_gpio.c ****   */
 432:stm_lib/src/stm32f10x_gpio.c **** void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 433:stm_lib/src/stm32f10x_gpio.c **** {
 649              		.loc 1 433 0
 650              		.cfi_startproc
 651              		@ args = 0, pretend = 0, frame = 0
 652              		@ frame_needed = 0, uses_anonymous_args = 0
 653              		@ link register save eliminated.
 654              	.LVL85:
 434:stm_lib/src/stm32f10x_gpio.c ****   uint32_t tmp = 0x00010000;
 435:stm_lib/src/stm32f10x_gpio.c ****   
 436:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 437:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 438:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 439:stm_lib/src/stm32f10x_gpio.c ****   
 440:stm_lib/src/stm32f10x_gpio.c ****   tmp |= GPIO_Pin;
 655              		.loc 1 440 0
 656 0000 41F48033 		orr	r3, r1, #65536
 657              	.LVL86:
 441:stm_lib/src/stm32f10x_gpio.c ****   /* Set LCKK bit */
 442:stm_lib/src/stm32f10x_gpio.c ****   GPIOx->LCKR = tmp;
 658              		.loc 1 442 0
 659 0004 8361     		str	r3, [r0, #24]
 443:stm_lib/src/stm32f10x_gpio.c ****   /* Reset LCKK bit */
 444:stm_lib/src/stm32f10x_gpio.c ****   GPIOx->LCKR =  GPIO_Pin;
 660              		.loc 1 444 0
 661 0006 8161     		str	r1, [r0, #24]
 445:stm_lib/src/stm32f10x_gpio.c ****   /* Set LCKK bit */
 446:stm_lib/src/stm32f10x_gpio.c ****   GPIOx->LCKR = tmp;
 662              		.loc 1 446 0
 663 0008 8361     		str	r3, [r0, #24]
 447:stm_lib/src/stm32f10x_gpio.c ****   /* Read LCKK bit*/
 448:stm_lib/src/stm32f10x_gpio.c ****   tmp = GPIOx->LCKR;
 664              		.loc 1 448 0
 665 000a 8369     		ldr	r3, [r0, #24]
 666              	.LVL87:
 449:stm_lib/src/stm32f10x_gpio.c ****   /* Read LCKK bit*/
 450:stm_lib/src/stm32f10x_gpio.c ****   tmp = GPIOx->LCKR;
 667              		.loc 1 450 0
 668 000c 8369     		ldr	r3, [r0, #24]
 669 000e 7047     		bx	lr
 670              		.cfi_endproc
 671              	.LFE68:
 673              		.section	.text.GPIO_EventOutputConfig,"ax",%progbits
 674              		.align	1
 675              		.global	GPIO_EventOutputConfig
 676              		.syntax unified
 677              		.thumb
 678              		.thumb_func
 679              		.fpu softvfp
 681              	GPIO_EventOutputConfig:
 682              	.LFB69:
ARM GAS  /tmp/cc8eubUl.s 			page 21


 451:stm_lib/src/stm32f10x_gpio.c **** }
 452:stm_lib/src/stm32f10x_gpio.c **** 
 453:stm_lib/src/stm32f10x_gpio.c **** /**
 454:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Selects the GPIO pin used as Event output.
 455:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_PortSource: selects the GPIO port to be used as source
 456:stm_lib/src/stm32f10x_gpio.c ****   *   for Event output.
 457:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be GPIO_PortSourceGPIOx where x can be (A..E).
 458:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_PinSource: specifies the pin for the Event output.
 459:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be GPIO_PinSourcex where x can be (0..15).
 460:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 461:stm_lib/src/stm32f10x_gpio.c ****   */
 462:stm_lib/src/stm32f10x_gpio.c **** void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
 463:stm_lib/src/stm32f10x_gpio.c **** {
 683              		.loc 1 463 0
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 0
 686              		@ frame_needed = 0, uses_anonymous_args = 0
 687              		@ link register save eliminated.
 688              	.LVL88:
 464:stm_lib/src/stm32f10x_gpio.c ****   uint32_t tmpreg = 0x00;
 465:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 466:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
 467:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
 468:stm_lib/src/stm32f10x_gpio.c ****     
 469:stm_lib/src/stm32f10x_gpio.c ****   tmpreg = AFIO->EVCR;
 689              		.loc 1 469 0
 690 0000 054A     		ldr	r2, .L58
 691 0002 1368     		ldr	r3, [r2]
 692              	.LVL89:
 470:stm_lib/src/stm32f10x_gpio.c ****   /* Clear the PORT[6:4] and PIN[3:0] bits */
 471:stm_lib/src/stm32f10x_gpio.c ****   tmpreg &= EVCR_PORTPINCONFIG_MASK;
 693              		.loc 1 471 0
 694 0004 23F07F03 		bic	r3, r3, #127
 695              	.LVL90:
 696 0008 1B04     		lsls	r3, r3, #16
 697 000a 1B0C     		lsrs	r3, r3, #16
 698              	.LVL91:
 472:stm_lib/src/stm32f10x_gpio.c ****   tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
 699              		.loc 1 472 0
 700 000c 43EA0010 		orr	r0, r3, r0, lsl #4
 701              	.LVL92:
 473:stm_lib/src/stm32f10x_gpio.c ****   tmpreg |= GPIO_PinSource;
 702              		.loc 1 473 0
 703 0010 0843     		orrs	r0, r0, r1
 704              	.LVL93:
 474:stm_lib/src/stm32f10x_gpio.c ****   AFIO->EVCR = tmpreg;
 705              		.loc 1 474 0
 706 0012 1060     		str	r0, [r2]
 707 0014 7047     		bx	lr
 708              	.L59:
 709 0016 00BF     		.align	2
 710              	.L58:
 711 0018 00000140 		.word	1073807360
 712              		.cfi_endproc
 713              	.LFE69:
 715              		.section	.text.GPIO_EventOutputCmd,"ax",%progbits
 716              		.align	1
ARM GAS  /tmp/cc8eubUl.s 			page 22


 717              		.global	GPIO_EventOutputCmd
 718              		.syntax unified
 719              		.thumb
 720              		.thumb_func
 721              		.fpu softvfp
 723              	GPIO_EventOutputCmd:
 724              	.LFB70:
 475:stm_lib/src/stm32f10x_gpio.c **** }
 476:stm_lib/src/stm32f10x_gpio.c **** 
 477:stm_lib/src/stm32f10x_gpio.c **** /**
 478:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Enables or disables the Event Output.
 479:stm_lib/src/stm32f10x_gpio.c ****   * @param  NewState: new state of the Event output.
 480:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be: ENABLE or DISABLE.
 481:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 482:stm_lib/src/stm32f10x_gpio.c ****   */
 483:stm_lib/src/stm32f10x_gpio.c **** void GPIO_EventOutputCmd(FunctionalState NewState)
 484:stm_lib/src/stm32f10x_gpio.c **** {
 725              		.loc 1 484 0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 0
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 730              	.LVL94:
 485:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 486:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 487:stm_lib/src/stm32f10x_gpio.c ****   
 488:stm_lib/src/stm32f10x_gpio.c ****   *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 731              		.loc 1 488 0
 732 0000 014B     		ldr	r3, .L61
 733 0002 1860     		str	r0, [r3]
 734 0004 7047     		bx	lr
 735              	.L62:
 736 0006 00BF     		.align	2
 737              	.L61:
 738 0008 1C002042 		.word	1109393436
 739              		.cfi_endproc
 740              	.LFE70:
 742              		.section	.text.GPIO_PinRemapConfig,"ax",%progbits
 743              		.align	1
 744              		.global	GPIO_PinRemapConfig
 745              		.syntax unified
 746              		.thumb
 747              		.thumb_func
 748              		.fpu softvfp
 750              	GPIO_PinRemapConfig:
 751              	.LFB71:
 489:stm_lib/src/stm32f10x_gpio.c **** }
 490:stm_lib/src/stm32f10x_gpio.c **** 
 491:stm_lib/src/stm32f10x_gpio.c **** /**
 492:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Changes the mapping of the specified pin.
 493:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_Remap: selects the pin to remap.
 494:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be one of the following values:
 495:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_SPI1             : SPI1 Alternate Function mapping
 496:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_I2C1             : I2C1 Alternate Function mapping
 497:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_USART1           : USART1 Alternate Function mapping
 498:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_USART2           : USART2 Alternate Function mapping
 499:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_PartialRemap_USART3    : USART3 Partial Alternate Function mapping
ARM GAS  /tmp/cc8eubUl.s 			page 23


 500:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_FullRemap_USART3       : USART3 Full Alternate Function mapping
 501:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_PartialRemap_TIM1      : TIM1 Partial Alternate Function mapping
 502:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_FullRemap_TIM1         : TIM1 Full Alternate Function mapping
 503:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_PartialRemap1_TIM2     : TIM2 Partial1 Alternate Function mapping
 504:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_PartialRemap2_TIM2     : TIM2 Partial2 Alternate Function mapping
 505:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_FullRemap_TIM2         : TIM2 Full Alternate Function mapping
 506:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_PartialRemap_TIM3      : TIM3 Partial Alternate Function mapping
 507:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_FullRemap_TIM3         : TIM3 Full Alternate Function mapping
 508:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM4             : TIM4 Alternate Function mapping
 509:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap1_CAN1            : CAN1 Alternate Function mapping
 510:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap2_CAN1            : CAN1 Alternate Function mapping
 511:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_PD01             : PD01 Alternate Function mapping
 512:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM5CH4_LSI      : LSI connected to TIM5 Channel4 input capture for calibra
 513:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_ADC1_ETRGINJ     : ADC1 External Trigger Injected Conversion remapping
 514:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_ADC1_ETRGREG     : ADC1 External Trigger Regular Conversion remapping
 515:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_ADC2_ETRGINJ     : ADC2 External Trigger Injected Conversion remapping
 516:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_ADC2_ETRGREG     : ADC2 External Trigger Regular Conversion remapping
 517:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_ETH              : Ethernet remapping (only for Connectivity line devices)
 518:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_CAN2             : CAN2 remapping (only for Connectivity line devices)
 519:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_SWJ_NoJTRST      : Full SWJ Enabled (JTAG-DP + SW-DP) but without JTRST
 520:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_SWJ_JTAGDisable  : JTAG-DP Disabled and SW-DP Enabled
 521:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_SWJ_Disable      : Full SWJ Disabled (JTAG-DP + SW-DP)
 522:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_SPI3             : SPI3/I2S3 Alternate Function mapping (only for Connectiv
 523:stm_lib/src/stm32f10x_gpio.c ****   *                                        When the SPI3/I2S3 is remapped using this function, the 
 524:stm_lib/src/stm32f10x_gpio.c ****   *                                        to Full SWJ Enabled (JTAG-DP + SW-DP) but without JTRST.
 525:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM2ITR1_PTP_SOF : Ethernet PTP output or USB OTG SOF (Start of Frame) conn
 526:stm_lib/src/stm32f10x_gpio.c ****   *                                        to TIM2 Internal Trigger 1 for calibration (only for Con
 527:stm_lib/src/stm32f10x_gpio.c ****   *                                        If the GPIO_Remap_TIM2ITR1_PTP_SOF is enabled the TIM2 I
 528:stm_lib/src/stm32f10x_gpio.c ****   *                                        Ethernet PTP output. When Reset TIM2 ITR1 is connected t
 529:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_PTP_PPS          : Ethernet MAC PPS_PTS output on PB05 (only for Connectivi
 530:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM15            : TIM15 Alternate Function mapping (only for Value line de
 531:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM16            : TIM16 Alternate Function mapping (only for Value line de
 532:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM17            : TIM17 Alternate Function mapping (only for Value line de
 533:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_CEC              : CEC Alternate Function mapping (only for Value line devi
 534:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM1_DMA         : TIM1 DMA requests mapping (only for Value line devices)
 535:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM9             : TIM9 Alternate Function mapping (only for XL-density dev
 536:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM10            : TIM10 Alternate Function mapping (only for XL-density de
 537:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM11            : TIM11 Alternate Function mapping (only for XL-density de
 538:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM13            : TIM13 Alternate Function mapping (only for High density 
 539:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM14            : TIM14 Alternate Function mapping (only for High density 
 540:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_FSMC_NADV        : FSMC_NADV Alternate Function mapping (only for High dens
 541:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM67_DAC_DMA    : TIM6/TIM7 and DAC DMA requests remapping (only for High 
 542:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM12            : TIM12 Alternate Function mapping (only for High density 
 543:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_MISC             : Miscellaneous Remap (DMA2 Channel5 Position and DAC Trig
 544:stm_lib/src/stm32f10x_gpio.c ****   *                                        only for High density Value line devices)     
 545:stm_lib/src/stm32f10x_gpio.c ****   * @param  NewState: new state of the port pin remapping.
 546:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be: ENABLE or DISABLE.
 547:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 548:stm_lib/src/stm32f10x_gpio.c ****   */
 549:stm_lib/src/stm32f10x_gpio.c **** void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
 550:stm_lib/src/stm32f10x_gpio.c **** {
 752              		.loc 1 550 0
 753              		.cfi_startproc
 754              		@ args = 0, pretend = 0, frame = 0
 755              		@ frame_needed = 0, uses_anonymous_args = 0
 756              		@ link register save eliminated.
 757              	.LVL95:
ARM GAS  /tmp/cc8eubUl.s 			page 24


 758 0000 30B4     		push	{r4, r5}
 759              	.LCFI4:
 760              		.cfi_def_cfa_offset 8
 761              		.cfi_offset 4, -8
 762              		.cfi_offset 5, -4
 763              	.LVL96:
 551:stm_lib/src/stm32f10x_gpio.c ****   uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 552:stm_lib/src/stm32f10x_gpio.c **** 
 553:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 554:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_REMAP(GPIO_Remap));
 555:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));  
 556:stm_lib/src/stm32f10x_gpio.c ****   
 557:stm_lib/src/stm32f10x_gpio.c ****   if((GPIO_Remap & 0x80000000) == 0x80000000)
 764              		.loc 1 557 0
 765 0002 0028     		cmp	r0, #0
 766 0004 1DDB     		blt	.L73
 558:stm_lib/src/stm32f10x_gpio.c ****   {
 559:stm_lib/src/stm32f10x_gpio.c ****     tmpreg = AFIO->MAPR2;
 560:stm_lib/src/stm32f10x_gpio.c ****   }
 561:stm_lib/src/stm32f10x_gpio.c ****   else
 562:stm_lib/src/stm32f10x_gpio.c ****   {
 563:stm_lib/src/stm32f10x_gpio.c ****     tmpreg = AFIO->MAPR;
 767              		.loc 1 563 0
 768 0006 1A4B     		ldr	r3, .L76
 769 0008 5B68     		ldr	r3, [r3, #4]
 770              	.LVL97:
 771              	.L65:
 564:stm_lib/src/stm32f10x_gpio.c ****   }
 565:stm_lib/src/stm32f10x_gpio.c **** 
 566:stm_lib/src/stm32f10x_gpio.c ****   tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 772              		.loc 1 566 0
 773 000a C0F30345 		ubfx	r5, r0, #16, #4
 774              	.LVL98:
 567:stm_lib/src/stm32f10x_gpio.c ****   tmp = GPIO_Remap & LSB_MASK;
 775              		.loc 1 567 0
 776 000e 82B2     		uxth	r2, r0
 777              	.LVL99:
 568:stm_lib/src/stm32f10x_gpio.c **** 
 569:stm_lib/src/stm32f10x_gpio.c ****   if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR
 778              		.loc 1 569 0
 779 0010 00F44014 		and	r4, r0, #3145728
 780 0014 B4F5401F 		cmp	r4, #3145728
 781 0018 16D0     		beq	.L74
 570:stm_lib/src/stm32f10x_gpio.c ****   {
 571:stm_lib/src/stm32f10x_gpio.c ****     tmpreg &= DBGAFR_SWJCFG_MASK;
 572:stm_lib/src/stm32f10x_gpio.c ****     AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 573:stm_lib/src/stm32f10x_gpio.c ****   }
 574:stm_lib/src/stm32f10x_gpio.c ****   else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 782              		.loc 1 574 0
 783 001a 10F4801F 		tst	r0, #1048576
 784 001e 1BD0     		beq	.L68
 575:stm_lib/src/stm32f10x_gpio.c ****   {
 576:stm_lib/src/stm32f10x_gpio.c ****     tmp1 = ((uint32_t)0x03) << tmpmask;
 785              		.loc 1 576 0
 786 0020 0324     		movs	r4, #3
 787 0022 AC40     		lsls	r4, r4, r5
 788              	.LVL100:
ARM GAS  /tmp/cc8eubUl.s 			page 25


 577:stm_lib/src/stm32f10x_gpio.c ****     tmpreg &= ~tmp1;
 789              		.loc 1 577 0
 790 0024 23EA0403 		bic	r3, r3, r4
 791              	.LVL101:
 578:stm_lib/src/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 792              		.loc 1 578 0
 793 0028 43F07063 		orr	r3, r3, #251658240
 794              	.LVL102:
 795              	.L67:
 579:stm_lib/src/stm32f10x_gpio.c ****   }
 580:stm_lib/src/stm32f10x_gpio.c ****   else
 581:stm_lib/src/stm32f10x_gpio.c ****   {
 582:stm_lib/src/stm32f10x_gpio.c ****     tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 583:stm_lib/src/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 584:stm_lib/src/stm32f10x_gpio.c ****   }
 585:stm_lib/src/stm32f10x_gpio.c **** 
 586:stm_lib/src/stm32f10x_gpio.c ****   if (NewState != DISABLE)
 796              		.loc 1 586 0
 797 002c 19B1     		cbz	r1, .L69
 587:stm_lib/src/stm32f10x_gpio.c ****   {
 588:stm_lib/src/stm32f10x_gpio.c ****     tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 798              		.loc 1 588 0
 799 002e 410D     		lsrs	r1, r0, #21
 800              	.LVL103:
 801 0030 0901     		lsls	r1, r1, #4
 802 0032 8A40     		lsls	r2, r2, r1
 803              	.LVL104:
 804 0034 1343     		orrs	r3, r3, r2
 805              	.LVL105:
 806              	.L69:
 589:stm_lib/src/stm32f10x_gpio.c ****   }
 590:stm_lib/src/stm32f10x_gpio.c **** 
 591:stm_lib/src/stm32f10x_gpio.c ****   if((GPIO_Remap & 0x80000000) == 0x80000000)
 807              		.loc 1 591 0
 808 0036 0028     		cmp	r0, #0
 809 0038 17DB     		blt	.L75
 592:stm_lib/src/stm32f10x_gpio.c ****   {
 593:stm_lib/src/stm32f10x_gpio.c ****     AFIO->MAPR2 = tmpreg;
 594:stm_lib/src/stm32f10x_gpio.c ****   }
 595:stm_lib/src/stm32f10x_gpio.c ****   else
 596:stm_lib/src/stm32f10x_gpio.c ****   {
 597:stm_lib/src/stm32f10x_gpio.c ****     AFIO->MAPR = tmpreg;
 810              		.loc 1 597 0
 811 003a 0D4A     		ldr	r2, .L76
 812 003c 5360     		str	r3, [r2, #4]
 813              	.L63:
 598:stm_lib/src/stm32f10x_gpio.c ****   }  
 599:stm_lib/src/stm32f10x_gpio.c **** }
 814              		.loc 1 599 0
 815 003e 30BC     		pop	{r4, r5}
 816              	.LCFI5:
 817              		.cfi_remember_state
 818              		.cfi_restore 5
 819              		.cfi_restore 4
 820              		.cfi_def_cfa_offset 0
 821 0040 7047     		bx	lr
 822              	.LVL106:
ARM GAS  /tmp/cc8eubUl.s 			page 26


 823              	.L73:
 824              	.LCFI6:
 825              		.cfi_restore_state
 559:stm_lib/src/stm32f10x_gpio.c ****   }
 826              		.loc 1 559 0
 827 0042 0B4B     		ldr	r3, .L76
 828 0044 DB69     		ldr	r3, [r3, #28]
 829              	.LVL107:
 830 0046 E0E7     		b	.L65
 831              	.LVL108:
 832              	.L74:
 571:stm_lib/src/stm32f10x_gpio.c ****     AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 833              		.loc 1 571 0
 834 0048 23F07063 		bic	r3, r3, #251658240
 835              	.LVL109:
 572:stm_lib/src/stm32f10x_gpio.c ****   }
 836              		.loc 1 572 0
 837 004c 084D     		ldr	r5, .L76
 838              	.LVL110:
 839 004e 6C68     		ldr	r4, [r5, #4]
 840 0050 24F07064 		bic	r4, r4, #251658240
 841 0054 6C60     		str	r4, [r5, #4]
 842 0056 E9E7     		b	.L67
 843              	.LVL111:
 844              	.L68:
 582:stm_lib/src/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 845              		.loc 1 582 0
 846 0058 440D     		lsrs	r4, r0, #21
 847 005a 2401     		lsls	r4, r4, #4
 848 005c 02FA04F4 		lsl	r4, r2, r4
 849 0060 23EA0403 		bic	r3, r3, r4
 850              	.LVL112:
 583:stm_lib/src/stm32f10x_gpio.c ****   }
 851              		.loc 1 583 0
 852 0064 43F07063 		orr	r3, r3, #251658240
 853              	.LVL113:
 854 0068 E0E7     		b	.L67
 855              	.LVL114:
 856              	.L75:
 593:stm_lib/src/stm32f10x_gpio.c ****   }
 857              		.loc 1 593 0
 858 006a 014A     		ldr	r2, .L76
 859 006c D361     		str	r3, [r2, #28]
 860 006e E6E7     		b	.L63
 861              	.L77:
 862              		.align	2
 863              	.L76:
 864 0070 00000140 		.word	1073807360
 865              		.cfi_endproc
 866              	.LFE71:
 868              		.section	.text.GPIO_EXTILineConfig,"ax",%progbits
 869              		.align	1
 870              		.global	GPIO_EXTILineConfig
 871              		.syntax unified
 872              		.thumb
 873              		.thumb_func
 874              		.fpu softvfp
ARM GAS  /tmp/cc8eubUl.s 			page 27


 876              	GPIO_EXTILineConfig:
 877              	.LFB72:
 600:stm_lib/src/stm32f10x_gpio.c **** 
 601:stm_lib/src/stm32f10x_gpio.c **** /**
 602:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Selects the GPIO pin used as EXTI Line.
 603:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_PortSource: selects the GPIO port to be used as source for EXTI lines.
 604:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be GPIO_PortSourceGPIOx where x can be (A..G).
 605:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_PinSource: specifies the EXTI line to be configured.
 606:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be GPIO_PinSourcex where x can be (0..15).
 607:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 608:stm_lib/src/stm32f10x_gpio.c ****   */
 609:stm_lib/src/stm32f10x_gpio.c **** void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
 610:stm_lib/src/stm32f10x_gpio.c **** {
 878              		.loc 1 610 0
 879              		.cfi_startproc
 880              		@ args = 0, pretend = 0, frame = 0
 881              		@ frame_needed = 0, uses_anonymous_args = 0
 882              		@ link register save eliminated.
 883              	.LVL115:
 884 0000 30B4     		push	{r4, r5}
 885              	.LCFI7:
 886              		.cfi_def_cfa_offset 8
 887              		.cfi_offset 4, -8
 888              		.cfi_offset 5, -4
 889              	.LVL116:
 611:stm_lib/src/stm32f10x_gpio.c ****   uint32_t tmp = 0x00;
 612:stm_lib/src/stm32f10x_gpio.c ****   /* Check the parameters */
 613:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
 614:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
 615:stm_lib/src/stm32f10x_gpio.c ****   
 616:stm_lib/src/stm32f10x_gpio.c ****   tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 890              		.loc 1 616 0
 891 0002 01F00303 		and	r3, r1, #3
 892 0006 9B00     		lsls	r3, r3, #2
 893 0008 0F24     		movs	r4, #15
 894 000a 04FA03F5 		lsl	r5, r4, r3
 895              	.LVL117:
 617:stm_lib/src/stm32f10x_gpio.c ****   AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 896              		.loc 1 617 0
 897 000e 8908     		lsrs	r1, r1, #2
 898              	.LVL118:
 899 0010 074A     		ldr	r2, .L80
 900 0012 0231     		adds	r1, r1, #2
 901 0014 52F82140 		ldr	r4, [r2, r1, lsl #2]
 902 0018 24EA0504 		bic	r4, r4, r5
 903 001c 42F82140 		str	r4, [r2, r1, lsl #2]
 618:stm_lib/src/stm32f10x_gpio.c ****   AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource &
 904              		.loc 1 618 0
 905 0020 52F82140 		ldr	r4, [r2, r1, lsl #2]
 906 0024 9840     		lsls	r0, r0, r3
 907              	.LVL119:
 908 0026 2043     		orrs	r0, r0, r4
 909 0028 42F82100 		str	r0, [r2, r1, lsl #2]
 619:stm_lib/src/stm32f10x_gpio.c **** }
 910              		.loc 1 619 0
 911 002c 30BC     		pop	{r4, r5}
 912              	.LCFI8:
ARM GAS  /tmp/cc8eubUl.s 			page 28


 913              		.cfi_restore 5
 914              		.cfi_restore 4
 915              		.cfi_def_cfa_offset 0
 916              	.LVL120:
 917 002e 7047     		bx	lr
 918              	.L81:
 919              		.align	2
 920              	.L80:
 921 0030 00000140 		.word	1073807360
 922              		.cfi_endproc
 923              	.LFE72:
 925              		.section	.text.GPIO_ETH_MediaInterfaceConfig,"ax",%progbits
 926              		.align	1
 927              		.global	GPIO_ETH_MediaInterfaceConfig
 928              		.syntax unified
 929              		.thumb
 930              		.thumb_func
 931              		.fpu softvfp
 933              	GPIO_ETH_MediaInterfaceConfig:
 934              	.LFB73:
 620:stm_lib/src/stm32f10x_gpio.c **** 
 621:stm_lib/src/stm32f10x_gpio.c **** /**
 622:stm_lib/src/stm32f10x_gpio.c ****   * @brief  Selects the Ethernet media interface.
 623:stm_lib/src/stm32f10x_gpio.c ****   * @note   This function applies only to STM32 Connectivity line devices.  
 624:stm_lib/src/stm32f10x_gpio.c ****   * @param  GPIO_ETH_MediaInterface: specifies the Media Interface mode.
 625:stm_lib/src/stm32f10x_gpio.c ****   *   This parameter can be one of the following values:
 626:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_ETH_MediaInterface_MII: MII mode
 627:stm_lib/src/stm32f10x_gpio.c ****   *     @arg GPIO_ETH_MediaInterface_RMII: RMII mode    
 628:stm_lib/src/stm32f10x_gpio.c ****   * @retval None
 629:stm_lib/src/stm32f10x_gpio.c ****   */
 630:stm_lib/src/stm32f10x_gpio.c **** void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
 631:stm_lib/src/stm32f10x_gpio.c **** { 
 935              		.loc 1 631 0
 936              		.cfi_startproc
 937              		@ args = 0, pretend = 0, frame = 0
 938              		@ frame_needed = 0, uses_anonymous_args = 0
 939              		@ link register save eliminated.
 940              	.LVL121:
 632:stm_lib/src/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 
 633:stm_lib/src/stm32f10x_gpio.c **** 
 634:stm_lib/src/stm32f10x_gpio.c ****   /* Configure MII_RMII selection bit */ 
 635:stm_lib/src/stm32f10x_gpio.c ****   *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
 941              		.loc 1 635 0
 942 0000 014B     		ldr	r3, .L83
 943 0002 1860     		str	r0, [r3]
 944 0004 7047     		bx	lr
 945              	.L84:
 946 0006 00BF     		.align	2
 947              	.L83:
 948 0008 DC002042 		.word	1109393628
 949              		.cfi_endproc
 950              	.LFE73:
 952              		.text
 953              	.Letext0:
 954              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 955              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 956              		.file 4 "cmsis/core_cm3.h"
ARM GAS  /tmp/cc8eubUl.s 			page 29


 957              		.file 5 "cmsis_boot/system_stm32f10x.h"
 958              		.file 6 "stm_lib/inc/stm32f10x.h"
 959              		.file 7 "stm_lib/inc/stm32f10x_gpio.h"
 960              		.file 8 "stm_lib/inc/stm32f10x_rcc.h"
ARM GAS  /tmp/cc8eubUl.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f10x_gpio.c
     /tmp/cc8eubUl.s:16     .text.GPIO_DeInit:0000000000000000 $t
     /tmp/cc8eubUl.s:23     .text.GPIO_DeInit:0000000000000000 GPIO_DeInit
     /tmp/cc8eubUl.s:169    .text.GPIO_DeInit:00000000000000b0 $d
     /tmp/cc8eubUl.s:180    .text.GPIO_AFIODeInit:0000000000000000 $t
     /tmp/cc8eubUl.s:187    .text.GPIO_AFIODeInit:0000000000000000 GPIO_AFIODeInit
     /tmp/cc8eubUl.s:213    .text.GPIO_Init:0000000000000000 $t
     /tmp/cc8eubUl.s:220    .text.GPIO_Init:0000000000000000 GPIO_Init
     /tmp/cc8eubUl.s:399    .text.GPIO_StructInit:0000000000000000 $t
     /tmp/cc8eubUl.s:406    .text.GPIO_StructInit:0000000000000000 GPIO_StructInit
     /tmp/cc8eubUl.s:428    .text.GPIO_ReadInputDataBit:0000000000000000 $t
     /tmp/cc8eubUl.s:435    .text.GPIO_ReadInputDataBit:0000000000000000 GPIO_ReadInputDataBit
     /tmp/cc8eubUl.s:462    .text.GPIO_ReadInputData:0000000000000000 $t
     /tmp/cc8eubUl.s:469    .text.GPIO_ReadInputData:0000000000000000 GPIO_ReadInputData
     /tmp/cc8eubUl.s:487    .text.GPIO_ReadOutputDataBit:0000000000000000 $t
     /tmp/cc8eubUl.s:494    .text.GPIO_ReadOutputDataBit:0000000000000000 GPIO_ReadOutputDataBit
     /tmp/cc8eubUl.s:521    .text.GPIO_ReadOutputData:0000000000000000 $t
     /tmp/cc8eubUl.s:528    .text.GPIO_ReadOutputData:0000000000000000 GPIO_ReadOutputData
     /tmp/cc8eubUl.s:546    .text.GPIO_SetBits:0000000000000000 $t
     /tmp/cc8eubUl.s:553    .text.GPIO_SetBits:0000000000000000 GPIO_SetBits
     /tmp/cc8eubUl.s:568    .text.GPIO_ResetBits:0000000000000000 $t
     /tmp/cc8eubUl.s:575    .text.GPIO_ResetBits:0000000000000000 GPIO_ResetBits
     /tmp/cc8eubUl.s:590    .text.GPIO_WriteBit:0000000000000000 $t
     /tmp/cc8eubUl.s:597    .text.GPIO_WriteBit:0000000000000000 GPIO_WriteBit
     /tmp/cc8eubUl.s:618    .text.GPIO_Write:0000000000000000 $t
     /tmp/cc8eubUl.s:625    .text.GPIO_Write:0000000000000000 GPIO_Write
     /tmp/cc8eubUl.s:640    .text.GPIO_PinLockConfig:0000000000000000 $t
     /tmp/cc8eubUl.s:647    .text.GPIO_PinLockConfig:0000000000000000 GPIO_PinLockConfig
     /tmp/cc8eubUl.s:674    .text.GPIO_EventOutputConfig:0000000000000000 $t
     /tmp/cc8eubUl.s:681    .text.GPIO_EventOutputConfig:0000000000000000 GPIO_EventOutputConfig
     /tmp/cc8eubUl.s:711    .text.GPIO_EventOutputConfig:0000000000000018 $d
     /tmp/cc8eubUl.s:716    .text.GPIO_EventOutputCmd:0000000000000000 $t
     /tmp/cc8eubUl.s:723    .text.GPIO_EventOutputCmd:0000000000000000 GPIO_EventOutputCmd
     /tmp/cc8eubUl.s:738    .text.GPIO_EventOutputCmd:0000000000000008 $d
     /tmp/cc8eubUl.s:743    .text.GPIO_PinRemapConfig:0000000000000000 $t
     /tmp/cc8eubUl.s:750    .text.GPIO_PinRemapConfig:0000000000000000 GPIO_PinRemapConfig
     /tmp/cc8eubUl.s:864    .text.GPIO_PinRemapConfig:0000000000000070 $d
     /tmp/cc8eubUl.s:869    .text.GPIO_EXTILineConfig:0000000000000000 $t
     /tmp/cc8eubUl.s:876    .text.GPIO_EXTILineConfig:0000000000000000 GPIO_EXTILineConfig
     /tmp/cc8eubUl.s:921    .text.GPIO_EXTILineConfig:0000000000000030 $d
     /tmp/cc8eubUl.s:926    .text.GPIO_ETH_MediaInterfaceConfig:0000000000000000 $t
     /tmp/cc8eubUl.s:933    .text.GPIO_ETH_MediaInterfaceConfig:0000000000000000 GPIO_ETH_MediaInterfaceConfig
     /tmp/cc8eubUl.s:948    .text.GPIO_ETH_MediaInterfaceConfig:0000000000000008 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
