Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dot11_tb.dot11_inst.rot_lut_inst.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dot11_tb.dot11_inst.phase_inst.lut_inst.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dot11_tb.dot11_inst.ofdm_decoder_inst.deinterleave_inst.lut_inst.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: file_written romlifo is true
Time: 0 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm/A1_NT_I/par_dec/DPAR_I/tbr/TRACE_LAT_I/bk1/line__17251  File: C:/Xilinx/Vivado/2024.1/data/ip/xilinx/viterbi_v9_1/hdl/viterbi_v9_1_vh_rfs.vhd
Note: file_written romwe is true
Time: 0 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm/A1_NT_I/par_dec/DPAR_I/tbr/TRACE_LAT_I/bk1/line__17247  File: C:/Xilinx/Vivado/2024.1/data/ip/xilinx/viterbi_v9_1/hdl/viterbi_v9_1_vh_rfs.vhd
Note: file_written rombram is true
Time: 0 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm/A1_NT_I/par_dec/DPAR_I/tbr/TRACE_LAT_I/bk1/line__17243  File: C:/Xilinx/Vivado/2024.1/data/ip/xilinx/viterbi_v9_1/hdl/viterbi_v9_1_vh_rfs.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/sync_long_inst/dft_inst/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__862  File: C:/Xilinx/Vivado/2024.1/data/ip/xilinx/xfft_v9_1/hdl/axi_wrapper.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 1  Process: /dot11_tb/dot11_inst/sync_long_inst/dft_inst/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__862  File: C:/Xilinx/Vivado/2024.1/data/ip/xilinx/xfft_v9_1/hdl/axi_wrapper.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dot11_tb.signal_watchdog_inst.signal_watchdog_running_sum_inst.fifo_1clk_for_running_sum_dual_ch_i.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /dot11_tb/signal_watchdog_inst/signal_watchdog_running_sum_inst/fifo_1clk_for_running_sum_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_16  Scope: dot11_tb.signal_watchdog_inst.signal_watchdog_running_sum_inst.fifo_1clk_for_running_sum_dual_ch_i.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dot11_tb.dot11_inst.sync_short_inst.mag_sq_avg_inst.fifo_1clk_for_mv_avg_i.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/sync_short_inst/mag_sq_avg_inst/fifo_1clk_for_mv_avg_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_109  Scope: dot11_tb.dot11_inst.sync_short_inst.mag_sq_avg_inst.fifo_1clk_for_mv_avg_i.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dot11_tb.dot11_inst.sync_short_inst.sample_delayed_inst.fifo_1clk_i.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/sync_short_inst/sample_delayed_inst/fifo_1clk_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_156  Scope: dot11_tb.dot11_inst.sync_short_inst.sample_delayed_inst.fifo_1clk_i.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dot11_tb.dot11_inst.sync_short_inst.delay_prod_avg_inst.fifo_1clk_for_mv_avg_dual_ch_i.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/sync_short_inst/delay_prod_avg_inst/fifo_1clk_for_mv_avg_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_203  Scope: dot11_tb.dot11_inst.sync_short_inst.delay_prod_avg_inst.fifo_1clk_for_mv_avg_dual_ch_i.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dot11_tb.dot11_inst.sync_short_inst.freq_offset_inst.fifo_1clk_for_mv_avg_dual_ch_i.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/sync_short_inst/freq_offset_inst/fifo_1clk_for_mv_avg_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_250  Scope: dot11_tb.dot11_inst.sync_short_inst.freq_offset_inst.fifo_1clk_for_mv_avg_dual_ch_i.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
$finish called at time : 74095 ns : File "D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/dot11_tb.v" Line 337
