<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\project gowin\FPGA-HDMI-main\fpga_example\impl\gwsynthesis\hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\project gowin\FPGA-HDMI-main\fpga_example\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\project gowin\FPGA-HDMI-main\fpga_example\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jul  9 12:21:37 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1287</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1334</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>12</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk125</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>u_pll/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>clk_ibuf/I</td>
<td>clk27</td>
<td>u_pll/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.438
<td>0.000</td>
<td>8.008</td>
<td>clk_ibuf/I</td>
<td>clk27</td>
<td>u_pll/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.625
<td>0.000</td>
<td>12.012</td>
<td>clk_ibuf/I</td>
<td>clk27</td>
<td>u_pll/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.000(MHz)</td>
<td>84.863(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk125</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;" class = "error">107.100(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_pll/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk125</td>
<td>Setup</td>
<td>-11.609</td>
<td>12</td>
</tr>
<tr>
<td>clk125</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.337</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_27_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>8.937</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.285</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_18_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>8.885</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.214</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>8.814</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.189</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_9_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>8.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.041</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_16_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>8.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.037</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_28_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>8.637</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.911</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_17_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>8.511</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.886</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_26_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>8.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.830</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_29_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>8.430</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.814</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_19_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>8.414</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.787</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_7_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>8.387</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.278</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_6_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>7.878</td>
</tr>
<tr>
<td>13</td>
<td>1.470</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>6.130</td>
</tr>
<tr>
<td>14</td>
<td>1.470</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>6.130</td>
</tr>
<tr>
<td>15</td>
<td>1.983</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.617</td>
</tr>
<tr>
<td>16</td>
<td>2.516</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_3_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.084</td>
</tr>
<tr>
<td>17</td>
<td>2.572</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_2_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>5.028</td>
</tr>
<tr>
<td>18</td>
<td>3.055</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0/CE</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>19</td>
<td>3.055</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0/CE</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>20</td>
<td>1.731</td>
<td>u_hdmi_tx_top/u3n_ddr/d1_s0/Q</td>
<td>u_hdmi_tx_top/u3n_ddr/d1r_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[F]</td>
<td>4.000</td>
<td>-0.019</td>
<td>1.887</td>
</tr>
<tr>
<td>21</td>
<td>1.731</td>
<td>u_hdmi_tx_top/u2p_ddr/d1_s0/Q</td>
<td>u_hdmi_tx_top/u2p_ddr/d1r_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[F]</td>
<td>4.000</td>
<td>-0.019</td>
<td>1.887</td>
</tr>
<tr>
<td>22</td>
<td>3.852</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0/CE</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>4.105</td>
</tr>
<tr>
<td>23</td>
<td>3.852</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0/CE</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>4.105</td>
</tr>
<tr>
<td>24</td>
<td>4.220</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_3_s0/CE</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.737</td>
</tr>
<tr>
<td>25</td>
<td>4.220</td>
<td>u_hdmi_tx_top/j_fetch_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_2_s0/CE</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>3.737</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.557</td>
<td>u_pixel_generate/resp_red_7_s1/Q</td>
<td>u_hdmi_tx_top/c_blue_7_s1/RESET</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>2</td>
<td>0.587</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/Q</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_3_s0/CE</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>3</td>
<td>0.591</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/Q</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_0_s0/CE</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>4</td>
<td>0.591</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/Q</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_1_s0/CE</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>5</td>
<td>0.591</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/Q</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_2_s0/CE</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>u_hdmi_tx_top/vcnt_8_s0/Q</td>
<td>u_hdmi_tx_top/vcnt_8_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_hdmi_tx_top/hcnt_3_s0/Q</td>
<td>u_hdmi_tx_top/hcnt_3_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>u_pixel_generate/y_pos_7_s0/Q</td>
<td>u_pixel_generate/y_pos_7_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u_pixel_generate/clk_counter_10_s0/Q</td>
<td>u_pixel_generate/clk_counter_10_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_pixel_generate/clk_counter_13_s0/Q</td>
<td>u_pixel_generate/clk_counter_13_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_pixel_generate/clk_counter_14_s0/Q</td>
<td>u_pixel_generate/clk_counter_14_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_pixel_generate/clk_counter_17_s0/Q</td>
<td>u_pixel_generate/clk_counter_17_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u_pixel_generate/clk_counter_21_s0/Q</td>
<td>u_pixel_generate/clk_counter_21_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_hdmi_tx_top/j_cnt5_0_s0/Q</td>
<td>u_hdmi_tx_top/j_cnt5_0_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_hdmi_tx_top/j_cnt5_1_s0/Q</td>
<td>u_hdmi_tx_top/j_cnt5_1_s0/D</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>u_hdmi_tx_top/vcnt_9_s0/Q</td>
<td>u_hdmi_tx_top/vcnt_9_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>u_pixel_generate/y_pos_2_s0/Q</td>
<td>u_pixel_generate/y_pos_2_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>u_pixel_generate/y_pos_8_s0/Q</td>
<td>u_pixel_generate/y_pos_8_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>u_pixel_generate/y_pos_9_s0/Q</td>
<td>u_pixel_generate/y_pos_9_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>u_pixel_generate/x_pos_2_s0/Q</td>
<td>u_pixel_generate/x_pos_2_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>u_pixel_generate/clk_counter_0_s0/Q</td>
<td>u_pixel_generate/clk_counter_0_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>u_pixel_generate/clk_counter_5_s0/Q</td>
<td>u_pixel_generate/clk_counter_5_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u_pixel_generate/clk_counter_16_s0/Q</td>
<td>u_pixel_generate/clk_counter_16_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>u_pixel_generate/clk_counter_19_s0/Q</td>
<td>u_pixel_generate/clk_counter_19_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>u_pixel_generate/clk_counter_24_s0/Q</td>
<td>u_pixel_generate/clk_counter_24_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.186</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_5_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.771</td>
</tr>
<tr>
<td>2</td>
<td>5.186</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_5_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.771</td>
</tr>
<tr>
<td>3</td>
<td>5.186</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.771</td>
</tr>
<tr>
<td>4</td>
<td>5.344</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_0_s0/PRESET</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.613</td>
</tr>
<tr>
<td>5</td>
<td>5.344</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.613</td>
</tr>
<tr>
<td>6</td>
<td>5.344</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.613</td>
</tr>
<tr>
<td>7</td>
<td>5.344</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.613</td>
</tr>
<tr>
<td>8</td>
<td>5.350</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.607</td>
</tr>
<tr>
<td>9</td>
<td>5.361</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_0_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.595</td>
</tr>
<tr>
<td>10</td>
<td>5.363</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_0_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.593</td>
</tr>
<tr>
<td>11</td>
<td>5.363</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_3_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.593</td>
</tr>
<tr>
<td>12</td>
<td>5.363</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_2_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.593</td>
</tr>
<tr>
<td>13</td>
<td>5.363</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_3_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.593</td>
</tr>
<tr>
<td>14</td>
<td>5.363</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_2_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.593</td>
</tr>
<tr>
<td>15</td>
<td>5.368</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_1_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.589</td>
</tr>
<tr>
<td>16</td>
<td>5.368</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_2_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.589</td>
</tr>
<tr>
<td>17</td>
<td>5.368</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_3_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.589</td>
</tr>
<tr>
<td>18</td>
<td>5.368</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_4_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.589</td>
</tr>
<tr>
<td>19</td>
<td>5.368</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_1_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.589</td>
</tr>
<tr>
<td>20</td>
<td>5.368</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_2_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.589</td>
</tr>
<tr>
<td>21</td>
<td>5.368</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_3_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.589</td>
</tr>
<tr>
<td>22</td>
<td>5.368</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_4_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.589</td>
</tr>
<tr>
<td>23</td>
<td>5.666</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.291</td>
</tr>
<tr>
<td>24</td>
<td>5.666</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.291</td>
</tr>
<tr>
<td>25</td>
<td>5.666</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.291</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.828</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/j_cnt5_2_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.841</td>
</tr>
<tr>
<td>2</td>
<td>0.828</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/j_cnt5_1_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.841</td>
</tr>
<tr>
<td>3</td>
<td>0.828</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/j_cnt5_0_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.841</td>
</tr>
<tr>
<td>4</td>
<td>0.828</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.841</td>
</tr>
<tr>
<td>5</td>
<td>1.135</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/j_fetch_start_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.147</td>
</tr>
<tr>
<td>6</td>
<td>1.165</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_1_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.178</td>
</tr>
<tr>
<td>7</td>
<td>1.165</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_2_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.178</td>
</tr>
<tr>
<td>8</td>
<td>1.165</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_3_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.178</td>
</tr>
<tr>
<td>9</td>
<td>1.165</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_4_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.178</td>
</tr>
<tr>
<td>10</td>
<td>1.172</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.184</td>
</tr>
<tr>
<td>11</td>
<td>1.172</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.184</td>
</tr>
<tr>
<td>12</td>
<td>1.172</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.184</td>
</tr>
<tr>
<td>13</td>
<td>1.172</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_5_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.184</td>
</tr>
<tr>
<td>14</td>
<td>1.172</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_0_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.184</td>
</tr>
<tr>
<td>15</td>
<td>1.397</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.409</td>
</tr>
<tr>
<td>16</td>
<td>1.399</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_0_s0/PRESET</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.412</td>
</tr>
<tr>
<td>17</td>
<td>1.399</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.412</td>
</tr>
<tr>
<td>18</td>
<td>1.399</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.412</td>
</tr>
<tr>
<td>19</td>
<td>1.399</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.412</td>
</tr>
<tr>
<td>20</td>
<td>1.432</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_5_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.444</td>
</tr>
<tr>
<td>21</td>
<td>1.432</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_5_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.444</td>
</tr>
<tr>
<td>22</td>
<td>1.432</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.444</td>
</tr>
<tr>
<td>23</td>
<td>1.465</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_0_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.478</td>
</tr>
<tr>
<td>24</td>
<td>1.468</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_1_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.480</td>
</tr>
<tr>
<td>25</td>
<td>1.468</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_2_s0/CLEAR</td>
<td>clk125:[R]</td>
<td>clk125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.480</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.672</td>
<td>3.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk125</td>
<td>u_hdmi_tx_top/rstn_x5_shift_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.672</td>
<td>3.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk125</td>
<td>u_hdmi_tx_top/rstn_x5_shift_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.672</td>
<td>3.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk125</td>
<td>u_hdmi_tx_top/u2p_ddr/d1r_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.672</td>
<td>3.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk125</td>
<td>u_hdmi_tx_top/u2n_ddr/d1r_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.672</td>
<td>3.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk125</td>
<td>u_hdmi_tx_top/u3p_ddr/d1r_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.672</td>
<td>3.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk125</td>
<td>u_hdmi_tx_top/u3n_ddr/d1r_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.672</td>
<td>3.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk125</td>
<td>u_hdmi_tx_top/rstn_x5_shift_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.672</td>
<td>3.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk125</td>
<td>u_hdmi_tx_top/k_tmdsc_bits_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.672</td>
<td>3.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk125</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_29_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.672</td>
<td>3.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk125</td>
<td>u_hdmi_tx_top/u1p_ddr/d1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>5.343</td>
<td>1.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_620_G[0]_s29/I2</td>
</tr>
<tr>
<td>5.969</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_620_G[0]_s29/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_620_G[0]_s14/I0</td>
</tr>
<tr>
<td>6.118</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_620_G[0]_s14/O</td>
</tr>
<tr>
<td>6.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_620_G[0]_s6/I1</td>
</tr>
<tr>
<td>6.281</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_620_G[0]_s6/O</td>
</tr>
<tr>
<td>6.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_620_G[0]_s2/I1</td>
</tr>
<tr>
<td>6.444</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_620_G[0]_s2/O</td>
</tr>
<tr>
<td>6.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_620_G[0]_s0/I1</td>
</tr>
<tr>
<td>6.607</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_620_G[0]_s0/O</td>
</tr>
<tr>
<td>9.181</td>
<td>2.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_27_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.890, 21.148%; route: 6.589, 73.723%; tC2Q: 0.458, 5.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>5.534</td>
<td>2.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_248_G[0]_s16/I2</td>
</tr>
<tr>
<td>6.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_248_G[0]_s16/F</td>
</tr>
<tr>
<td>6.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_248_G[0]_s7/I1</td>
</tr>
<tr>
<td>6.715</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_248_G[0]_s7/O</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_248_G[0]_s3/I0</td>
</tr>
<tr>
<td>6.878</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_248_G[0]_s3/O</td>
</tr>
<tr>
<td>6.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_248_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.041</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_248_G[0]_s1/O</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_248_G[0]_s0/I0</td>
</tr>
<tr>
<td>7.204</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_248_G[0]_s0/O</td>
</tr>
<tr>
<td>9.129</td>
<td>1.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.296, 25.841%; route: 6.131, 69.000%; tC2Q: 0.458, 5.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>4.397</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_grey_3_s0/I0</td>
</tr>
<tr>
<td>5.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_grey_3_s0/F</td>
</tr>
<tr>
<td>6.955</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C26[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n89_s0/I1</td>
</tr>
<tr>
<td>8.000</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n89_s0/COUT</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C26[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n90_s0/CIN</td>
</tr>
<tr>
<td>8.057</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n90_s0/COUT</td>
</tr>
<tr>
<td>8.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C27[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n91_s0/CIN</td>
</tr>
<tr>
<td>8.111</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n91_s0/COUT</td>
</tr>
<tr>
<td>9.058</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.881, 32.687%; route: 5.475, 62.113%; tC2Q: 0.458, 5.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>5.840</td>
<td>2.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_279_G[0]_s21/I2</td>
</tr>
<tr>
<td>6.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_279_G[0]_s21/F</td>
</tr>
<tr>
<td>6.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_279_G[0]_s10/I0</td>
</tr>
<tr>
<td>7.088</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_279_G[0]_s10/O</td>
</tr>
<tr>
<td>7.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_279_G[0]_s4/I1</td>
</tr>
<tr>
<td>7.251</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_279_G[0]_s4/O</td>
</tr>
<tr>
<td>7.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_279_G[0]_s1/I1</td>
</tr>
<tr>
<td>7.414</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_279_G[0]_s1/O</td>
</tr>
<tr>
<td>7.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_279_G[0]_s0/I0</td>
</tr>
<tr>
<td>7.577</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_279_G[0]_s0/O</td>
</tr>
<tr>
<td>9.033</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_9_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.363, 26.885%; route: 5.968, 67.901%; tC2Q: 0.458, 5.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>5.692</td>
<td>2.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_372_G[0]_s18/I2</td>
</tr>
<tr>
<td>6.791</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_372_G[0]_s18/F</td>
</tr>
<tr>
<td>6.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_372_G[0]_s8/I1</td>
</tr>
<tr>
<td>6.940</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_372_G[0]_s8/O</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_372_G[0]_s3/I1</td>
</tr>
<tr>
<td>7.103</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_372_G[0]_s3/O</td>
</tr>
<tr>
<td>7.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_372_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.266</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_372_G[0]_s1/O</td>
</tr>
<tr>
<td>7.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_372_G[0]_s0/I0</td>
</tr>
<tr>
<td>7.429</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_372_G[0]_s0/O</td>
</tr>
<tr>
<td>8.885</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.363, 27.346%; route: 5.820, 67.350%; tC2Q: 0.458, 5.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>5.055</td>
<td>1.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_868_G[0]_s28/I2</td>
</tr>
<tr>
<td>6.154</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_868_G[0]_s28/F</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_868_G[0]_s13/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_868_G[0]_s13/O</td>
</tr>
<tr>
<td>6.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_868_G[0]_s6/I0</td>
</tr>
<tr>
<td>6.466</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_868_G[0]_s6/O</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_868_G[0]_s2/I1</td>
</tr>
<tr>
<td>6.629</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_868_G[0]_s2/O</td>
</tr>
<tr>
<td>6.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_868_G[0]_s0/I1</td>
</tr>
<tr>
<td>6.792</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_868_G[0]_s0/O</td>
</tr>
<tr>
<td>8.881</td>
<td>2.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_28_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.363, 27.358%; route: 5.816, 67.335%; tC2Q: 0.458, 5.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_310_G[0]_s22/I2</td>
</tr>
<tr>
<td>6.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_310_G[0]_s22/F</td>
</tr>
<tr>
<td>6.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_310_G[0]_s10/I1</td>
</tr>
<tr>
<td>6.341</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_310_G[0]_s10/O</td>
</tr>
<tr>
<td>6.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_310_G[0]_s4/I1</td>
</tr>
<tr>
<td>6.504</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_310_G[0]_s4/O</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_310_G[0]_s1/I1</td>
</tr>
<tr>
<td>6.667</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_310_G[0]_s1/O</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_310_G[0]_s0/I0</td>
</tr>
<tr>
<td>6.830</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_310_G[0]_s0/O</td>
</tr>
<tr>
<td>8.755</td>
<td>1.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_17_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.363, 27.765%; route: 5.690, 66.850%; tC2Q: 0.458, 5.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>4.420</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_682_G[0]_s30/I2</td>
</tr>
<tr>
<td>5.519</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_682_G[0]_s30/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_682_G[0]_s14/I1</td>
</tr>
<tr>
<td>5.668</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_682_G[0]_s14/O</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_682_G[0]_s6/I1</td>
</tr>
<tr>
<td>5.831</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_682_G[0]_s6/O</td>
</tr>
<tr>
<td>5.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_682_G[0]_s2/I1</td>
</tr>
<tr>
<td>5.994</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_682_G[0]_s2/O</td>
</tr>
<tr>
<td>5.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_682_G[0]_s0/I1</td>
</tr>
<tr>
<td>6.157</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_682_G[0]_s0/O</td>
</tr>
<tr>
<td>8.730</td>
<td>2.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_26_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.363, 27.845%; route: 5.665, 66.754%; tC2Q: 0.458, 5.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>5.018</td>
<td>1.548</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_899_G[0]_s20/I2</td>
</tr>
<tr>
<td>6.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_899_G[0]_s20/F</td>
</tr>
<tr>
<td>6.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_899_G[0]_s9/I1</td>
</tr>
<tr>
<td>6.266</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_899_G[0]_s9/O</td>
</tr>
<tr>
<td>6.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_899_G[0]_s4/I0</td>
</tr>
<tr>
<td>6.429</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_899_G[0]_s4/O</td>
</tr>
<tr>
<td>6.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_899_G[0]_s1/I1</td>
</tr>
<tr>
<td>6.592</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_899_G[0]_s1/O</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_899_G[0]_s0/I0</td>
</tr>
<tr>
<td>6.755</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_899_G[0]_s0/O</td>
</tr>
<tr>
<td>8.674</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_29_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.363, 28.031%; route: 5.609, 66.532%; tC2Q: 0.458, 5.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>5.742</td>
<td>2.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_589_G[0]_s28/I2</td>
</tr>
<tr>
<td>6.564</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_589_G[0]_s28/F</td>
</tr>
<tr>
<td>6.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_589_G[0]_s13/I1</td>
</tr>
<tr>
<td>6.713</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_589_G[0]_s13/O</td>
</tr>
<tr>
<td>6.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_589_G[0]_s6/I0</td>
</tr>
<tr>
<td>6.876</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_589_G[0]_s6/O</td>
</tr>
<tr>
<td>6.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_589_G[0]_s2/I1</td>
</tr>
<tr>
<td>7.039</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_589_G[0]_s2/O</td>
</tr>
<tr>
<td>7.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_589_G[0]_s0/I1</td>
</tr>
<tr>
<td>7.202</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_589_G[0]_s0/O</td>
</tr>
<tr>
<td>8.658</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_19_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.086, 24.791%; route: 5.870, 69.761%; tC2Q: 0.458, 5.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>5.123</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_0_G[0]_s24/I2</td>
</tr>
<tr>
<td>6.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_0_G[0]_s24/F</td>
</tr>
<tr>
<td>6.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_0_G[0]_s11/I1</td>
</tr>
<tr>
<td>6.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_0_G[0]_s11/O</td>
</tr>
<tr>
<td>6.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_0_G[0]_s5/I0</td>
</tr>
<tr>
<td>6.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_0_G[0]_s5/O</td>
</tr>
<tr>
<td>6.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_0_G[0]_s2/I0</td>
</tr>
<tr>
<td>6.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>6.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>6.860</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_0_G[0]_s0/O</td>
</tr>
<tr>
<td>8.630</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_7_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.363, 28.176%; route: 5.565, 66.359%; tC2Q: 0.458, 5.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.844</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>180</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_4_s1/F</td>
</tr>
<tr>
<td>4.842</td>
<td>1.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_62_G[0]_s20/I2</td>
</tr>
<tr>
<td>5.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_62_G[0]_s20/F</td>
</tr>
<tr>
<td>5.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_62_G[0]_s9/I1</td>
</tr>
<tr>
<td>6.023</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_62_G[0]_s9/O</td>
</tr>
<tr>
<td>6.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_62_G[0]_s4/I0</td>
</tr>
<tr>
<td>6.186</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_62_G[0]_s4/O</td>
</tr>
<tr>
<td>6.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_62_G[0]_s1/I1</td>
</tr>
<tr>
<td>6.349</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_62_G[0]_s1/O</td>
</tr>
<tr>
<td>6.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_62_G[0]_s0/I0</td>
</tr>
<tr>
<td>6.512</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/buffer_RAMOUT_62_G[0]_s0/O</td>
</tr>
<tr>
<td>8.122</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_6_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.296, 29.144%; route: 5.124, 65.038%; tC2Q: 0.458, 5.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>1.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[3][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_0_s0/I3</td>
</tr>
<tr>
<td>3.375</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C24[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_0_s0/F</td>
</tr>
<tr>
<td>4.719</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n128_s5/I2</td>
</tr>
<tr>
<td>5.541</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n128_s5/F</td>
</tr>
<tr>
<td>5.552</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n127_s2/I1</td>
</tr>
<tr>
<td>6.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n127_s2/F</td>
</tr>
<tr>
<td>6.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.466, 40.225%; route: 3.206, 52.298%; tC2Q: 0.458, 7.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>1.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[3][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_0_s0/I3</td>
</tr>
<tr>
<td>3.375</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C24[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_0_s0/F</td>
</tr>
<tr>
<td>4.719</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n128_s5/I2</td>
</tr>
<tr>
<td>5.541</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n128_s5/F</td>
</tr>
<tr>
<td>5.552</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n128_s3/I1</td>
</tr>
<tr>
<td>6.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n128_s3/F</td>
</tr>
<tr>
<td>6.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.466, 40.225%; route: 3.206, 52.298%; tC2Q: 0.458, 7.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>1.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_1_s1/I3</td>
</tr>
<tr>
<td>3.350</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_1_s1/F</td>
</tr>
<tr>
<td>3.795</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[3][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_grey_0_s0/I0</td>
</tr>
<tr>
<td>4.894</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C24[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_grey_0_s0/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 33.841%; route: 3.258, 58.000%; tC2Q: 0.458, 8.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>1.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[3][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_0_s0/I3</td>
</tr>
<tr>
<td>3.375</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C24[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_0_s0/F</td>
</tr>
<tr>
<td>4.229</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n129_s5/I1</td>
</tr>
<tr>
<td>5.328</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n129_s5/F</td>
</tr>
<tr>
<td>5.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_3_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 37.786%; route: 2.704, 53.198%; tC2Q: 0.458, 9.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>1.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_1_s1/I3</td>
</tr>
<tr>
<td>3.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_next_1_s1/F</td>
</tr>
<tr>
<td>4.240</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n130_s3/I1</td>
</tr>
<tr>
<td>5.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n130_s3/F</td>
</tr>
<tr>
<td>5.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_2_s0/CLK</td>
</tr>
<tr>
<td>7.844</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 36.875%; route: 2.715, 54.009%; tC2Q: 0.458, 9.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>1.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/F</td>
</tr>
<tr>
<td>5.146</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 21.644%; route: 3.383, 69.007%; tC2Q: 0.458, 9.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>1.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/F</td>
</tr>
<tr>
<td>5.146</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 21.644%; route: 3.383, 69.007%; tC2Q: 0.458, 9.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/u3n_ddr/d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u3n_ddr/d1r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>u_hdmi_tx_top/u3n_ddr/d1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u3n_ddr/d1_s0/Q</td>
</tr>
<tr>
<td>2.131</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u3n_ddr/d1r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>u_hdmi_tx_top/u3n_ddr/d1r_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>u_hdmi_tx_top/u3n_ddr/d1r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/u2p_ddr/d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u2p_ddr/d1r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>u_hdmi_tx_top/u2p_ddr/d1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u2p_ddr/d1_s0/Q</td>
</tr>
<tr>
<td>2.131</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u2p_ddr/d1r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>u_hdmi_tx_top/u2p_ddr/d1r_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>u_hdmi_tx_top/u2p_ddr/d1r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>1.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/F</td>
</tr>
<tr>
<td>4.348</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 25.849%; route: 2.585, 62.984%; tC2Q: 0.458, 11.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>1.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/F</td>
</tr>
<tr>
<td>4.348</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 25.849%; route: 2.585, 62.984%; tC2Q: 0.458, 11.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>1.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/F</td>
</tr>
<tr>
<td>3.981</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_3_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 28.392%; route: 2.218, 59.343%; tC2Q: 0.458, 12.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>1.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/u_hdmi_async_fifo/n4_s0/F</td>
</tr>
<tr>
<td>3.981</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_2_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 28.392%; route: 2.218, 59.343%; tC2Q: 0.458, 12.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/resp_red_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/c_blue_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>u_pixel_generate/resp_red_7_s1/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/resp_red_7_s1/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/c_blue_7_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>u_hdmi_tx_top/c_blue_7_s1/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>u_hdmi_tx_top/c_blue_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R9C30[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_tmds_encode_blue/h_acc_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_3_s0/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R9C30[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/Q</td>
</tr>
<tr>
<td>2.962</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_tmds_encode_blue/h_acc_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_0_s0/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R9C30[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/Q</td>
</tr>
<tr>
<td>2.962</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_tmds_encode_blue/h_acc_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_1_s0/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R9C30[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_tmds_encode_red/g_en_s0/Q</td>
</tr>
<tr>
<td>2.962</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_tmds_encode_blue/h_acc_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_2_s0/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi_tx_top/u_tmds_encode_blue/h_acc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/vcnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/vcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>u_hdmi_tx_top/vcnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/vcnt_8_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>u_hdmi_tx_top/n60_s1/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/n60_s1/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/vcnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>u_hdmi_tx_top/vcnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>u_hdmi_tx_top/vcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/hcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/hcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>u_hdmi_tx_top/hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/hcnt_3_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>u_hdmi_tx_top/n79_s1/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/n79_s1/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/hcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>u_hdmi_tx_top/hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>u_hdmi_tx_top/hcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/y_pos_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/y_pos_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>u_pixel_generate/y_pos_7_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/y_pos_7_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>u_pixel_generate/n248_s2/I3</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n248_s2/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/y_pos_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>u_pixel_generate/y_pos_7_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>u_pixel_generate/y_pos_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/clk_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/clk_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>u_pixel_generate/clk_counter_10_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C10[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_10_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>u_pixel_generate/n140_s2/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n140_s2/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>u_pixel_generate/clk_counter_10_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>u_pixel_generate/clk_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/clk_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/clk_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_pixel_generate/clk_counter_13_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_13_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_pixel_generate/n137_s2/I3</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n137_s2/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_pixel_generate/clk_counter_13_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_pixel_generate/clk_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/clk_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/clk_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>u_pixel_generate/clk_counter_14_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C10[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_14_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>u_pixel_generate/n136_s2/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n136_s2/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>u_pixel_generate/clk_counter_14_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>u_pixel_generate/clk_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/clk_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/clk_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u_pixel_generate/clk_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u_pixel_generate/n133_s2/I3</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n133_s2/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u_pixel_generate/clk_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u_pixel_generate/clk_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/clk_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/clk_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>u_pixel_generate/clk_counter_21_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_21_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>u_pixel_generate/n129_s3/I3</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n129_s3/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>u_pixel_generate/clk_counter_21_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>u_pixel_generate/clk_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_cnt5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/j_cnt5_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>u_hdmi_tx_top/j_cnt5_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_cnt5_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>u_hdmi_tx_top/n343_s2/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/n343_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_cnt5_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>u_hdmi_tx_top/j_cnt5_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>u_hdmi_tx_top/j_cnt5_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/j_cnt5_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/j_cnt5_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>u_hdmi_tx_top/j_cnt5_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_cnt5_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>u_hdmi_tx_top/n342_s2/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/n342_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_cnt5_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>u_hdmi_tx_top/j_cnt5_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>u_hdmi_tx_top/j_cnt5_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/vcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/vcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>u_hdmi_tx_top/vcnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C30[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/vcnt_9_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>u_hdmi_tx_top/n59_s1/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi_tx_top/n59_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/vcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>u_hdmi_tx_top/vcnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>u_hdmi_tx_top/vcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/y_pos_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/y_pos_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>u_pixel_generate/y_pos_2_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/y_pos_2_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>u_pixel_generate/n253_s4/I1</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n253_s4/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/y_pos_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>u_pixel_generate/y_pos_2_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>u_pixel_generate/y_pos_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/y_pos_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/y_pos_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_pixel_generate/y_pos_8_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/y_pos_8_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_pixel_generate/n247_s2/I1</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n247_s2/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/y_pos_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_pixel_generate/y_pos_8_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_pixel_generate/y_pos_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/y_pos_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/y_pos_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>u_pixel_generate/y_pos_9_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/y_pos_9_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>u_pixel_generate/n246_s2/I3</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n246_s2/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/y_pos_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>u_pixel_generate/y_pos_9_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>u_pixel_generate/y_pos_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/x_pos_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/x_pos_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>u_pixel_generate/x_pos_2_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/x_pos_2_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>u_pixel_generate/n263_s4/I0</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n263_s4/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/x_pos_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>u_pixel_generate/x_pos_2_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>u_pixel_generate/x_pos_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>u_pixel_generate/clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>u_pixel_generate/n150_s4/I0</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n150_s4/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>u_pixel_generate/clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>u_pixel_generate/clk_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/clk_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/clk_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_pixel_generate/clk_counter_5_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_5_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_pixel_generate/n145_s2/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n145_s2/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_pixel_generate/clk_counter_5_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_pixel_generate/clk_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/clk_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/clk_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_pixel_generate/clk_counter_16_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_16_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_pixel_generate/n134_s2/I1</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n134_s2/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_pixel_generate/clk_counter_16_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_pixel_generate/clk_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/clk_counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/clk_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>u_pixel_generate/clk_counter_19_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C7[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_19_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>u_pixel_generate/n131_s2/I1</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n131_s2/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>u_pixel_generate/clk_counter_19_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>u_pixel_generate/clk_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pixel_generate/clk_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pixel_generate/clk_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>u_pixel_generate/clk_counter_24_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>u_pixel_generate/n126_s2/I3</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">u_pixel_generate/n126_s2/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">u_pixel_generate/clk_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>537</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>u_pixel_generate/clk_counter_24_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>u_pixel_generate/clk_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>3.015</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_5_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.313, 83.460%; tC2Q: 0.458, 16.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>3.015</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_5_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.313, 83.460%; tC2Q: 0.458, 16.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>3.015</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.313, 83.460%; tC2Q: 0.458, 16.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_0_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 82.458%; tC2Q: 0.458, 17.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 82.458%; tC2Q: 0.458, 17.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 82.458%; tC2Q: 0.458, 17.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.857</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 82.458%; tC2Q: 0.458, 17.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.148, 82.417%; tC2Q: 0.458, 17.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_0_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 82.341%; tC2Q: 0.458, 17.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.837</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_0_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 82.326%; tC2Q: 0.458, 17.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.837</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_3_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 82.326%; tC2Q: 0.458, 17.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.837</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_2_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 82.326%; tC2Q: 0.458, 17.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.837</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_3_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 82.326%; tC2Q: 0.458, 17.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.837</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_2_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 82.326%; tC2Q: 0.458, 17.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_1_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 82.295%; tC2Q: 0.458, 17.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_2_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 82.295%; tC2Q: 0.458, 17.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_3_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 82.295%; tC2Q: 0.458, 17.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_4_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 82.295%; tC2Q: 0.458, 17.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_1_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 82.295%; tC2Q: 0.458, 17.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_2_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 82.295%; tC2Q: 0.458, 17.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_3_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 82.295%; tC2Q: 0.458, 17.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_4_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 82.295%; tC2Q: 0.458, 17.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 79.995%; tC2Q: 0.458, 20.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 79.995%; tC2Q: 0.458, 20.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0/CLK</td>
</tr>
<tr>
<td>8.201</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 79.995%; tC2Q: 0.458, 20.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/j_cnt5_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_cnt5_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_hdmi_tx_top/j_cnt5_2_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_hdmi_tx_top/j_cnt5_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 60.344%; tC2Q: 0.333, 39.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/j_cnt5_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_cnt5_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>u_hdmi_tx_top/j_cnt5_1_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>u_hdmi_tx_top/j_cnt5_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 60.344%; tC2Q: 0.333, 39.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/j_cnt5_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_cnt5_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>u_hdmi_tx_top/j_cnt5_0_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>u_hdmi_tx_top/j_cnt5_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 60.344%; tC2Q: 0.333, 39.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_hdmi_tx_top/j_fetch_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 60.344%; tC2Q: 0.333, 39.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/j_fetch_start_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/j_fetch_start_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>u_hdmi_tx_top/j_fetch_start_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>u_hdmi_tx_top/j_fetch_start_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 70.951%; tC2Q: 0.333, 29.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_1_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C27[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 71.693%; tC2Q: 0.333, 28.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_2_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 71.693%; tC2Q: 0.333, 28.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_3_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C27[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 71.693%; tC2Q: 0.333, 28.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_4_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 71.693%; tC2Q: 0.333, 28.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 71.850%; tC2Q: 0.333, 28.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 71.850%; tC2Q: 0.333, 28.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 71.850%; tC2Q: 0.333, 28.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_5_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq_rptr_grey_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 71.850%; tC2Q: 0.333, 28.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_0_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C26[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 71.850%; tC2Q: 0.333, 28.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tvalid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.076, 76.343%; tC2Q: 0.333, 23.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_0_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 76.390%; tC2Q: 0.333, 23.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_a1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 76.390%; tC2Q: 0.333, 23.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 76.390%; tC2Q: 0.333, 23.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 76.390%; tC2Q: 0.333, 23.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.629</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_5_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq1_wptr_grey_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.111, 76.918%; tC2Q: 0.333, 23.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.629</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_5_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.111, 76.918%; tC2Q: 0.333, 23.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.629</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.111, 76.918%; tC2Q: 0.333, 23.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.662</td>
<td>1.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_0_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.145, 77.445%; tC2Q: 0.333, 22.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_1_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.147, 77.480%; tC2Q: 0.333, 22.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_hdmi_tx_top/rstn_x5_shift_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/rstn_x5_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>115</td>
<td>PLL_L</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_2_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/rq2_wptr_grey_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.147, 77.480%; tC2Q: 0.333, 22.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi_tx_top/rstn_x5_shift_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi_tx_top/rstn_x5_shift_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi_tx_top/rstn_x5_shift_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi_tx_top/rstn_x5_shift_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi_tx_top/rstn_x5_shift_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi_tx_top/rstn_x5_shift_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi_tx_top/u2p_ddr/d1r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi_tx_top/u2p_ddr/d1r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi_tx_top/u2p_ddr/d1r_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi_tx_top/u2n_ddr/d1r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi_tx_top/u2n_ddr/d1r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi_tx_top/u2n_ddr/d1r_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi_tx_top/u3p_ddr/d1r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi_tx_top/u3p_ddr/d1r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi_tx_top/u3p_ddr/d1r_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi_tx_top/u3n_ddr/d1r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi_tx_top/u3n_ddr/d1r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi_tx_top/u3n_ddr/d1r_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi_tx_top/rstn_x5_shift_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi_tx_top/rstn_x5_shift_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi_tx_top/rstn_x5_shift_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi_tx_top/k_tmdsc_bits_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi_tx_top/k_tmdsc_bits_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi_tx_top/k_tmdsc_bits_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi_tx_top/u_hdmi_async_fifo/o_tdata_29_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi_tx_top/u1p_ddr/d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.262</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi_tx_top/u1p_ddr/d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk125</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi_tx_top/u1p_ddr/d1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>537</td>
<td>clk_d</td>
<td>25.253</td>
<td>1.727</td>
</tr>
<tr>
<td>180</td>
<td>rptr_next[4]</td>
<td>-1.337</td>
<td>2.408</td>
</tr>
<tr>
<td>115</td>
<td>pclk_x5</td>
<td>-1.337</td>
<td>0.669</td>
</tr>
<tr>
<td>92</td>
<td>rptr_next[3]</td>
<td>-0.047</td>
<td>2.183</td>
</tr>
<tr>
<td>49</td>
<td>rptr_next[2]</td>
<td>-0.250</td>
<td>2.201</td>
</tr>
<tr>
<td>40</td>
<td>j_fetch</td>
<td>-1.337</td>
<td>2.325</td>
</tr>
<tr>
<td>38</td>
<td>n98_3</td>
<td>25.869</td>
<td>2.483</td>
</tr>
<tr>
<td>32</td>
<td>h_tmds2_bits[6]</td>
<td>31.802</td>
<td>4.377</td>
</tr>
<tr>
<td>32</td>
<td>h_tmds2_bits[7]</td>
<td>33.258</td>
<td>2.921</td>
</tr>
<tr>
<td>32</td>
<td>h_tmds2_bits[8]</td>
<td>33.092</td>
<td>3.087</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C25</td>
<td>87.50%</td>
</tr>
<tr>
<td>R6C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R7C24</td>
<td>84.72%</td>
</tr>
<tr>
<td>R7C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C25</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C22</td>
<td>81.94%</td>
</tr>
<tr>
<td>R7C23</td>
<td>81.94%</td>
</tr>
<tr>
<td>R6C26</td>
<td>81.94%</td>
</tr>
<tr>
<td>R7C19</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27  -period 37.037 [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk125 -period  8.000 [get_pins {u_pll/pllvr_inst/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group {clk27} -group {clk125}</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
