

================================================================
== Vitis HLS Report for 'SMM_1u_500u_50u_Pipeline_L2_L3'
================================================================
* Date:           Sun Nov  3 13:41:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3   |        ?|        ?|        19|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 22 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 23 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ib = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 24 'alloca' 'ib' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bound4_read = read i39 @_ssdm_op_Read.ap_auto.i39, i39 %bound4" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 49 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i39 0, i39 %indvar_flatten6"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln121 = store i32 0, i32 %ib" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 51 'store' 'store_ln121' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln124 = store i7 0, i7 %ic" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 52 'store' 'store_ln124' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln123 = store i24 0, i24 %sum" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 53 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L4"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.07>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i39 %indvar_flatten6" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 55 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.83ns)   --->   "%icmp_ln121 = icmp_eq  i39 %indvar_flatten6_load, i39 %bound4_read" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 56 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.83ns)   --->   "%add_ln121_1 = add i39 %indvar_flatten6_load, i39 1" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 57 'add' 'add_ln121_1' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %for.inc135, void %for.inc141.loopexit.exitStub" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 58 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ic_load = load i7 %ic" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 59 'load' 'ic_load' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.87ns)   --->   "%icmp_ln124 = icmp_eq  i7 %ic_load, i7 83" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 60 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln121)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.99ns)   --->   "%select_ln121 = select i1 %icmp_ln124, i7 0, i7 %ic_load" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 61 'select' 'select_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [11/11] (4.21ns)   --->   "%urem_ln123 = urem i7 %select_ln121, i7 11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 62 'urem' 'urem_ln123' <Predicate = (!icmp_ln121)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.87ns)   --->   "%add_ln124 = add i7 %select_ln121, i7 1" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 63 'add' 'add_ln124' <Predicate = (!icmp_ln121)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.87ns)   --->   "%icmp_ln124_1 = icmp_eq  i7 %add_ln124, i7 83" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 64 'icmp' 'icmp_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124_1, void %new.latch.L4.split, void %last.iter.L4.split" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 65 'br' 'br_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln121 = store i39 %add_ln121_1, i39 %indvar_flatten6" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 66 'store' 'store_ln121' <Predicate = (!icmp_ln121)> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln124 = store i7 %add_ln124, i7 %ic" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 67 'store' 'store_ln124' <Predicate = (!icmp_ln121)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 68 [10/11] (4.21ns)   --->   "%urem_ln123 = urem i7 %select_ln121, i7 11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 68 'urem' 'urem_ln123' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 69 [9/11] (4.21ns)   --->   "%urem_ln123 = urem i7 %select_ln121, i7 11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 69 'urem' 'urem_ln123' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 70 [8/11] (4.21ns)   --->   "%urem_ln123 = urem i7 %select_ln121, i7 11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 70 'urem' 'urem_ln123' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 71 [7/11] (4.21ns)   --->   "%urem_ln123 = urem i7 %select_ln121, i7 11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 71 'urem' 'urem_ln123' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 72 [6/11] (4.21ns)   --->   "%urem_ln123 = urem i7 %select_ln121, i7 11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 72 'urem' 'urem_ln123' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 73 [5/11] (4.21ns)   --->   "%urem_ln123 = urem i7 %select_ln121, i7 11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 73 'urem' 'urem_ln123' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 74 [4/11] (4.21ns)   --->   "%urem_ln123 = urem i7 %select_ln121, i7 11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 74 'urem' 'urem_ln123' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.35>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i7 %select_ln121" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 75 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i7 %select_ln121" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 76 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln123_1 = add i9 %zext_ln124_1, i9 333" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 77 'add' 'add_ln123_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (2.25ns) (grouped into DSP with root node mul_ln127_9)   --->   "%add_ln123_2 = add i9 %zext_ln124_1, i9 250" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 78 'add' 'add_ln123_2' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 79 [1/1] (2.25ns) (grouped into DSP with root node mul_ln127_7)   --->   "%add_ln123_4 = add i8 %zext_ln124, i8 83" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 79 'add' 'add_ln123_4' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i7 %select_ln121" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 80 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (4.35ns)   --->   "%mul_ln123 = mul i15 %zext_ln123_1, i15 187" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 81 'mul' 'mul_ln123' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %mul_ln123, i32 11, i32 14" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 82 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [3/11] (4.21ns)   --->   "%urem_ln123 = urem i7 %select_ln121, i7 11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 83 'urem' 'urem_ln123' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into DSP with root node mul_ln127_7)   --->   "%zext_ln127_7 = zext i8 %add_ln123_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 84 'zext' 'zext_ln127_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln127_7 = mul i17 %zext_ln127_7, i17 373" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 85 'mul' 'mul_ln127_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into DSP with root node mul_ln127_9)   --->   "%zext_ln127_13 = zext i9 %add_ln123_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 86 'zext' 'zext_ln127_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln127_9 = mul i19 %zext_ln127_13, i19 745" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 87 'mul' 'mul_ln127_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%ib_load = load i32 %ib" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 88 'load' 'ib_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (2.55ns)   --->   "%add_ln121 = add i32 %ib_load, i32 1" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 89 'add' 'add_ln121' <Predicate = (icmp_ln124)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.69ns)   --->   "%select_ln121_2 = select i1 %icmp_ln124, i32 %add_ln121, i32 %ib_load" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 90 'select' 'select_ln121_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i32 %select_ln121_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 91 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.91ns)   --->   "%add_ln123 = add i8 %zext_ln124, i8 160" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 92 'add' 'add_ln123' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (1.91ns)   --->   "%add_ln123_3 = add i8 %zext_ln124, i8 166" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 93 'add' 'add_ln123_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [2/11] (4.21ns)   --->   "%urem_ln123 = urem i7 %select_ln121, i7 11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 94 'urem' 'urem_ln123' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln127_7 = mul i17 %zext_ln127_7, i17 373" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 95 'mul' 'mul_ln127_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln127_10 = zext i8 %add_ln123_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 96 'zext' 'zext_ln127_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (4.52ns)   --->   "%mul_ln127_8 = mul i17 %zext_ln127_10, i17 373" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 97 'mul' 'mul_ln127_8' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln127_8, i32 12, i32 16" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 98 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln127_9 = mul i19 %zext_ln127_13, i19 745" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 99 'mul' 'mul_ln127_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln127_16 = zext i9 %add_ln123_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 100 'zext' 'zext_ln127_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (5.63ns)   --->   "%mul_ln127_10 = mul i19 %zext_ln127_16, i19 745" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 101 'mul' 'mul_ln127_10' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i19.i32.i32, i19 %mul_ln127_10, i32 13, i32 18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 102 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln121 = store i32 %select_ln121_2, i32 %ib" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 103 'store' 'store_ln121' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 5.63>
ST_12 : Operation 104 [1/1] (5.62ns)   --->   "%mul_ln127_6 = mul i12 %trunc_ln127, i12 46" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 104 'mul' 'mul_ln127_6' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/11] (4.21ns)   --->   "%urem_ln123 = urem i7 %select_ln121, i7 11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 105 'urem' 'urem_ln123' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i4 %urem_ln123" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 106 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln127_7 = mul i17 %zext_ln127_7, i17 373" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 107 'mul' 'mul_ln127_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 108 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln127_9 = mul i19 %zext_ln127_13, i19 745" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 108 'mul' 'mul_ln127_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln127_21 = sext i8 %add_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 109 'sext' 'sext_ln127_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln127_19 = zext i9 %sext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 110 'zext' 'zext_ln127_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (5.63ns)   --->   "%mul_ln127_11 = mul i19 %zext_ln127_19, i19 745" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 111 'mul' 'mul_ln127_11' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i19.i32.i32, i19 %mul_ln127_11, i32 13, i32 18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 112 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.80>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i4 %tmp_11" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 113 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln127_5 = zext i4 %tmp_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 114 'zext' 'zext_ln127_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 0, i64 %zext_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 115 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (1.54ns)   --->   "%add_ln127_5 = add i12 %mul_ln127_6, i12 %zext_ln127_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 116 'add' 'add_ln127_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln127_6 = zext i12 %add_ln127_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 117 'zext' 'zext_ln127_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 118 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 0, i64 %zext_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 119 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 0, i64 %zext_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 120 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 0, i64 %zext_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 121 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 0, i64 %zext_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 122 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 0, i64 %zext_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 123 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 0, i64 %zext_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 124 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 0, i64 %zext_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 125 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 0, i64 %zext_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 126 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 0, i64 %zext_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 127 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 0, i64 %zext_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 128 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 129 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 130 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 131 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 132 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 133 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 134 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 135 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 136 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 137 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 138 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 139 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 139 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 140 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 140 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 141 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 141 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 142 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 142 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 143 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 143 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 144 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 144 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 145 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 145 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 146 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 146 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 147 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 147 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 148 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 148 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 149 [2/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 149 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 150 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 150 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 151 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 151 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 152 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 152 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 153 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 153 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 154 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 154 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 155 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 155 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 156 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 156 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 157 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 157 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 158 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 158 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 159 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 159 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 160 [2/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 160 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 161 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln127_7 = mul i17 %zext_ln127_7, i17 373" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 161 'mul' 'mul_ln127_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln127_7, i32 12, i32 16" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 162 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %tmp_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 163 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln127_8 = zext i5 %tmp_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 164 'zext' 'zext_ln127_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_1 = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 165 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_1' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (1.54ns)   --->   "%add_ln127_6 = add i12 %mul_ln127_6, i12 %zext_ln127_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 166 'add' 'add_ln127_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln127_9 = zext i12 %add_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 167 'zext' 'zext_ln127_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_1 = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 0, i64 %zext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 168 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_1' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 169 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_1' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 170 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_1' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 171 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_1' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 172 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_1' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 173 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_1' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 174 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_1' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 175 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_1' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 176 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_1' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 177 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_1' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 178 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_1' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 0, i64 %zext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 179 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_1' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 0, i64 %zext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 180 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_1' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 0, i64 %zext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 181 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_1' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 0, i64 %zext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 182 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_1' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 0, i64 %zext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 183 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_1' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 0, i64 %zext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 184 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_1' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 0, i64 %zext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 185 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_1' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 0, i64 %zext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 186 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_1' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 0, i64 %zext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 187 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_1' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 0, i64 %zext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 188 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_1' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 189 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 189 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_1' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 190 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 190 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_1' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 191 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 191 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_1' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 192 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 192 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_1' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 193 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 193 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_1' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 194 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 194 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_1' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 195 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 195 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_1' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 196 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 196 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_1' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 197 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 197 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_1' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 198 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 198 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_1' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 199 [2/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_1 = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 199 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_1' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 200 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 200 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_1' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 201 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 201 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_1' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 202 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 202 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_1' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 203 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 203 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_1' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 204 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 204 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_1' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 205 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 205 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_1' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 206 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 206 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_1' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 207 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 207 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_1' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 208 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 208 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_1' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 209 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 209 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_1' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 210 [2/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_1 = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 210 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_1' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i5 %tmp_13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 211 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln127_11 = zext i5 %tmp_13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 212 'zext' 'zext_ln127_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_2 = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 0, i64 %zext_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 213 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_2' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (1.54ns)   --->   "%add_ln127_7 = add i12 %mul_ln127_6, i12 %zext_ln127_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 214 'add' 'add_ln127_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln127_12 = zext i12 %add_ln127_7" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 215 'zext' 'zext_ln127_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_2 = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 0, i64 %zext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 216 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_2' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 0, i64 %zext_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 217 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_2' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 0, i64 %zext_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 218 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_2' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 0, i64 %zext_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 219 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_2' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 0, i64 %zext_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 220 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_2' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 0, i64 %zext_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 221 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_2' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 0, i64 %zext_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 222 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_2' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 0, i64 %zext_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 223 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_2' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 0, i64 %zext_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 224 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_2' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 0, i64 %zext_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 225 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_2' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 0, i64 %zext_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 226 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_2' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 0, i64 %zext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 227 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_2' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 0, i64 %zext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 228 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_2' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 0, i64 %zext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 229 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_2' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 0, i64 %zext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 230 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_2' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 0, i64 %zext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 231 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_2' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 0, i64 %zext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 232 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_2' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 0, i64 %zext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 233 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_2' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 0, i64 %zext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 234 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_2' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 0, i64 %zext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 235 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_2' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 0, i64 %zext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 236 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_2' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 237 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 237 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_2' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 238 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 238 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_2' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 239 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 239 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_2' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 240 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 240 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_2' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 241 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 241 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_2' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 242 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 242 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_2' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 243 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 243 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_2' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 244 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 244 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_2' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 245 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 245 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_2' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 246 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 246 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_2' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 247 [2/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_2 = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 247 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_2' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 248 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 248 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_2' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 249 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 249 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_2' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 250 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 250 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_2' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 251 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 251 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_2' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 252 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 252 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_2' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 253 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 253 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_2' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 254 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 254 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_2' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 255 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 255 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_2' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 256 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 256 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_2' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 257 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 257 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_2' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 258 [2/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_2 = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 258 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_2' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 259 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln127_9 = mul i19 %zext_ln127_13, i19 745" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 259 'mul' 'mul_ln127_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i19.i32.i32, i19 %mul_ln127_9, i32 13, i32 18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 260 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i6 %tmp_14" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 261 'zext' 'zext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln127_14 = zext i6 %tmp_14" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 262 'zext' 'zext_ln127_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_3 = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 0, i64 %zext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 263 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_3' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (1.54ns)   --->   "%add_ln127_8 = add i12 %mul_ln127_6, i12 %zext_ln127_14" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 264 'add' 'add_ln127_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln127_15 = zext i12 %add_ln127_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 265 'zext' 'zext_ln127_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_3 = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 266 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_3' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 0, i64 %zext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 267 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_3' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 0, i64 %zext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 268 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_3' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 0, i64 %zext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 269 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_3' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 0, i64 %zext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 270 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_3' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 0, i64 %zext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 271 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_3' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 0, i64 %zext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 272 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_3' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 0, i64 %zext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 273 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_3' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 0, i64 %zext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 274 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_3' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 0, i64 %zext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 275 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_3' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 0, i64 %zext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 276 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_3' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 277 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_3' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 278 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_3' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 279 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_3' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 280 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_3' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 281 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_3' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 282 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_3' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 283 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_3' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 284 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_3' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 285 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_3' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 286 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_3' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 287 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 287 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_3' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 288 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 288 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_3' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 289 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 289 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_3' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 290 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 290 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_3' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 291 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 291 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_3' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 292 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 292 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_3' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 293 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 293 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_3' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 294 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 294 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_3' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 295 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 295 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_3' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 296 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 296 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_3' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 297 [2/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_3 = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 297 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_3' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 298 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 298 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_3' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 299 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 299 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_3' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 300 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 300 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_3' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 301 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 301 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_3' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 302 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 302 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_3' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 303 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 303 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_3' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 304 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 304 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_3' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 305 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 305 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_3' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 306 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 306 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_3' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 307 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 307 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_3' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 308 [2/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_3 = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 308 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_3' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i6 %tmp_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 309 'zext' 'zext_ln127_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln127_17 = zext i6 %tmp_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 310 'zext' 'zext_ln127_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_4 = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 0, i64 %zext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 311 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_4' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (1.54ns)   --->   "%add_ln127_9 = add i12 %mul_ln127_6, i12 %zext_ln127_17" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 312 'add' 'add_ln127_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln127_18 = zext i12 %add_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 313 'zext' 'zext_ln127_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_4 = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 0, i64 %zext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 314 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_4' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 0, i64 %zext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 315 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_4' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 0, i64 %zext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 316 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_4' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 0, i64 %zext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 317 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_4' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 0, i64 %zext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 318 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_4' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 0, i64 %zext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 319 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_4' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 0, i64 %zext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 320 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_4' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 0, i64 %zext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 321 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_4' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 0, i64 %zext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 322 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_4' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 0, i64 %zext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 323 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_4' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 0, i64 %zext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 324 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_4' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 0, i64 %zext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 325 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_4' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 0, i64 %zext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 326 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_4' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 0, i64 %zext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 327 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_4' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 0, i64 %zext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 328 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_4' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 0, i64 %zext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 329 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_4' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 0, i64 %zext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 330 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_4' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 0, i64 %zext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 331 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_4' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 0, i64 %zext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 332 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_4' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 0, i64 %zext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 333 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_4' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_4 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 0, i64 %zext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 334 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_4' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 335 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 335 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_4' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 336 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 336 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_4' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 337 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 337 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_4' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 338 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 338 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_4' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 339 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 339 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_4' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 340 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 340 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_4' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 341 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 341 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_4' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 342 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 342 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_4' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 343 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 343 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_4' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 344 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 344 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_4' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 345 [2/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_4 = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 345 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_4' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 346 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 346 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_4' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 347 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 347 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_4' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 348 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 348 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_4' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 349 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 349 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_4' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 350 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 350 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_4' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 351 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 351 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_4' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 352 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 352 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_4' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 353 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 353 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_4' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 354 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 354 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_4' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 355 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 355 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_4' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 356 [2/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_4 = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 356 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_4' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i6 %tmp_16" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 357 'zext' 'zext_ln127_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln127_20 = zext i6 %tmp_16" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 358 'zext' 'zext_ln127_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_5 = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 0, i64 %zext_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 359 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_5' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 360 [1/1] (1.54ns)   --->   "%add_ln127_10 = add i12 %mul_ln127_6, i12 %zext_ln127_20" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 360 'add' 'add_ln127_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln127_21 = zext i12 %add_ln127_10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 361 'zext' 'zext_ln127_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_5 = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 0, i64 %zext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 362 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_5' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_13 : Operation 363 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 0, i64 %zext_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 363 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_5' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 0, i64 %zext_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 364 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_5' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 0, i64 %zext_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 365 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_5' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 0, i64 %zext_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 366 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_5' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 367 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 0, i64 %zext_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 367 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_5' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 0, i64 %zext_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 368 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_5' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 0, i64 %zext_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 369 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_5' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 0, i64 %zext_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 370 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_5' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 0, i64 %zext_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 371 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_5' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 0, i64 %zext_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 372 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_5' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 0, i64 %zext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 373 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_5' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 0, i64 %zext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 374 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_5' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 0, i64 %zext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 375 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_5' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 0, i64 %zext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 376 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_5' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 0, i64 %zext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 377 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_5' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 0, i64 %zext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 378 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_5' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 0, i64 %zext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 379 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_5' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 0, i64 %zext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 380 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_5' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 0, i64 %zext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 381 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_5' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_5 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 0, i64 %zext_ln127_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 382 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_5' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_13 : Operation 383 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 383 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_5' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 384 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 384 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_5' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 385 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 385 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_5' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 386 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 386 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_5' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 387 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 387 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_5' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 388 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 388 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_5' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 389 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 389 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_5' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 390 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 390 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_5' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 391 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 391 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_5' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 392 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 392 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_5' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 393 [2/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_5 = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 393 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_5' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_13 : Operation 394 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 394 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_5' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 395 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 395 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_5' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 396 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 396 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_5' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 397 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 397 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_5' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 398 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 398 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_5' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 399 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 399 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_5' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 400 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 400 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_5' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 401 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 401 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_5' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 402 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 402 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_5' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 403 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 403 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_5' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_13 : Operation 404 [2/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_5 = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 404 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_5' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>

State 14 <SV = 13> <Delay = 6.96>
ST_14 : Operation 405 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 405 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 406 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 406 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 407 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 407 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 408 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 408 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 409 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 409 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 410 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 410 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 411 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 411 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 412 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 412 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 413 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 413 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 414 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 414 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 415 [1/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 415 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 416 [1/1] (2.66ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load, i4 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load, i4 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load, i4 4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load, i4 7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load, i4 9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load, i4 10, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 416 'sparsemux' 'tmp' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 417 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 417 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 418 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 418 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 419 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 419 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 420 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 420 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 421 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 421 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 422 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 422 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 423 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 423 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 424 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 424 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 425 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 425 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 426 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 426 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 427 [1/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 427 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 428 [1/1] (2.66ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load, i4 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load, i4 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load, i4 4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load, i4 7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load, i4 9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load, i4 10, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 428 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 429 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 429 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_1' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 430 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 430 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_1' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 431 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 431 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_1' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 432 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 432 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_1' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 433 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 433 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_1' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 434 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 434 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_1' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 435 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 435 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_1' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 436 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 436 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_1' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 437 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 437 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_1' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 438 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_1 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 438 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_1' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 439 [1/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_1 = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 439 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_1' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 440 [1/1] (2.66ns)   --->   "%tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_1, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_1, i4 7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_1, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_1, i4 9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_1, i4 10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_1, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_1, i4 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_1, i4 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_1, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_1, i4 4, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_1, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 440 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 441 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 441 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_1' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 442 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 442 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_1' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 443 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 443 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_1' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 444 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 444 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_1' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 445 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 445 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_1' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 446 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 446 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_1' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 447 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 447 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_1' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 448 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 448 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_1' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 449 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 449 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_1' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 450 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_1 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 450 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_1' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 451 [1/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_1 = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 451 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_1' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 452 [1/1] (2.66ns)   --->   "%tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_1, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_1, i4 7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_1, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_1, i4 9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_1, i4 10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_1, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_1, i4 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_1, i4 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_1, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_1, i4 4, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_1, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 452 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 453 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 453 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_2' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 454 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 454 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_2' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 455 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 455 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_2' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 456 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 456 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_2' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 457 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 457 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_2' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 458 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 458 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_2' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 459 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 459 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_2' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 460 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 460 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_2' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 461 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 461 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_2' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 462 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_2 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 462 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_2' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 463 [1/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_2 = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 463 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_2' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 464 [1/1] (2.66ns)   --->   "%tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_2, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_2, i4 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_2, i4 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_2, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_2, i4 4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_2, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_2, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_2, i4 7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_2, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_2, i4 9, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_2, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 464 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln127_6 = sext i8 %tmp_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 465 'sext' 'sext_ln127_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 466 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 466 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_2' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 467 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 467 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_2' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 468 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 468 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_2' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 469 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 469 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_2' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 470 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 470 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_2' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 471 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 471 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_2' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 472 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 472 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_2' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 473 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 473 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_2' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 474 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 474 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_2' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 475 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_2 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 475 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_2' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 476 [1/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_2 = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 476 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_2' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 477 [1/1] (2.66ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_2, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_2, i4 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_2, i4 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_2, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_2, i4 4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_2, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_2, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_2, i4 7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_2, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_2, i4 9, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_2, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 477 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln127_7 = sext i8 %tmp_7" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 478 'sext' 'sext_ln127_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 479 [3/3] (1.05ns) (grouped into DSP with root node add_ln127)   --->   "%mul_ln127_2 = mul i16 %sext_ln127_7, i16 %sext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 479 'mul' 'mul_ln127_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 480 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 480 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_3' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 481 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 481 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_3' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 482 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 482 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_3' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 483 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 483 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_3' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 484 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 484 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_3' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 485 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 485 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_3' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 486 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 486 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_3' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 487 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 487 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_3' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 488 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 488 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_3' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 489 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_3 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 489 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_3' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 490 [1/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_3 = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 490 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_3' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 491 [1/1] (2.66ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_3, i4 4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_3, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_3, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_3, i4 7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_3, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_3, i4 9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_3, i4 10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_3, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_3, i4 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_3, i4 2, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_3, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 491 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 492 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 492 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_3' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 493 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 493 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_3' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 494 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 494 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_3' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 495 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 495 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_3' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 496 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 496 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_3' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 497 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 497 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_3' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 498 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 498 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_3' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 499 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 499 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_3' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 500 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 500 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_3' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 501 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_3 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 501 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_3' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 502 [1/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_3 = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 502 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_3' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 503 [1/1] (2.66ns)   --->   "%tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_3, i4 4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_3, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_3, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_3, i4 7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_3, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_3, i4 9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_3, i4 10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_3, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_3, i4 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_3, i4 2, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_3, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 503 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 504 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 504 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_4' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 505 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 505 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_4' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 506 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 506 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_4' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 507 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 507 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_4' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 508 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 508 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_4' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 509 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 509 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_4' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 510 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 510 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_4' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 511 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 511 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_4' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 512 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 512 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_4' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 513 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_4 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 513 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_4' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 514 [1/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_4 = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 514 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_4' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 515 [1/1] (2.66ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_4, i4 9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_4, i4 10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_4, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_4, i4 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_4, i4 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_4, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_4, i4 4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_4, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_4, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_4, i4 7, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_4, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 515 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 516 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 516 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_4' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 517 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 517 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_4' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 518 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 518 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_4' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 519 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 519 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_4' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 520 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 520 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_4' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 521 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 521 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_4' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 522 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 522 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_4' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 523 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 523 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_4' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 524 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 524 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_4' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 525 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_4 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 525 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_4' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 526 [1/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_4 = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 526 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_4' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 527 [1/1] (2.66ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_4, i4 9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_4, i4 10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_4, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_4, i4 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_4, i4 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_4, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_4, i4 4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_4, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_4, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_4, i4 7, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_4, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 527 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 528 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 528 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_5' <Predicate = (trunc_ln123 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 529 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 529 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_5' <Predicate = (trunc_ln123 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 530 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 530 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_5' <Predicate = (trunc_ln123 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 531 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 531 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_5' <Predicate = (trunc_ln123 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 532 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 532 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_5' <Predicate = (trunc_ln123 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 533 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 533 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_5' <Predicate = (trunc_ln123 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 534 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 534 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_5' <Predicate = (trunc_ln123 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 535 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 535 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_5' <Predicate = (trunc_ln123 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 536 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 536 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_5' <Predicate = (trunc_ln123 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 537 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_5 = load i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 537 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_5' <Predicate = (trunc_ln123 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 538 [1/2] (2.32ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_5 = load i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 538 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_5' <Predicate = (trunc_ln123 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_14 : Operation 539 [1/1] (2.66ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_load_5, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_load_5, i4 4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_load_5, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_load_5, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_load_5, i4 7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_load_5, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_load_5, i4 9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_load_5, i4 10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_load_5, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_load_5, i4 1, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_load_5, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 539 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln127_15 = sext i8 %tmp_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 540 'sext' 'sext_ln127_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 541 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 541 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_5' <Predicate = (trunc_ln123 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 542 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 542 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_5' <Predicate = (trunc_ln123 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 543 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 543 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_5' <Predicate = (trunc_ln123 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 544 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 544 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_5' <Predicate = (trunc_ln123 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 545 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 545 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_5' <Predicate = (trunc_ln123 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 546 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 546 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_5' <Predicate = (trunc_ln123 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 547 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 547 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_5' <Predicate = (trunc_ln123 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 548 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 548 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_5' <Predicate = (trunc_ln123 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 549 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 549 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_5' <Predicate = (trunc_ln123 == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 550 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_5 = load i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 550 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_5' <Predicate = (trunc_ln123 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 551 [1/2] (3.25ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_5 = load i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 551 'load' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_5' <Predicate = (trunc_ln123 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 552 [1/1] (2.66ns)   --->   "%tmp_10 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_5, i4 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_load_5, i4 4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_load_5, i4 5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_load_5, i4 6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_load_5, i4 7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_load_5, i4 8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_load_5, i4 9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_load_5, i4 10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_load_5, i4 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_load_5, i4 1, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_load_5, i8 0, i4 %trunc_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 552 'sparsemux' 'tmp_10' <Predicate = true> <Delay = 2.66> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln127_16 = sext i8 %tmp_10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 553 'sext' 'sext_ln127_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 554 [3/3] (1.05ns) (grouped into DSP with root node add_ln127_2)   --->   "%mul_ln127_5 = mul i16 %sext_ln127_16, i16 %sext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 554 'mul' 'mul_ln127_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.05>
ST_15 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i8 %tmp" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 555 'sext' 'sext_ln127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln127_1 = sext i8 %tmp_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 556 'sext' 'sext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 557 [3/3] (1.05ns) (grouped into DSP with root node add_ln127_1)   --->   "%mul_ln127 = mul i16 %sext_ln127_1, i16 %sext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 557 'mul' 'mul_ln127' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 558 [2/3] (1.05ns) (grouped into DSP with root node add_ln127)   --->   "%mul_ln127_2 = mul i16 %sext_ln127_7, i16 %sext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 558 'mul' 'mul_ln127_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln127_9 = sext i8 %tmp_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 559 'sext' 'sext_ln127_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln127_10 = sext i8 %tmp_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 560 'sext' 'sext_ln127_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 561 [3/3] (1.05ns) (grouped into DSP with root node add_ln127_3)   --->   "%mul_ln127_3 = mul i16 %sext_ln127_10, i16 %sext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 561 'mul' 'mul_ln127_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 562 [2/3] (1.05ns) (grouped into DSP with root node add_ln127_2)   --->   "%mul_ln127_5 = mul i16 %sext_ln127_16, i16 %sext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 562 'mul' 'mul_ln127_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.27>
ST_16 : Operation 563 [2/3] (1.05ns) (grouped into DSP with root node add_ln127_1)   --->   "%mul_ln127 = mul i16 %sext_ln127_1, i16 %sext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 563 'mul' 'mul_ln127' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln127_3 = sext i8 %tmp_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 564 'sext' 'sext_ln127_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln127_4 = sext i8 %tmp_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 565 'sext' 'sext_ln127_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 566 [1/1] (4.17ns)   --->   "%mul_ln127_1 = mul i16 %sext_ln127_4, i16 %sext_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 566 'mul' 'mul_ln127_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln127_5 = sext i16 %mul_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 567 'sext' 'sext_ln127_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 568 [1/3] (0.00ns) (grouped into DSP with root node add_ln127)   --->   "%mul_ln127_2 = mul i16 %sext_ln127_7, i16 %sext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 568 'mul' 'mul_ln127_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 569 [1/1] (0.00ns) (grouped into DSP with root node add_ln127)   --->   "%sext_ln127_8 = sext i16 %mul_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 569 'sext' 'sext_ln127_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 570 [2/3] (1.05ns) (grouped into DSP with root node add_ln127_3)   --->   "%mul_ln127_3 = mul i16 %sext_ln127_10, i16 %sext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 570 'mul' 'mul_ln127_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln127_12 = sext i8 %tmp_s" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 571 'sext' 'sext_ln127_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln127_13 = sext i8 %tmp_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 572 'sext' 'sext_ln127_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 573 [1/1] (4.17ns)   --->   "%mul_ln127_4 = mul i16 %sext_ln127_13, i16 %sext_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 573 'mul' 'mul_ln127_4' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln127_14 = sext i16 %mul_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 574 'sext' 'sext_ln127_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 575 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_2)   --->   "%mul_ln127_5 = mul i16 %sext_ln127_16, i16 %sext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 575 'mul' 'mul_ln127_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 576 [1/1] (0.00ns) (grouped into DSP with root node add_ln127_2)   --->   "%sext_ln127_17 = sext i16 %mul_ln127_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 576 'sext' 'sext_ln127_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 577 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127 = add i17 %sext_ln127_5, i17 %sext_ln127_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 577 'add' 'add_ln127' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 578 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_2 = add i17 %sext_ln127_14, i17 %sext_ln127_17" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 578 'add' 'add_ln127_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 579 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_1)   --->   "%mul_ln127 = mul i16 %sext_ln127_1, i16 %sext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 579 'mul' 'mul_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 580 [1/1] (0.00ns) (grouped into DSP with root node add_ln127_1)   --->   "%sext_ln127_2 = sext i16 %mul_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 580 'sext' 'sext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 581 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_3)   --->   "%mul_ln127_3 = mul i16 %sext_ln127_10, i16 %sext_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 581 'mul' 'mul_ln127_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 582 [1/1] (0.00ns) (grouped into DSP with root node add_ln127_3)   --->   "%sext_ln127_11 = sext i16 %mul_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 582 'sext' 'sext_ln127_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 583 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127 = add i17 %sext_ln127_5, i17 %sext_ln127_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 583 'add' 'add_ln127' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 584 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_1 = add i17 %add_ln127, i17 %sext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 584 'add' 'add_ln127_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 585 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_2 = add i17 %sext_ln127_14, i17 %sext_ln127_17" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 585 'add' 'add_ln127_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 586 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_3 = add i17 %add_ln127_2, i17 %sext_ln127_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 586 'add' 'add_ln127_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 587 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_1 = add i17 %add_ln127, i17 %sext_ln127_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 587 'add' 'add_ln127_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln127_18 = sext i17 %add_ln127_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 588 'sext' 'sext_ln127_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 589 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_3 = add i17 %add_ln127_2, i17 %sext_ln127_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 589 'add' 'add_ln127_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln127_19 = sext i17 %add_ln127_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 590 'sext' 'sext_ln127_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 591 [1/1] (2.10ns)   --->   "%add_ln127_4 = add i18 %sext_ln127_19, i18 %sext_ln127_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 591 'add' 'add_ln127_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.62>
ST_19 : Operation 592 [1/1] (0.00ns)   --->   "%sum_load = load i24 %sum" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 592 'load' 'sum_load' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_19 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%select_ln121_1 = select i1 %icmp_ln124, i24 0, i24 %sum_load" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 593 'select' 'select_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%sext_ln127_20 = sext i18 %add_ln127_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 594 'sext' 'sext_ln127_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 595 [1/1] (2.31ns) (out node of the LUT)   --->   "%sum_1 = add i24 %select_ln121_1, i24 %sext_ln127_20" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 595 'add' 'sum_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum_1, i32 23" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 596 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 597 [1/1] (2.31ns)   --->   "%sub_ln130 = sub i24 0, i24 %sum_1" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 597 'sub' 'sub_ln130' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln130_3 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %sub_ln130, i32 7, i32 23" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 598 'partselect' 'trunc_ln130_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln130_4 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %sum_1, i32 7, i32 23" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 599 'partselect' 'trunc_ln130_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (1.58ns)   --->   "%store_ln123 = store i24 %sum_1, i24 %sum" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 600 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln124 = br void %L4" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 601 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 613 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 613 'ret' 'ret_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.74>
ST_20 : Operation 602 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_str"   --->   Operation 602 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 603 [1/1] (0.00ns)   --->   "%specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fixed_point_stream_convolution.h:125]   --->   Operation 603 'specpipeline' 'specpipeline_ln125' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i17 %trunc_ln130_3" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 604 'sext' 'sext_ln130' <Predicate = (tmp_17)> <Delay = 0.00>
ST_20 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i25 %sext_ln130" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 605 'zext' 'zext_ln130' <Predicate = (tmp_17)> <Delay = 0.00>
ST_20 : Operation 606 [1/1] (2.34ns)   --->   "%sub_ln130_1 = sub i26 0, i26 %zext_ln130" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 606 'sub' 'sub_ln130_1' <Predicate = (tmp_17)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln130_1 = sext i17 %trunc_ln130_4" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 607 'sext' 'sext_ln130_1' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_20 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i25 %sext_ln130_1" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 608 'zext' 'zext_ln130_1' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_20 : Operation 609 [1/1] (0.76ns)   --->   "%output_data = select i1 %tmp_17, i26 %sub_ln130_1, i26 %zext_ln130_1" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 609 'select' 'output_data' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln130_2 = sext i26 %output_data" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 610 'sext' 'sext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 611 [1/1] (3.63ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_5, i32 %sext_ln130_2" [./../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 611 'write' 'write_ln132' <Predicate = (icmp_ln124_1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_20 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln124 = br void %new.latch.L4.split" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 612 'br' 'br_ln124' <Predicate = (icmp_ln124_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 39 bit ('indvar_flatten6') [28]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [53]  (1.588 ns)

 <State 2>: 7.077ns
The critical path consists of the following:
	'load' operation 7 bit ('ic_load', ./../hw_library/fixed_point_stream_convolution.h:124) on local variable 'ic', ./../hw_library/fixed_point_stream_convolution.h:124 [65]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln124', ./../hw_library/fixed_point_stream_convolution.h:124) [69]  (1.870 ns)
	'select' operation 7 bit ('select_ln121', ./../hw_library/fixed_point_stream_convolution.h:121) [70]  (0.993 ns)
	'urem' operation 4 bit ('urem_ln123', ./../hw_library/fixed_point_stream_convolution.h:123) [112]  (4.214 ns)

 <State 3>: 4.214ns
The critical path consists of the following:
	'urem' operation 4 bit ('urem_ln123', ./../hw_library/fixed_point_stream_convolution.h:123) [112]  (4.214 ns)

 <State 4>: 4.214ns
The critical path consists of the following:
	'urem' operation 4 bit ('urem_ln123', ./../hw_library/fixed_point_stream_convolution.h:123) [112]  (4.214 ns)

 <State 5>: 4.214ns
The critical path consists of the following:
	'urem' operation 4 bit ('urem_ln123', ./../hw_library/fixed_point_stream_convolution.h:123) [112]  (4.214 ns)

 <State 6>: 4.214ns
The critical path consists of the following:
	'urem' operation 4 bit ('urem_ln123', ./../hw_library/fixed_point_stream_convolution.h:123) [112]  (4.214 ns)

 <State 7>: 4.214ns
The critical path consists of the following:
	'urem' operation 4 bit ('urem_ln123', ./../hw_library/fixed_point_stream_convolution.h:123) [112]  (4.214 ns)

 <State 8>: 4.214ns
The critical path consists of the following:
	'urem' operation 4 bit ('urem_ln123', ./../hw_library/fixed_point_stream_convolution.h:123) [112]  (4.214 ns)

 <State 9>: 4.214ns
The critical path consists of the following:
	'urem' operation 4 bit ('urem_ln123', ./../hw_library/fixed_point_stream_convolution.h:123) [112]  (4.214 ns)

 <State 10>: 4.350ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln123', ./../hw_library/fixed_point_stream_convolution.h:123) [84]  (4.350 ns)

 <State 11>: 6.435ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln123_3', ./../hw_library/fixed_point_stream_convolution.h:123) [81]  (1.915 ns)
	'mul' operation 17 bit ('mul_ln127_8', ./../hw_library/fixed_point_stream_convolution.h:127) [200]  (4.520 ns)

 <State 12>: 5.630ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln127_11', ./../hw_library/fixed_point_stream_convolution.h:127) [372]  (5.630 ns)

 <State 13>: 4.801ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln127_5', ./../hw_library/fixed_point_stream_convolution.h:127) [89]  (1.547 ns)
	'getelementptr' operation 12 bit ('void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr', ./../hw_library/fixed_point_stream_convolution.h:127) [102]  (0.000 ns)
	'load' operation 8 bit ('void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load', ./../hw_library/fixed_point_stream_convolution.h:127) on array 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9' [127]  (3.254 ns)

 <State 14>: 6.966ns
The critical path consists of the following:
	'load' operation 8 bit ('void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_load_2', ./../hw_library/fixed_point_stream_convolution.h:127) on array 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9' [241]  (3.254 ns)
	'sparsemux' operation 8 bit ('tmp_7', ./../hw_library/fixed_point_stream_convolution.h:127) [252]  (2.662 ns)
	'mul' operation 16 bit of DSP[428] ('mul_ln127_2', ./../hw_library/fixed_point_stream_convolution.h:127) [254]  (1.050 ns)

 <State 15>: 1.050ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[429] ('mul_ln127', ./../hw_library/fixed_point_stream_convolution.h:127) [140]  (1.050 ns)

 <State 16>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln127_1', ./../hw_library/fixed_point_stream_convolution.h:127) [197]  (4.170 ns)
	'add' operation 17 bit of DSP[428] ('add_ln127', ./../hw_library/fixed_point_stream_convolution.h:127) [428]  (2.100 ns)

 <State 17>: 4.200ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[428] ('add_ln127', ./../hw_library/fixed_point_stream_convolution.h:127) [428]  (2.100 ns)
	'add' operation 17 bit of DSP[429] ('add_ln127_1', ./../hw_library/fixed_point_stream_convolution.h:127) [429]  (2.100 ns)

 <State 18>: 4.207ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[429] ('add_ln127_1', ./../hw_library/fixed_point_stream_convolution.h:127) [429]  (2.100 ns)
	'add' operation 18 bit ('add_ln127_4', ./../hw_library/fixed_point_stream_convolution.h:127) [434]  (2.107 ns)

 <State 19>: 4.629ns
The critical path consists of the following:
	'load' operation 24 bit ('sum_load', ./../hw_library/fixed_point_stream_convolution.h:121) on local variable 'sum', ./../hw_library/fixed_point_stream_convolution.h:123 [64]  (0.000 ns)
	'select' operation 24 bit ('select_ln121_1', ./../hw_library/fixed_point_stream_convolution.h:121) [71]  (0.000 ns)
	'add' operation 24 bit ('sum', ./../hw_library/fixed_point_stream_convolution.h:127) [436]  (2.314 ns)
	'sub' operation 24 bit ('sub_ln130', ./../hw_library/fixed_point_stream_convolution.h:130) [440]  (2.314 ns)

 <State 20>: 6.745ns
The critical path consists of the following:
	'sub' operation 26 bit ('sub_ln130_1', ./../hw_library/fixed_point_stream_convolution.h:130) [444]  (2.344 ns)
	'select' operation 26 bit ('output_data', ./../hw_library/fixed_point_stream_convolution.h:130) [448]  (0.766 ns)
	fifo write operation ('write_ln132', ./../hw_library/fixed_point_stream_convolution.h:132) on port 'connect_5' (./../hw_library/fixed_point_stream_convolution.h:132) [452]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
