{
    "pips": {
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B0->>INT_INTERFACE_PSS_LOGIC_OUTS_L0": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B0"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B1->>INT_INTERFACE_PSS_LOGIC_OUTS_L1": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B1"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B10->>INT_INTERFACE_PSS_LOGIC_OUTS_L10": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B10"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B11->>INT_INTERFACE_PSS_LOGIC_OUTS_L11": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B11"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B12->>INT_INTERFACE_PSS_LOGIC_OUTS_L12": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B12"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B13->>INT_INTERFACE_PSS_LOGIC_OUTS_L13": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B13"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B14->>INT_INTERFACE_PSS_LOGIC_OUTS_L14": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B14"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B15->>INT_INTERFACE_PSS_LOGIC_OUTS_L15": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B15"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B16->>INT_INTERFACE_PSS_LOGIC_OUTS_L16": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B16"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B17->>INT_INTERFACE_PSS_LOGIC_OUTS_L17": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B17"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B18->>INT_INTERFACE_PSS_LOGIC_OUTS_L18": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B18"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B19->>INT_INTERFACE_PSS_LOGIC_OUTS_L19": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B19"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B2->>INT_INTERFACE_PSS_LOGIC_OUTS_L2": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B2"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B20->>INT_INTERFACE_PSS_LOGIC_OUTS_L20": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B20"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B21->>INT_INTERFACE_PSS_LOGIC_OUTS_L21": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B21"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B22->>INT_INTERFACE_PSS_LOGIC_OUTS_L22": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B22"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B23->>INT_INTERFACE_PSS_LOGIC_OUTS_L23": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B23"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B3->>INT_INTERFACE_PSS_LOGIC_OUTS_L3": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B3"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B4->>INT_INTERFACE_PSS_LOGIC_OUTS_L4": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B4"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B5->>INT_INTERFACE_PSS_LOGIC_OUTS_L5": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B5"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B6->>INT_INTERFACE_PSS_LOGIC_OUTS_L6": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B6"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B7->>INT_INTERFACE_PSS_LOGIC_OUTS_L7": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B7"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B8->>INT_INTERFACE_PSS_LOGIC_OUTS_L8": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B8"
        },
        "INT_INTERFACE_PSS_L.INT_INTERFACE_PSS_LOGIC_OUTS_L_B9->>INT_INTERFACE_PSS_LOGIC_OUTS_L9": {
            "can_invert": "0",
            "dst_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "src_wire": "INT_INTERFACE_PSS_LOGIC_OUTS_L_B9"
        }
    },
    "sites": [],
    "tile_type": "INT_INTERFACE_PSS_L",
    "wires": [
        "INT_INTERFACE_PSS_BLOCK_OUTS_L_B0",
        "INT_INTERFACE_PSS_BLOCK_OUTS_L_B1",
        "INT_INTERFACE_PSS_BLOCK_OUTS_L_B2",
        "INT_INTERFACE_PSS_BLOCK_OUTS_L_B3",
        "INT_INTERFACE_PSS_BYP_B0",
        "INT_INTERFACE_PSS_BYP_B1",
        "INT_INTERFACE_PSS_BYP_B2",
        "INT_INTERFACE_PSS_BYP_B3",
        "INT_INTERFACE_PSS_BYP_B4",
        "INT_INTERFACE_PSS_BYP_B5",
        "INT_INTERFACE_PSS_BYP_B6",
        "INT_INTERFACE_PSS_BYP_B7",
        "INT_INTERFACE_PSS_CLK_B0",
        "INT_INTERFACE_PSS_CLK_B1",
        "INT_INTERFACE_PSS_CTRL_B0",
        "INT_INTERFACE_PSS_CTRL_B1",
        "INT_INTERFACE_PSS_FAN_B0",
        "INT_INTERFACE_PSS_FAN_B1",
        "INT_INTERFACE_PSS_FAN_B2",
        "INT_INTERFACE_PSS_FAN_B3",
        "INT_INTERFACE_PSS_FAN_B4",
        "INT_INTERFACE_PSS_FAN_B5",
        "INT_INTERFACE_PSS_FAN_B6",
        "INT_INTERFACE_PSS_FAN_B7",
        "INT_INTERFACE_PSS_IMUX_B0",
        "INT_INTERFACE_PSS_IMUX_B1",
        "INT_INTERFACE_PSS_IMUX_B10",
        "INT_INTERFACE_PSS_IMUX_B11",
        "INT_INTERFACE_PSS_IMUX_B12",
        "INT_INTERFACE_PSS_IMUX_B13",
        "INT_INTERFACE_PSS_IMUX_B14",
        "INT_INTERFACE_PSS_IMUX_B15",
        "INT_INTERFACE_PSS_IMUX_B16",
        "INT_INTERFACE_PSS_IMUX_B17",
        "INT_INTERFACE_PSS_IMUX_B18",
        "INT_INTERFACE_PSS_IMUX_B19",
        "INT_INTERFACE_PSS_IMUX_B2",
        "INT_INTERFACE_PSS_IMUX_B20",
        "INT_INTERFACE_PSS_IMUX_B21",
        "INT_INTERFACE_PSS_IMUX_B22",
        "INT_INTERFACE_PSS_IMUX_B23",
        "INT_INTERFACE_PSS_IMUX_B24",
        "INT_INTERFACE_PSS_IMUX_B25",
        "INT_INTERFACE_PSS_IMUX_B26",
        "INT_INTERFACE_PSS_IMUX_B27",
        "INT_INTERFACE_PSS_IMUX_B28",
        "INT_INTERFACE_PSS_IMUX_B29",
        "INT_INTERFACE_PSS_IMUX_B3",
        "INT_INTERFACE_PSS_IMUX_B30",
        "INT_INTERFACE_PSS_IMUX_B31",
        "INT_INTERFACE_PSS_IMUX_B32",
        "INT_INTERFACE_PSS_IMUX_B33",
        "INT_INTERFACE_PSS_IMUX_B34",
        "INT_INTERFACE_PSS_IMUX_B35",
        "INT_INTERFACE_PSS_IMUX_B36",
        "INT_INTERFACE_PSS_IMUX_B37",
        "INT_INTERFACE_PSS_IMUX_B38",
        "INT_INTERFACE_PSS_IMUX_B39",
        "INT_INTERFACE_PSS_IMUX_B4",
        "INT_INTERFACE_PSS_IMUX_B40",
        "INT_INTERFACE_PSS_IMUX_B41",
        "INT_INTERFACE_PSS_IMUX_B42",
        "INT_INTERFACE_PSS_IMUX_B43",
        "INT_INTERFACE_PSS_IMUX_B44",
        "INT_INTERFACE_PSS_IMUX_B45",
        "INT_INTERFACE_PSS_IMUX_B46",
        "INT_INTERFACE_PSS_IMUX_B47",
        "INT_INTERFACE_PSS_IMUX_B5",
        "INT_INTERFACE_PSS_IMUX_B6",
        "INT_INTERFACE_PSS_IMUX_B7",
        "INT_INTERFACE_PSS_IMUX_B8",
        "INT_INTERFACE_PSS_IMUX_B9",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L0",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L1",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L10",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L11",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L12",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L13",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L14",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L15",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L16",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L17",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L18",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L19",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L2",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L20",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L21",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L22",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L23",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L3",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L4",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L5",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L6",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L7",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L8",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L9",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B0",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B1",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B10",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B11",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B12",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B13",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B14",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B15",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B16",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B17",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B18",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B19",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B2",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B20",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B21",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B22",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B23",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B3",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B4",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B5",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B6",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B7",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B8",
        "INT_INTERFACE_PSS_LOGIC_OUTS_L_B9",
        "L_TERM_INT_LH0",
        "L_TERM_INT_LH1",
        "L_TERM_INT_LH2",
        "L_TERM_INT_LH3",
        "L_TERM_INT_LH4",
        "L_TERM_INT_LH5",
        "L_TERM_INT_NW2BEG0",
        "L_TERM_INT_NW2BEG1",
        "L_TERM_INT_NW2BEG2",
        "L_TERM_INT_NW2BEG3",
        "L_TERM_INT_NW4BEG0",
        "L_TERM_INT_NW4BEG1",
        "L_TERM_INT_NW4BEG2",
        "L_TERM_INT_NW4BEG3",
        "L_TERM_INT_NW4C0",
        "L_TERM_INT_NW4C1",
        "L_TERM_INT_NW4C2",
        "L_TERM_INT_NW4C3",
        "L_TERM_INT_SW2BEG0",
        "L_TERM_INT_SW2BEG1",
        "L_TERM_INT_SW2BEG2",
        "L_TERM_INT_SW2BEG3",
        "L_TERM_INT_SW4BEG0",
        "L_TERM_INT_SW4BEG1",
        "L_TERM_INT_SW4BEG2",
        "L_TERM_INT_SW4BEG3",
        "L_TERM_INT_SW4C0",
        "L_TERM_INT_SW4C1",
        "L_TERM_INT_SW4C2",
        "L_TERM_INT_SW4C3",
        "L_TERM_INT_WL1BEG0",
        "L_TERM_INT_WL1BEG1",
        "L_TERM_INT_WL1BEG2",
        "L_TERM_INT_WL1BEG3",
        "L_TERM_INT_WR1BEG0",
        "L_TERM_INT_WR1BEG1",
        "L_TERM_INT_WR1BEG2",
        "L_TERM_INT_WR1BEG3",
        "L_TERM_INT_WW2A0",
        "L_TERM_INT_WW2A1",
        "L_TERM_INT_WW2A2",
        "L_TERM_INT_WW2A3",
        "L_TERM_INT_WW2BEG0",
        "L_TERM_INT_WW2BEG1",
        "L_TERM_INT_WW2BEG2",
        "L_TERM_INT_WW2BEG3",
        "L_TERM_INT_WW4A0",
        "L_TERM_INT_WW4A1",
        "L_TERM_INT_WW4A2",
        "L_TERM_INT_WW4A3",
        "L_TERM_INT_WW4B0",
        "L_TERM_INT_WW4B1",
        "L_TERM_INT_WW4B2",
        "L_TERM_INT_WW4B3",
        "L_TERM_INT_WW4BEG0",
        "L_TERM_INT_WW4BEG1",
        "L_TERM_INT_WW4BEG2",
        "L_TERM_INT_WW4BEG3",
        "L_TERM_INT_WW4C0",
        "L_TERM_INT_WW4C1",
        "L_TERM_INT_WW4C2",
        "L_TERM_INT_WW4C3"
    ]
}
