$comment
	File created using the following command:
		vcd file FSM_demo2.msim.vcd -direction
$end
$date
	Mon Jun 07 12:57:08 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module FSM_demo2_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var wire 1 $ z $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + z~output_o $end
$var wire 1 , a~input_o $end
$var wire 1 - clk~input_o $end
$var wire 1 . clk~inputclkctrl_outclk $end
$var wire 1 / current_state.s0~feeder_combout $end
$var wire 1 0 rst~input_o $end
$var wire 1 1 rst~inputclkctrl_outclk $end
$var wire 1 2 current_state.s0~q $end
$var wire 1 3 Selector0~0_combout $end
$var wire 1 4 current_state.s2~q $end
$var wire 1 5 z~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
10
11
02
03
04
15
$end
#5000000
1"
1-
1.
#10000000
0"
0-
0.
#15000000
1"
1-
1.
#20000000
0"
0-
0.
#24320000
1!
1,
1/
#25000000
1"
1-
1.
12
13
#30000000
0"
0-
0.
#35000000
1"
1-
1.
14
#40000000
0"
0-
0.
#40960000
0!
0,
05
03
0/
1+
1$
#45000000
1"
1-
1.
04
02
15
0+
0$
#50000000
0"
0-
0.
#55000000
1"
1-
1.
#60000000
0"
0-
0.
#64000000
1!
1,
1/
#65000000
1"
1-
1.
12
13
#70000000
0"
0-
0.
#75000000
1"
1-
1.
14
#78080000
0!
0,
05
03
0/
1+
1$
#80000000
0"
0-
0.
#85000000
1"
1-
1.
04
02
15
0+
0$
#90000000
0"
0-
0.
#95000000
1"
1-
1.
#100000000
