/**
 * FTwo.hdl
 * Logic drawn from turth table FTwo: (f1, f0) = (0, 1).
 */

CHIP FTwo {
    IN A, B, C, D; // Inputs
    OUT F, G; // Outputs

    PARTS:
    // F
    AND(a=C, b=D, out=And1);
    OR(a=And1, b=C, out=F);

    // G
    AND(a=B, b=D, out=And2);
    OR(a=And2, b=C, out=G);
}