INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Koby Butler/Desktop/ECE369Lab1/1-InstructionFetchUnit/InstructionFetchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Koby Butler/Desktop/ECE369Lab1/1-InstructionFetchUnit/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Koby Butler/Desktop/ECE369Lab1/1-InstructionFetchUnit/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Koby Butler/Desktop/ECE369Lab1/1-InstructionFetchUnit/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Koby Butler/Desktop/ECE369Lab1/1-InstructionFetchUnit/InstructionFetchUnit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Koby Butler/Desktop/VivadoLab1/Lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
