{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503998093318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503998093320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 04:14:53 2017 " "Processing started: Tue Aug 29 04:14:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503998093320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998093320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avr109 -c avr109 " "Command: quartus_map --read_settings_files=on --write_settings_files=off avr109 -c avr109" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998093320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1503998093981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503998093981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8-rtl " "Found design unit 1: mux_8-rtl" {  } { { "mux_8.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/mux_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108239 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "mux_8.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/mux_8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998108239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conexion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conexion-rtl " "Found design unit 1: conexion-rtl" {  } { { "conexion.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/conexion.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108240 ""} { "Info" "ISGN_ENTITY_NAME" "1 conexion " "Found entity 1: conexion" {  } { { "conexion.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/conexion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998108240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont10-rtl " "Found design unit 1: cont10-rtl" {  } { { "cont10.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/cont10.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108253 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont10 " "Found entity 1: cont10" {  } { { "cont10.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/cont10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998108253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro1bit-rtl " "Found design unit 1: registro1bit-rtl" {  } { { "registro1bit.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/registro1bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108265 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro1bit " "Found entity 1: registro1bit" {  } { { "registro1bit.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/registro1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998108265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-rtl " "Found design unit 1: registro-rtl" {  } { { "registro.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/registro.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108266 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/registro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998108266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr109tx.v 1 1 " "Found 1 design units, including 1 entities, in source file avr109tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109tx " "Found entity 1: avr109tx" {  } { { "avr109tx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998108289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr109rx.v 1 1 " "Found 1 design units, including 1 entities, in source file avr109rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109rx " "Found entity 1: avr109rx" {  } { { "avr109rx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998108304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr109.v 1 1 " "Found 1 design units, including 1 entities, in source file avr109.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109 " "Found entity 1: avr109" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998108310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conttime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conttime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conttime-rtl " "Found design unit 1: conttime-rtl" {  } { { "conttime.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/conttime.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108319 ""} { "Info" "ISGN_ENTITY_NAME" "1 conttime " "Found entity 1: conttime" {  } { { "conttime.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/conttime.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998108319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contbit-rtl " "Found design unit 1: contbit-rtl" {  } { { "contbit.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/contbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108320 ""} { "Info" "ISGN_ENTITY_NAME" "1 contbit " "Found entity 1: contbit" {  } { { "contbit.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/contbit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503998108320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998108320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conexion " "Elaborating entity \"conexion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503998108434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contbit contbit:Cont " "Elaborating entity \"contbit\" for hierarchy \"contbit:Cont\"" {  } { { "../conexion.vhd" "Cont" { Text "/home/camilo/Documentos/avance_2/avr109/conexion.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503998108438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro contbit:Cont\|registro:Reg " "Elaborating entity \"registro\" for hierarchy \"contbit:Cont\|registro:Reg\"" {  } { { "contbit.vhd" "Reg" { Text "/home/camilo/Documentos/avance_2/avr109/contbit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503998108439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conttime contbit:Cont\|conttime:contador " "Elaborating entity \"conttime\" for hierarchy \"contbit:Cont\|conttime:contador\"" {  } { { "contbit.vhd" "contador" { Text "/home/camilo/Documentos/avance_2/avr109/contbit.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503998108440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109 avr109:avr109_c " "Elaborating entity \"avr109\" for hierarchy \"avr109:avr109_c\"" {  } { { "../conexion.vhd" "avr109_c" { Text "/home/camilo/Documentos/avance_2/avr109/conexion.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503998108442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(106) " "Verilog HDL assignment warning at avr109.v(106): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108453 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(112) " "Verilog HDL assignment warning at avr109.v(112): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108453 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 avr109.v(114) " "Verilog HDL assignment warning at avr109.v(114): truncated value with size 32 to match size of target (3)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(116) " "Verilog HDL assignment warning at avr109.v(116): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(125) " "Verilog HDL assignment warning at avr109.v(125): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(126) " "Verilog HDL assignment warning at avr109.v(126): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(127) " "Verilog HDL assignment warning at avr109.v(127): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(130) " "Verilog HDL assignment warning at avr109.v(130): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(134) " "Verilog HDL assignment warning at avr109.v(134): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(136) " "Verilog HDL assignment warning at avr109.v(136): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(137) " "Verilog HDL assignment warning at avr109.v(137): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(138) " "Verilog HDL assignment warning at avr109.v(138): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(139) " "Verilog HDL assignment warning at avr109.v(139): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(140) " "Verilog HDL assignment warning at avr109.v(140): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(141) " "Verilog HDL assignment warning at avr109.v(141): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(142) " "Verilog HDL assignment warning at avr109.v(142): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(151) " "Verilog HDL assignment warning at avr109.v(151): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(159) " "Verilog HDL assignment warning at avr109.v(159): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(167) " "Verilog HDL assignment warning at avr109.v(167): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(175) " "Verilog HDL assignment warning at avr109.v(175): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(183) " "Verilog HDL assignment warning at avr109.v(183): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(190) " "Verilog HDL assignment warning at avr109.v(190): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(197) " "Verilog HDL assignment warning at avr109.v(197): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(205) " "Verilog HDL assignment warning at avr109.v(205): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(211) " "Verilog HDL assignment warning at avr109.v(211): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(218) " "Verilog HDL assignment warning at avr109.v(218): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(225) " "Verilog HDL assignment warning at avr109.v(225): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(231) " "Verilog HDL assignment warning at avr109.v(231): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(238) " "Verilog HDL assignment warning at avr109.v(238): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(240) " "Verilog HDL assignment warning at avr109.v(240): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(246) " "Verilog HDL assignment warning at avr109.v(246): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(252) " "Verilog HDL assignment warning at avr109.v(252): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(254) " "Verilog HDL assignment warning at avr109.v(254): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 avr109.v(259) " "Verilog HDL assignment warning at avr109.v(259): truncated value with size 32 to match size of target (8)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(260) " "Verilog HDL assignment warning at avr109.v(260): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avr109.v(265) " "Verilog HDL assignment warning at avr109.v(265): truncated value with size 32 to match size of target (16)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108454 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(266) " "Verilog HDL assignment warning at avr109.v(266): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(272) " "Verilog HDL assignment warning at avr109.v(272): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(274) " "Verilog HDL assignment warning at avr109.v(274): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(280) " "Verilog HDL assignment warning at avr109.v(280): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(286) " "Verilog HDL assignment warning at avr109.v(286): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(288) " "Verilog HDL assignment warning at avr109.v(288): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 avr109.v(295) " "Verilog HDL assignment warning at avr109.v(295): truncated value with size 32 to match size of target (8)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(296) " "Verilog HDL assignment warning at avr109.v(296): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avr109.v(300) " "Verilog HDL assignment warning at avr109.v(300): truncated value with size 32 to match size of target (16)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(301) " "Verilog HDL assignment warning at avr109.v(301): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(308) " "Verilog HDL assignment warning at avr109.v(308): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(313) " "Verilog HDL assignment warning at avr109.v(313): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avr109.v(100) " "Verilog HDL Case Statement warning at avr109.v(100): incomplete case statement has no default case item" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 100 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(323) " "Verilog HDL assignment warning at avr109.v(323): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 "|conexion|avr109:avr109_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109tx avr109:avr109_c\|avr109tx:avr109tx_inst " "Elaborating entity \"avr109tx\" for hierarchy \"avr109:avr109_c\|avr109tx:avr109tx_inst\"" {  } { { "avr109.v" "avr109tx_inst" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503998108455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 avr109tx.v(43) " "Verilog HDL assignment warning at avr109tx.v(43): truncated value with size 32 to match size of target (4)" {  } { { "avr109tx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109tx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108456 "|conexion|avr109:avr109_c|avr109tx:avr109tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 avr109tx.v(46) " "Verilog HDL assignment warning at avr109tx.v(46): truncated value with size 32 to match size of target (8)" {  } { { "avr109tx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109tx.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108456 "|conexion|avr109:avr109_c|avr109tx:avr109tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109rx avr109:avr109_c\|avr109rx:avr109rx_inst " "Elaborating entity \"avr109rx\" for hierarchy \"avr109:avr109_c\|avr109rx:avr109rx_inst\"" {  } { { "avr109.v" "avr109rx_inst" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503998108457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 avr109rx.v(48) " "Verilog HDL assignment warning at avr109rx.v(48): truncated value with size 32 to match size of target (4)" {  } { { "avr109rx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109rx.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108469 "|conexion|avr109:avr109_c|avr109rx:avr109rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 avr109rx.v(52) " "Verilog HDL assignment warning at avr109rx.v(52): truncated value with size 32 to match size of target (8)" {  } { { "avr109rx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109rx.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108469 "|conexion|avr109:avr109_c|avr109rx:avr109rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 avr109rx.v(57) " "Verilog HDL assignment warning at avr109rx.v(57): truncated value with size 32 to match size of target (8)" {  } { { "avr109rx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109rx.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503998108469 "|conexion|avr109:avr109_c|avr109rx:avr109rx_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "prog_addr\[15\] GND " "Pin \"prog_addr\[15\]\" is stuck at GND" {  } { { "../conexion.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/conexion.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503998110030 "|conexion|prog_addr[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1503998110030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1503998110153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1503998111038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503998111038 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "../conexion.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/conexion.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503998111827 "|conexion|data[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1503998111827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "300 " "Implemented 300 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1503998111849 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1503998111849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "229 " "Implemented 229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1503998111849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1503998111849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503998111859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 04:15:11 2017 " "Processing ended: Tue Aug 29 04:15:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503998111859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503998111859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503998111859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503998111859 ""}
