# SPI configurable module
## Project info
```
This is implementation of SPI communication interface.
This module implemented in verilog and can be syntezed
for FPGA or ASIC.
Use "spi_config_options.png" for configurations.
```
### Project creation
- Run "ISE Design Suite Command Prompt" tool
- Type command: "xtclsh .../src/tcl/create_project.tcl" there '...' means path to repository
- Wait for project and ipcores creating, "Project created!" message will shown in the end.
