

================================================================
== Vitis HLS Report for 'gemmKernel'
================================================================
* Date:           Tue Jul 22 17:33:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vitis_hls_synth_tool__synth_eval__proj
* Solution:       solution__synth (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +-------------+---------+----------+------------+
    |    Clock    |  Target | Estimated| Uncertainty|
    +-------------+---------+----------+------------+
    |clk_default  |  3.33 ns|  2.342 ns|     0.90 ns|
    +-------------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  134217736|  134217736|  0.447 sec|  0.447 sec|  134217737|  134217737|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |                                                 |    Latency (cycles)   | Iteration|  Initiation Interval  |   Trip   |          |
        |                    Loop Name                    |    min    |    max    |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------------------------------------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_10_3  |  134217734|  134217734|        15|          8|          1|  16777216|       yes|
        +-------------------------------------------------+-----------+-----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      342|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      198|    -|
|Register             |        -|     -|      400|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      861|      816|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  461|  276|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_339_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln11_1_fu_309_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln11_2_fu_328_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln11_fu_294_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln8_1_fu_182_p2     |         +|   0|  0|  32|          25|           1|
    |add_ln8_fu_197_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln9_1_fu_390_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln9_fu_241_p2       |         +|   0|  0|  16|           9|           1|
    |and_ln8_fu_235_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_480        |       and|   0|  0|   2|           1|           1|
    |ap_condition_485        |       and|   0|  0|   2|           1|           1|
    |ap_condition_489        |       and|   0|  0|   2|           1|           1|
    |ap_condition_492        |       and|   0|  0|   2|           1|           1|
    |ap_condition_496        |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_1_fu_345_p2   |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln10_fu_229_p2     |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln8_fu_176_p2      |      icmp|   0|  0|  33|          25|          26|
    |icmp_ln9_fu_203_p2      |      icmp|   0|  0|  25|          18|          17|
    |or_ln8_fu_217_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln9_1_fu_262_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln9_fu_247_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln8_1_fu_253_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln8_fu_209_p3    |    select|   0|  0|   9|           1|           1|
    |select_ln9_1_fu_277_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln9_2_fu_395_p3  |    select|   0|  0|  18|           1|           1|
    |select_ln9_fu_266_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln8_fu_223_p2       |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 342|         195|         150|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |C_address0                              |  14|          3|   16|         48|
    |ap_NS_fsm                               |  49|          9|    1|          9|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   25|         50|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   18|         36|
    |ap_sig_allocacmp_j_load                 |   9|          2|    9|         18|
    |ap_sig_allocacmp_k_load                 |   9|          2|    9|         18|
    |empty_fu_82                             |   9|          2|   32|         64|
    |i_fu_74                                 |   9|          2|    9|         18|
    |indvar_flatten14_fu_78                  |   9|          2|   25|         50|
    |indvar_flatten_fu_70                    |   9|          2|   18|         36|
    |j_fu_66                                 |   9|          2|    9|         18|
    |k_fu_62                                 |   9|          2|    9|         18|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 198|         42|  193|        409|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |A_load_reg_537                     |  32|   0|   32|          0|
    |B_load_reg_542                     |  32|   0|   32|          0|
    |C_addr_reg_513                     |  16|   0|   16|          0|
    |C_addr_reg_513_pp0_iter1_reg       |  16|   0|   16|          0|
    |C_load_reg_532                     |  32|   0|   32|          0|
    |add_ln8_1_reg_466                  |  25|   0|   25|          0|
    |add_ln8_reg_481                    |   9|   0|    9|          0|
    |add_ln9_reg_504                    |   9|   0|    9|          0|
    |add_reg_567                        |  32|   0|   32|          0|
    |and_ln8_reg_498                    |   1|   0|    1|          0|
    |ap_CS_fsm                          |   8|   0|    8|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |empty_fu_82                        |  32|   0|   32|          0|
    |i_fu_74                            |   9|   0|    9|          0|
    |i_load_reg_476                     |   9|   0|    9|          0|
    |icmp_ln10_1_reg_528                |   1|   0|    1|          0|
    |icmp_ln10_1_reg_528_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln8_reg_462                   |   1|   0|    1|          0|
    |icmp_ln8_reg_462_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln9_reg_486                   |   1|   0|    1|          0|
    |indvar_flatten14_fu_78             |  25|   0|   25|          0|
    |indvar_flatten_fu_70               |  18|   0|   18|          0|
    |indvar_flatten_load_reg_457        |  18|   0|   18|          0|
    |j_fu_66                            |   9|   0|    9|          0|
    |k_fu_62                            |   9|   0|    9|          0|
    |k_load_reg_471                     |   9|   0|    9|          0|
    |mul_reg_547                        |  32|   0|   32|          0|
    |or_ln9_reg_509                     |   1|   0|    1|          0|
    |select_ln8_reg_493                 |   9|   0|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 400|   0|  400|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    gemmKernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    gemmKernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    gemmKernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    gemmKernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    gemmKernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    gemmKernel|  return value|
|A_address0  |  out|   16|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|B_address0  |  out|   16|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   32|   ap_memory|             B|         array|
|C_address0  |  out|   16|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   32|   ap_memory|             C|         array|
|C_q0        |   in|   32|   ap_memory|             C|         array|
+------------+-----+-----+------------+--------------+--------------+

