<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC472/NUC442 BSP: C:/Users/yachen/workzone/bsp/nuc470bsp/Library/StdDriver/inc/pdma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NUC472/NUC442 BSP
   &#160;<span id="projectnumber">V3.03.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC472/NUC442</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d7c6c42f56d267e4d9aa78faeac7745a.html">nuc470bsp</a></li><li class="navelem"><a class="el" href="dir_48ede35ea65e737e1506bcac3a9f47b4.html">Library</a></li><li class="navelem"><a class="el" href="dir_2e552a2eae1008666b142a35cbc2c219.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_a1d690e82842abcb6af862dd62021ec4.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pdma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pdma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#ifndef __PDMA_H__</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define __PDMA_H__</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;{</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac8c3027781996d3fd4ae2b2e91cf682f">   31</a></span>&#160;<span class="preprocessor">#define PDMA_CH_MAX    16   </span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/*  operation Mode Constant Definitions                                                                    */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga50986424de05b95cbef9efc5127a7a92">   36</a></span>&#160;<span class="preprocessor">#define PDMA_OP_STOP        0x00000000UL            </span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga13db352eda01f643647f8a585cf92d86">   37</a></span>&#160;<span class="preprocessor">#define PDMA_OP_BASIC       0x00000001UL            </span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68e4d278f78fd1f03a518ec5e85be54f">   38</a></span>&#160;<span class="preprocessor">#define PDMA_OP_SCATTER     0x00000002UL            </span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*  Data Width Constant Definitions                                                                        */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2d69c77ef2c12860be0c946ab509c52">   43</a></span>&#160;<span class="preprocessor">#define PDMA_WIDTH_8        0x00000000UL            </span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10522cab6c0fa8d45aeb59deb064dfac">   44</a></span>&#160;<span class="preprocessor">#define PDMA_WIDTH_16       0x00001000UL            </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0e4d6deef47ba09e97543dc7594a59a3">   45</a></span>&#160;<span class="preprocessor">#define PDMA_WIDTH_32       0x00002000UL            </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*  Address Attribute Constant Definitions                                                                 */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1d0ab72a1e9a8daaeef08cb6965bc7d5">   50</a></span>&#160;<span class="preprocessor">#define PDMA_SAR_INC        0x00000000UL            </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d3be22ba29f16cb303c5d3c5b7d7dca">   51</a></span>&#160;<span class="preprocessor">#define PDMA_SAR_FIX        0x00000300UL            </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf87d318bb050f2b2e28e5b75a633ab40">   52</a></span>&#160;<span class="preprocessor">#define PDMA_DAR_INC        0x00000000UL            </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22d43fb8061d03b776184d56f5d617f4">   53</a></span>&#160;<span class="preprocessor">#define PDMA_DAR_FIX        0x00000C00UL            </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/*  Burst Mode Constant Definitions                                                                        */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga729423cd71833761b711abab05d6b5e2">   58</a></span>&#160;<span class="preprocessor">#define PDMA_REQ_SINGLE     0x00000004UL            </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga94fd62e9de8545c6f5556d73faff5e76">   59</a></span>&#160;<span class="preprocessor">#define PDMA_REQ_BURST      0x00000000UL            </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga706da6b13ba7e5b052661f2d01b1eedf">   61</a></span>&#160;<span class="preprocessor">#define PDMA_BURST_128      0x00000000UL            </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0a4a01f0d50c440164a477d27a9ad950">   62</a></span>&#160;<span class="preprocessor">#define PDMA_BURST_64       0x00000010UL            </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa07b674cf56e41208c499ff263437f7c">   63</a></span>&#160;<span class="preprocessor">#define PDMA_BURST_32       0x00000020UL            </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga340f79394cd06cf8ef8c1a2d86b75253">   64</a></span>&#160;<span class="preprocessor">#define PDMA_BURST_16       0x00000030UL            </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga11e3efb2f1932bbc3313e9880ef8aca2">   65</a></span>&#160;<span class="preprocessor">#define PDMA_BURST_8        0x00000040UL            </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabad07a5cf6ca5f7a5a58f329127cb431">   66</a></span>&#160;<span class="preprocessor">#define PDMA_BURST_4        0x00000050UL            </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4863a0c7807f4dbbd7f95f71db069505">   67</a></span>&#160;<span class="preprocessor">#define PDMA_BURST_2        0x00000060UL            </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3139b5142699a714ad0544cc9851a577">   68</a></span>&#160;<span class="preprocessor">#define PDMA_BURST_1        0x00000070UL            </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/*  Peripheral Transfer Mode Constant Definitions                                                          */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ff6104fb9271fb8fae39867535244ea">   73</a></span>&#160;<span class="preprocessor">#define PDMA_SPI0_TX        0x00000000UL            </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga07bbb3174e1c310aaf1c232a11ddbc62">   74</a></span>&#160;<span class="preprocessor">#define PDMA_SPI1_TX        0x00000001UL            </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga49eeec08e3179eaf40d7475a690762e2">   75</a></span>&#160;<span class="preprocessor">#define PDMA_SPI2_TX        0x00000002UL            </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga71b7c82ef62a83548e47e7c469ce5711">   76</a></span>&#160;<span class="preprocessor">#define PDMA_SPI3_TX        0x00000003UL            </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad625d970deaa570105920c81c1500afe">   77</a></span>&#160;<span class="preprocessor">#define PDMA_UART0_TX       0x00000004UL            </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab7062d121208f552131821681af03a0c">   78</a></span>&#160;<span class="preprocessor">#define PDMA_UART1_TX       0x00000005UL            </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad459cca0f29aa8340951706a9db79a04">   79</a></span>&#160;<span class="preprocessor">#define PDMA_UART2_TX       0x00000006UL            </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga74a8ea480e31ce456d586973d2604f08">   80</a></span>&#160;<span class="preprocessor">#define PDMA_UART3_TX       0x00000007UL            </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad3e8c8253c50ecfd13e420ba2422fd0e">   81</a></span>&#160;<span class="preprocessor">#define PDMA_UART4_TX       0x00000008UL            </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7cc29510b93bb03ca55c68921fc353cd">   82</a></span>&#160;<span class="preprocessor">#define PDMA_UART5_TX       0x00000009UL            </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga317d904fd62742ab71f5a9240b49feec">   83</a></span>&#160;<span class="preprocessor">#define PDMA_I2S0_TX        0x0000000BUL            </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bbf2fc9da6a5c4fa50c513daddb6624">   84</a></span>&#160;<span class="preprocessor">#define PDMA_I2S1_TX        0x0000000CUL            </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa57b1014fe27240eb0568ee37441a3c3">   85</a></span>&#160;<span class="preprocessor">#define PDMA_SPI0_RX        0x0000000DUL            </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacba44d471efef119711b3e3f6547c133">   86</a></span>&#160;<span class="preprocessor">#define PDMA_SPI1_RX        0x0000000EUL            </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c99ae5eccc9382e866b81fc5a9ee6d0">   87</a></span>&#160;<span class="preprocessor">#define PDMA_SPI2_RX        0x0000000FUL            </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad88a87f6306cc19798f219b0fd6dee03">   88</a></span>&#160;<span class="preprocessor">#define PDMA_SPI3_RX        0x00000010UL            </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a69da9283454af1332746b5f443d23">   89</a></span>&#160;<span class="preprocessor">#define PDMA_UART0_RX       0x00000011UL            </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga18106be6fdcb4ecb40d5dabd85d845bc">   90</a></span>&#160;<span class="preprocessor">#define PDMA_UART1_RX       0x00000012UL            </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9fc77a0a7431a028275470dfb60cecf9">   91</a></span>&#160;<span class="preprocessor">#define PDMA_UART2_RX       0x00000013UL            </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec867cb6f0eac889695274c463cf2cc4">   92</a></span>&#160;<span class="preprocessor">#define PDMA_UART3_RX       0x00000014UL            </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga56786e1607d44870da3c19cc51faacfa">   93</a></span>&#160;<span class="preprocessor">#define PDMA_UART4_RX       0x00000015UL            </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1838846759bdf9e8e2daf1fef1e2f70f">   94</a></span>&#160;<span class="preprocessor">#define PDMA_UART5_RX       0x00000016UL            </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2c079335316a7755dd7549369cc60a33">   95</a></span>&#160;<span class="preprocessor">#define PDMA_ADC            0x00000018UL            </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga79383a18b97e25b408184eb6dba4dab9">   96</a></span>&#160;<span class="preprocessor">#define PDMA_I2S0_RX        0x00000019UL            </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga30601094f2edc54007f2ffc46a47d952">   97</a></span>&#160;<span class="preprocessor">#define PDMA_I2S1_RX        0x0000001AUL            </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga345574611c87136e7d228d877449ad4e">   98</a></span>&#160;<span class="preprocessor">#define PDMA_MEM            0x0000001FUL            </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group NUC472_442_PDMA_EXPORTED_CONSTANTS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga80902f661e20836c3c80540c4db4b7c4">  116</a></span>&#160;<span class="preprocessor">#define PDMA_GET_INT_STATUS()   ((uint32_t)(PDMA-&gt;INTSTS))</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10ba8aed15cf150772acefee49fc0ad4">  128</a></span>&#160;<span class="preprocessor">#define PDMA_GET_TD_STS()           ((uint32_t)(PDMA-&gt;TDSTS))</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabb9ed3aa6e9c47aee0a92de6e80969a3">  140</a></span>&#160;<span class="preprocessor">#define PDMA_CLR_TD_FLAG(u32Mask)   ((uint32_t)(PDMA-&gt;TDSTS = u32Mask))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaccc94f0f257bf8e0abd37de44f19f699">  152</a></span>&#160;<span class="preprocessor">#define PDMA_GET_ABORT_STS()        ((uint32_t)(PDMA-&gt;ABTSTS))</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga24a3c67bf8e82f0043ced3f669513380">  164</a></span>&#160;<span class="preprocessor">#define PDMA_CLR_ABORT_FLAG(u32Mask)    ((uint32_t)(PDMA-&gt;ABTSTS = u32Mask))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf24880bd63c3f0e6ac0d58a46629c4df">  176</a></span>&#160;<span class="preprocessor">#define PDMA_GET_EMPTY_STS()        ((uint32_t)(PDMA-&gt;SCATSTS))</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7b54b090aaddbaa8d1094a58fcb6df26">  188</a></span>&#160;<span class="preprocessor">#define PDMA_CLR_EMPTY_FLAG(u32Mask)    ((uint32_t)(PDMA-&gt;SCATSTS = u32Mask))</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga610eb8f9bfebadcc02204cb5cc8142ba">  201</a></span>&#160;<span class="preprocessor">#define PDMA_IS_CH_BUSY(u32Ch)    ((uint32_t)(PDMA-&gt;TRGSTS &amp; (1 &lt;&lt; u32Ch))? 1 : 0)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4ad503ead703803c6057a9d3c7fe535b">  214</a></span>&#160;<span class="preprocessor">#define PDMA_SET_SRC_ADDR(u32Ch, u32Addr) ((uint32_t)(PDMA-&gt;DSCT[u32Ch].ENDSA = u32Addr))</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8cd611e41ed0e40c75a8bc7ea6cdabc7">  227</a></span>&#160;<span class="preprocessor">#define PDMA_SET_DST_ADDR(u32Ch, u32Addr) ((uint32_t)(PDMA-&gt;DSCT[u32Ch].ENDDA = u32Addr))</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0abeb742f3df394150a0789aa4dd1af0">  240</a></span>&#160;<span class="preprocessor">#define PDMA_SET_TRANS_CNT(u32Ch, u32Count) ((uint32_t)(PDMA-&gt;DSCT[u32Ch].CTL=(PDMA-&gt;DSCT[u32Ch].CTL&amp;~PDMA_DSCT_CTL_TXCNT_Msk)|((u32Count-1) &lt;&lt; PDMA_DSCT_CTL_TXCNT_Pos))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984480c6e96a8745d07cb6d1a46f0b88">  253</a></span>&#160;<span class="preprocessor">#define PDMA_SET_SCATTER_DESC(u32Ch, u32Addr) ((uint32_t)(PDMA-&gt;DSCT[u32Ch].NEXT = u32Addr - (PDMA-&gt;SCATBA)))</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7ff26cd12b2ee45c33a0e3cfe61298b2">  265</a></span>&#160;<span class="preprocessor">#define PDMA_STOP(u32Ch) ((uint32_t)(PDMA-&gt;STOP = (1 &lt;&lt; u32Ch)))</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga57adda7a5b3cc4834bf6713af2992243">PDMA_Open</a>(uint32_t u32Mask);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac243b7bdead36ee0dc6042c9c7e67aa1">PDMA_Close</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf8075439ad51f51ff6acc64218a74477">PDMA_SetTransferCnt</a>(uint32_t u32Ch, uint32_t u32Width, uint32_t u32TransCount);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga18db38eff0079eefe428d2d7fbf2cc10">PDMA_SetTransferAddr</a>(uint32_t u32Ch, uint32_t u32SrcAddr, uint32_t u32SrcCtrl, uint32_t u32DstAddr, uint32_t u32DstCtrl);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad2adb19540b9241d0c7982cfa99251f8">PDMA_SetTransferMode</a>(uint32_t u32Ch, uint32_t u32Periphral, uint32_t u32ScatterEn, uint32_t u32DescAddr);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf658067e473e2ce2dac27ac0e12dde90">PDMA_SetBurstType</a>(uint32_t u32Ch, uint32_t u32BurstType, uint32_t u32BurstSize);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27b2c77a625837f0e75592b2c040993f">PDMA_Trigger</a>(uint32_t u32Ch);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4fd46c5f3b680a1e7d5af398dc0f1981">PDMA_EnableInt</a>(uint32_t u32Ch, uint32_t u32Mask);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacc2cc6a09900276aa06f40d287bd1346">PDMA_DisableInt</a>(uint32_t u32Ch, uint32_t u32Mask);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; <span class="comment">/* end of group NUC472_442_PDMA_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; <span class="comment">/* end of group NUC472_442_PDMA_Driver */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; <span class="comment">/* end of group NUC472_442_Device_Driver */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#endif //__PDMA_H__</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2013 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga18db38eff0079eefe428d2d7fbf2cc10"><div class="ttname"><a href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga18db38eff0079eefe428d2d7fbf2cc10">PDMA_SetTransferAddr</a></div><div class="ttdeci">void PDMA_SetTransferAddr(uint32_t u32Ch, uint32_t u32SrcAddr, uint32_t u32SrcCtrl, uint32_t u32DstAddr, uint32_t u32DstCtrl)</div><div class="ttdoc">Set PDMA Transfer Address.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00095">pdma.c:95</a></div></div>
<div class="ttc" id="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gac243b7bdead36ee0dc6042c9c7e67aa1"><div class="ttname"><a href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac243b7bdead36ee0dc6042c9c7e67aa1">PDMA_Close</a></div><div class="ttdeci">void PDMA_Close(void)</div><div class="ttdoc">PDMA Close.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00060">pdma.c:60</a></div></div>
<div class="ttc" id="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf8075439ad51f51ff6acc64218a74477"><div class="ttname"><a href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf8075439ad51f51ff6acc64218a74477">PDMA_SetTransferCnt</a></div><div class="ttdeci">void PDMA_SetTransferCnt(uint32_t u32Ch, uint32_t u32Width, uint32_t u32TransCount)</div><div class="ttdoc">Set PDMA Transfer Count.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00076">pdma.c:76</a></div></div>
<div class="ttc" id="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad2adb19540b9241d0c7982cfa99251f8"><div class="ttname"><a href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad2adb19540b9241d0c7982cfa99251f8">PDMA_SetTransferMode</a></div><div class="ttdeci">void PDMA_SetTransferMode(uint32_t u32Ch, uint32_t u32Periphral, uint32_t u32ScatterEn, uint32_t u32DescAddr)</div><div class="ttdoc">Set PDMA Transfer Mode.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00115">pdma.c:115</a></div></div>
<div class="ttc" id="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga57adda7a5b3cc4834bf6713af2992243"><div class="ttname"><a href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga57adda7a5b3cc4834bf6713af2992243">PDMA_Open</a></div><div class="ttdeci">void PDMA_Open(uint32_t u32Mask)</div><div class="ttdoc">PDMA Open.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00038">pdma.c:38</a></div></div>
<div class="ttc" id="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf658067e473e2ce2dac27ac0e12dde90"><div class="ttname"><a href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf658067e473e2ce2dac27ac0e12dde90">PDMA_SetBurstType</a></div><div class="ttdeci">void PDMA_SetBurstType(uint32_t u32Ch, uint32_t u32BurstType, uint32_t u32BurstSize)</div><div class="ttdoc">Set PDMA Burst Type.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00192">pdma.c:192</a></div></div>
<div class="ttc" id="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27b2c77a625837f0e75592b2c040993f"><div class="ttname"><a href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27b2c77a625837f0e75592b2c040993f">PDMA_Trigger</a></div><div class="ttdeci">void PDMA_Trigger(uint32_t u32Ch)</div><div class="ttdoc">Trigger PDMA.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00208">pdma.c:208</a></div></div>
<div class="ttc" id="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga4fd46c5f3b680a1e7d5af398dc0f1981"><div class="ttname"><a href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4fd46c5f3b680a1e7d5af398dc0f1981">PDMA_EnableInt</a></div><div class="ttdeci">void PDMA_EnableInt(uint32_t u32Ch, uint32_t u32Mask)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00224">pdma.c:224</a></div></div>
<div class="ttc" id="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gacc2cc6a09900276aa06f40d287bd1346"><div class="ttname"><a href="group___n_u_c472__442___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacc2cc6a09900276aa06f40d287bd1346">PDMA_DisableInt</a></div><div class="ttdeci">void PDMA_DisableInt(uint32_t u32Ch, uint32_t u32Mask)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00239">pdma.c:239</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Nov 11 2019 17:06:24 for NUC472/NUC442 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
