============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Thu Jun 27 17:09:09 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(813)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.448930s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (67.9%)

RUN-1004 : used memory is 279 MB, reserved memory is 259 MB, peak memory is 285 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90473486090240"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10318 instances
RUN-0007 : 6340 luts, 3095 seqs, 491 mslices, 258 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11582 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6878 nets have 2 pins
RUN-1001 : 3406 nets have [3 - 5] pins
RUN-1001 : 768 nets have [6 - 10] pins
RUN-1001 : 309 nets have [11 - 20] pins
RUN-1001 : 205 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     229     
RUN-1001 :   No   |  No   |  Yes  |    1346     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     717     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  66   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 86
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10316 instances, 6340 luts, 3095 seqs, 749 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-0007 : Cell area utilization is 40%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 48735, tnet num: 11580, tinst num: 10316, tnode num: 59139, tedge num: 79630.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.225637s wall, 0.921875s user + 0.187500s system = 1.109375s CPU (90.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.82949e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10316.
PHY-3001 : Level 1 #clusters 1541.
PHY-3001 : End clustering;  0.082682s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (94.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 811705, overlap = 319.781
PHY-3002 : Step(2): len = 727354, overlap = 343.469
PHY-3002 : Step(3): len = 518004, overlap = 446.625
PHY-3002 : Step(4): len = 477385, overlap = 475.812
PHY-3002 : Step(5): len = 372647, overlap = 543.344
PHY-3002 : Step(6): len = 316452, overlap = 593.781
PHY-3002 : Step(7): len = 262873, overlap = 646.875
PHY-3002 : Step(8): len = 228746, overlap = 672.906
PHY-3002 : Step(9): len = 203954, overlap = 713.219
PHY-3002 : Step(10): len = 181428, overlap = 747.906
PHY-3002 : Step(11): len = 166886, overlap = 774.625
PHY-3002 : Step(12): len = 152612, overlap = 823.281
PHY-3002 : Step(13): len = 140245, overlap = 874.906
PHY-3002 : Step(14): len = 129080, overlap = 886.719
PHY-3002 : Step(15): len = 120878, overlap = 891.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.3575e-06
PHY-3002 : Step(16): len = 139401, overlap = 881.312
PHY-3002 : Step(17): len = 203388, overlap = 692.531
PHY-3002 : Step(18): len = 222577, overlap = 588.906
PHY-3002 : Step(19): len = 224215, overlap = 548.75
PHY-3002 : Step(20): len = 214393, overlap = 547.219
PHY-3002 : Step(21): len = 206807, overlap = 544.156
PHY-3002 : Step(22): len = 198042, overlap = 551.156
PHY-3002 : Step(23): len = 193136, overlap = 558.156
PHY-3002 : Step(24): len = 188158, overlap = 594.469
PHY-3002 : Step(25): len = 185265, overlap = 617.656
PHY-3002 : Step(26): len = 181402, overlap = 620.656
PHY-3002 : Step(27): len = 179833, overlap = 614.5
PHY-3002 : Step(28): len = 177203, overlap = 607
PHY-3002 : Step(29): len = 176218, overlap = 591.156
PHY-3002 : Step(30): len = 174522, overlap = 597.594
PHY-3002 : Step(31): len = 173265, overlap = 609.344
PHY-3002 : Step(32): len = 171636, overlap = 611.031
PHY-3002 : Step(33): len = 169530, overlap = 635.281
PHY-3002 : Step(34): len = 168135, overlap = 644.844
PHY-3002 : Step(35): len = 167382, overlap = 644.062
PHY-3002 : Step(36): len = 166872, overlap = 634.094
PHY-3002 : Step(37): len = 166178, overlap = 626.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.715e-06
PHY-3002 : Step(38): len = 173614, overlap = 603.906
PHY-3002 : Step(39): len = 191869, overlap = 557.312
PHY-3002 : Step(40): len = 200690, overlap = 539.562
PHY-3002 : Step(41): len = 205518, overlap = 525.156
PHY-3002 : Step(42): len = 205665, overlap = 527.531
PHY-3002 : Step(43): len = 206599, overlap = 532.656
PHY-3002 : Step(44): len = 204728, overlap = 551.5
PHY-3002 : Step(45): len = 204141, overlap = 545.969
PHY-3002 : Step(46): len = 202180, overlap = 537.531
PHY-3002 : Step(47): len = 201727, overlap = 543.125
PHY-3002 : Step(48): len = 200305, overlap = 551
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.43001e-06
PHY-3002 : Step(49): len = 211064, overlap = 530.344
PHY-3002 : Step(50): len = 227119, overlap = 440.25
PHY-3002 : Step(51): len = 235385, overlap = 405.688
PHY-3002 : Step(52): len = 239994, overlap = 404.562
PHY-3002 : Step(53): len = 240562, overlap = 401.688
PHY-3002 : Step(54): len = 241736, overlap = 405.438
PHY-3002 : Step(55): len = 241984, overlap = 398.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.886e-05
PHY-3002 : Step(56): len = 256242, overlap = 381.25
PHY-3002 : Step(57): len = 273081, overlap = 371.906
PHY-3002 : Step(58): len = 282334, overlap = 325.344
PHY-3002 : Step(59): len = 285978, overlap = 311.469
PHY-3002 : Step(60): len = 285767, overlap = 304.094
PHY-3002 : Step(61): len = 285755, overlap = 306.344
PHY-3002 : Step(62): len = 285346, overlap = 299.094
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.772e-05
PHY-3002 : Step(63): len = 301098, overlap = 287.875
PHY-3002 : Step(64): len = 317922, overlap = 267.875
PHY-3002 : Step(65): len = 326913, overlap = 247.906
PHY-3002 : Step(66): len = 327589, overlap = 244.5
PHY-3002 : Step(67): len = 327388, overlap = 248.469
PHY-3002 : Step(68): len = 327854, overlap = 241.312
PHY-3002 : Step(69): len = 327721, overlap = 230.469
PHY-3002 : Step(70): len = 327594, overlap = 221.188
PHY-3002 : Step(71): len = 327546, overlap = 214.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.54401e-05
PHY-3002 : Step(72): len = 340779, overlap = 209.031
PHY-3002 : Step(73): len = 351434, overlap = 191.156
PHY-3002 : Step(74): len = 355017, overlap = 174.906
PHY-3002 : Step(75): len = 358230, overlap = 158.844
PHY-3002 : Step(76): len = 360333, overlap = 151.312
PHY-3002 : Step(77): len = 362678, overlap = 162.344
PHY-3002 : Step(78): len = 362566, overlap = 163.125
PHY-3002 : Step(79): len = 362827, overlap = 159.562
PHY-3002 : Step(80): len = 363308, overlap = 165.031
PHY-3002 : Step(81): len = 364603, overlap = 169.531
PHY-3002 : Step(82): len = 364379, overlap = 163.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00015088
PHY-3002 : Step(83): len = 377356, overlap = 162.438
PHY-3002 : Step(84): len = 388639, overlap = 140.531
PHY-3002 : Step(85): len = 389518, overlap = 112.875
PHY-3002 : Step(86): len = 391633, overlap = 119
PHY-3002 : Step(87): len = 395848, overlap = 117.531
PHY-3002 : Step(88): len = 398514, overlap = 112
PHY-3002 : Step(89): len = 396426, overlap = 106.312
PHY-3002 : Step(90): len = 396042, overlap = 112.719
PHY-3002 : Step(91): len = 397439, overlap = 114.75
PHY-3002 : Step(92): len = 398206, overlap = 118.531
PHY-3002 : Step(93): len = 395665, overlap = 121.062
PHY-3002 : Step(94): len = 395449, overlap = 122.531
PHY-3002 : Step(95): len = 396807, overlap = 121.219
PHY-3002 : Step(96): len = 397895, overlap = 121.625
PHY-3002 : Step(97): len = 396505, overlap = 124.469
PHY-3002 : Step(98): len = 396389, overlap = 119.625
PHY-3002 : Step(99): len = 397546, overlap = 120.562
PHY-3002 : Step(100): len = 398904, overlap = 120.375
PHY-3002 : Step(101): len = 397524, overlap = 116.594
PHY-3002 : Step(102): len = 397759, overlap = 117.531
PHY-3002 : Step(103): len = 399060, overlap = 120.844
PHY-3002 : Step(104): len = 400188, overlap = 125.812
PHY-3002 : Step(105): len = 398059, overlap = 123.094
PHY-3002 : Step(106): len = 397910, overlap = 124.156
PHY-3002 : Step(107): len = 398775, overlap = 125.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00030176
PHY-3002 : Step(108): len = 406786, overlap = 119.812
PHY-3002 : Step(109): len = 411613, overlap = 127.625
PHY-3002 : Step(110): len = 412316, overlap = 122.938
PHY-3002 : Step(111): len = 413913, overlap = 109.656
PHY-3002 : Step(112): len = 417597, overlap = 107.781
PHY-3002 : Step(113): len = 419860, overlap = 110.531
PHY-3002 : Step(114): len = 419849, overlap = 107.156
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000581626
PHY-3002 : Step(115): len = 425716, overlap = 95.8438
PHY-3002 : Step(116): len = 430570, overlap = 81.0625
PHY-3002 : Step(117): len = 431052, overlap = 96.0625
PHY-3002 : Step(118): len = 433559, overlap = 98.9688
PHY-3002 : Step(119): len = 437006, overlap = 89.5
PHY-3002 : Step(120): len = 439201, overlap = 88.3125
PHY-3002 : Step(121): len = 439227, overlap = 83.375
PHY-3002 : Step(122): len = 439476, overlap = 84.1875
PHY-3002 : Step(123): len = 440121, overlap = 81.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00110389
PHY-3002 : Step(124): len = 442860, overlap = 82
PHY-3002 : Step(125): len = 446138, overlap = 81.0312
PHY-3002 : Step(126): len = 447524, overlap = 78.5938
PHY-3002 : Step(127): len = 449169, overlap = 73.25
PHY-3002 : Step(128): len = 450900, overlap = 76.4688
PHY-3002 : Step(129): len = 452956, overlap = 76.1562
PHY-3002 : Step(130): len = 453081, overlap = 74.0312
PHY-3002 : Step(131): len = 453836, overlap = 78.4375
PHY-3002 : Step(132): len = 454953, overlap = 71.7812
PHY-3002 : Step(133): len = 455510, overlap = 73.75
PHY-3002 : Step(134): len = 456435, overlap = 67.7812
PHY-3002 : Step(135): len = 457457, overlap = 71.9062
PHY-3002 : Step(136): len = 458709, overlap = 71.7812
PHY-3002 : Step(137): len = 459779, overlap = 69.9688
PHY-3002 : Step(138): len = 460125, overlap = 77.7188
PHY-3002 : Step(139): len = 460220, overlap = 72.9375
PHY-3002 : Step(140): len = 460654, overlap = 72.3125
PHY-3002 : Step(141): len = 461432, overlap = 71.625
PHY-3002 : Step(142): len = 461602, overlap = 67.6562
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00198953
PHY-3002 : Step(143): len = 463217, overlap = 68.9062
PHY-3002 : Step(144): len = 465148, overlap = 68.9062
PHY-3002 : Step(145): len = 466016, overlap = 68.4375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00324788
PHY-3002 : Step(146): len = 467150, overlap = 69
PHY-3002 : Step(147): len = 469933, overlap = 77.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013764s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11582.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605704, over cnt = 1292(3%), over = 7704, worst = 45
PHY-1001 : End global iterations;  0.322612s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (63.0%)

PHY-1001 : Congestion index: top1 = 85.99, top5 = 63.87, top10 = 53.18, top15 = 46.51.
PHY-3001 : End congestion estimation;  0.474688s wall, 0.218750s user + 0.125000s system = 0.343750s CPU (72.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.430426s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (76.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000198161
PHY-3002 : Step(148): len = 509191, overlap = 29.4062
PHY-3002 : Step(149): len = 510102, overlap = 18.4375
PHY-3002 : Step(150): len = 505328, overlap = 16.6562
PHY-3002 : Step(151): len = 503171, overlap = 15.0625
PHY-3002 : Step(152): len = 503362, overlap = 11.0938
PHY-3002 : Step(153): len = 506310, overlap = 6.90625
PHY-3002 : Step(154): len = 505504, overlap = 6.1875
PHY-3002 : Step(155): len = 504640, overlap = 5.5
PHY-3002 : Step(156): len = 504473, overlap = 5.375
PHY-3002 : Step(157): len = 503119, overlap = 5
PHY-3002 : Step(158): len = 500387, overlap = 4.5625
PHY-3002 : Step(159): len = 498297, overlap = 5.125
PHY-3002 : Step(160): len = 496812, overlap = 4.625
PHY-3002 : Step(161): len = 494612, overlap = 4.6875
PHY-3002 : Step(162): len = 492995, overlap = 4.375
PHY-3002 : Step(163): len = 490824, overlap = 4
PHY-3002 : Step(164): len = 489090, overlap = 4
PHY-3002 : Step(165): len = 487647, overlap = 4.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000396322
PHY-3002 : Step(166): len = 488237, overlap = 3.875
PHY-3002 : Step(167): len = 492589, overlap = 3.8125
PHY-3002 : Step(168): len = 496632, overlap = 3.5
PHY-3002 : Step(169): len = 498040, overlap = 3.3125
PHY-3002 : Step(170): len = 499492, overlap = 2.9375
PHY-3002 : Step(171): len = 501802, overlap = 2.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 154/11582.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604632, over cnt = 1836(5%), over = 7115, worst = 36
PHY-1001 : End global iterations;  0.404830s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (69.5%)

PHY-1001 : Congestion index: top1 = 73.36, top5 = 56.87, top10 = 48.86, top15 = 44.37.
PHY-3001 : End congestion estimation;  0.544736s wall, 0.328125s user + 0.078125s system = 0.406250s CPU (74.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.441699s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (84.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000177671
PHY-3002 : Step(172): len = 500747, overlap = 109.469
PHY-3002 : Step(173): len = 501255, overlap = 86.5938
PHY-3002 : Step(174): len = 496672, overlap = 68.5312
PHY-3002 : Step(175): len = 494664, overlap = 56.0938
PHY-3002 : Step(176): len = 489690, overlap = 59.0938
PHY-3002 : Step(177): len = 485897, overlap = 55.4062
PHY-3002 : Step(178): len = 483332, overlap = 55.75
PHY-3002 : Step(179): len = 479588, overlap = 54.2188
PHY-3002 : Step(180): len = 476901, overlap = 55.75
PHY-3002 : Step(181): len = 474240, overlap = 56.9688
PHY-3002 : Step(182): len = 471648, overlap = 61.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000355342
PHY-3002 : Step(183): len = 471677, overlap = 58.0938
PHY-3002 : Step(184): len = 474323, overlap = 56.125
PHY-3002 : Step(185): len = 477148, overlap = 54.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000710683
PHY-3002 : Step(186): len = 480659, overlap = 48.7188
PHY-3002 : Step(187): len = 484432, overlap = 47.9375
PHY-3002 : Step(188): len = 484748, overlap = 44.25
PHY-3002 : Step(189): len = 485378, overlap = 41.375
PHY-3002 : Step(190): len = 485609, overlap = 38.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 48735, tnet num: 11580, tinst num: 10316, tnode num: 59139, tedge num: 79630.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 257.28 peak overflow 2.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 680/11582.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597584, over cnt = 1922(5%), over = 6608, worst = 29
PHY-1001 : End global iterations;  0.498668s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (59.5%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.96, top10 = 45.71, top15 = 41.93.
PHY-1001 : End incremental global routing;  0.631939s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (64.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.481972s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (87.5%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10205 has valid locations, 73 needs to be replaced
PHY-3001 : design contains 10382 instances, 6376 luts, 3125 seqs, 749 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 491021
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9648/11648.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 602640, over cnt = 1919(5%), over = 6610, worst = 29
PHY-1001 : End global iterations;  0.088090s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (53.2%)

PHY-1001 : Congestion index: top1 = 63.77, top5 = 51.96, top10 = 45.78, top15 = 42.00.
PHY-3001 : End congestion estimation;  0.259396s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (72.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 48963, tnet num: 11646, tinst num: 10382, tnode num: 59457, tedge num: 79954.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.255886s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (79.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(191): len = 490744, overlap = 0
PHY-3002 : Step(192): len = 490816, overlap = 0
PHY-3002 : Step(193): len = 491006, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9661/11648.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 602088, over cnt = 1921(5%), over = 6620, worst = 29
PHY-1001 : End global iterations;  0.085017s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (73.5%)

PHY-1001 : Congestion index: top1 = 63.71, top5 = 51.96, top10 = 45.74, top15 = 41.98.
PHY-3001 : End congestion estimation;  0.237723s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (92.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.469264s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (76.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00110031
PHY-3002 : Step(194): len = 490901, overlap = 39.3125
PHY-3002 : Step(195): len = 491066, overlap = 39.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00220061
PHY-3002 : Step(196): len = 491101, overlap = 39.125
PHY-3002 : Step(197): len = 491214, overlap = 39.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00440122
PHY-3002 : Step(198): len = 491276, overlap = 39.2812
PHY-3002 : Step(199): len = 491311, overlap = 39.2812
PHY-3001 : Final: Len = 491311, Over = 39.2812
PHY-3001 : End incremental placement;  2.639305s wall, 1.953125s user + 0.109375s system = 2.062500s CPU (78.1%)

OPT-1001 : Total overflow 258.78 peak overflow 2.47
OPT-1001 : End high-fanout net optimization;  4.014553s wall, 2.968750s user + 0.156250s system = 3.125000s CPU (77.8%)

OPT-1001 : Current memory(MB): used = 523, reserve = 513, peak = 533.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9663/11648.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 602392, over cnt = 1923(5%), over = 6486, worst = 29
PHY-1002 : len = 637832, over cnt = 1027(2%), over = 2240, worst = 24
PHY-1002 : len = 651160, over cnt = 415(1%), over = 792, worst = 15
PHY-1002 : len = 657848, over cnt = 59(0%), over = 116, worst = 15
PHY-1002 : len = 659424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.709258s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (92.5%)

PHY-1001 : Congestion index: top1 = 51.23, top5 = 45.29, top10 = 41.34, top15 = 38.91.
OPT-1001 : End congestion update;  0.861559s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (90.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.383798s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (81.4%)

OPT-0007 : Start: WNS -2918 TNS -531062 NUM_FEPS 411
OPT-0007 : Iter 1: improved WNS -2811 TNS -308212 NUM_FEPS 411 with 34 cells processed and 5500 slack improved
OPT-0007 : Iter 2: improved WNS -2811 TNS -307946 NUM_FEPS 411 with 16 cells processed and 366 slack improved
OPT-1001 : End global optimization;  1.263660s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (87.8%)

OPT-1001 : Current memory(MB): used = 523, reserve = 511, peak = 533.
OPT-1001 : End physical optimization;  6.288672s wall, 4.812500s user + 0.187500s system = 5.000000s CPU (79.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6376 LUT to BLE ...
SYN-4008 : Packed 6376 LUT and 1340 SEQ to BLE.
SYN-4003 : Packing 1785 remaining SEQ's ...
SYN-4005 : Packed 1383 SEQ with LUT/SLICE
SYN-4006 : 3775 single LUT's are left
SYN-4006 : 402 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6778/7905 primitive instances ...
PHY-3001 : End packing;  0.511561s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (73.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4600 instances
RUN-1001 : 2233 mslices, 2233 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10574 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5579 nets have 2 pins
RUN-1001 : 3524 nets have [3 - 5] pins
RUN-1001 : 877 nets have [6 - 10] pins
RUN-1001 : 338 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4598 instances, 4466 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 509170, Over = 97.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5307/10574.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 655896, over cnt = 1146(3%), over = 1820, worst = 8
PHY-1002 : len = 662176, over cnt = 583(1%), over = 767, worst = 5
PHY-1002 : len = 667680, over cnt = 222(0%), over = 291, worst = 5
PHY-1002 : len = 670360, over cnt = 86(0%), over = 109, worst = 4
PHY-1002 : len = 671808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.816837s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (74.6%)

PHY-1001 : Congestion index: top1 = 51.85, top5 = 45.60, top10 = 41.70, top15 = 39.25.
PHY-3001 : End congestion estimation;  1.019209s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (75.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45855, tnet num: 10572, tinst num: 4598, tnode num: 54119, tedge num: 77680.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10572 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.318834s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (64.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.9895e-05
PHY-3002 : Step(200): len = 501410, overlap = 103.25
PHY-3002 : Step(201): len = 497023, overlap = 107
PHY-3002 : Step(202): len = 494459, overlap = 121.5
PHY-3002 : Step(203): len = 492515, overlap = 127.5
PHY-3002 : Step(204): len = 491929, overlap = 127
PHY-3002 : Step(205): len = 492006, overlap = 129
PHY-3002 : Step(206): len = 492227, overlap = 126.25
PHY-3002 : Step(207): len = 492223, overlap = 125.75
PHY-3002 : Step(208): len = 490850, overlap = 124.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013979
PHY-3002 : Step(209): len = 496172, overlap = 112.5
PHY-3002 : Step(210): len = 503165, overlap = 98.5
PHY-3002 : Step(211): len = 503610, overlap = 96.5
PHY-3002 : Step(212): len = 503933, overlap = 93
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00027958
PHY-3002 : Step(213): len = 512016, overlap = 83.5
PHY-3002 : Step(214): len = 521526, overlap = 70.25
PHY-3002 : Step(215): len = 527210, overlap = 66
PHY-3002 : Step(216): len = 528187, overlap = 62.25
PHY-3002 : Step(217): len = 528231, overlap = 65.25
PHY-3002 : Step(218): len = 528798, overlap = 64
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.991359s wall, 0.109375s user + 0.500000s system = 0.609375s CPU (61.5%)

PHY-3001 : Trial Legalized: Len = 565429
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 547/10574.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 683272, over cnt = 1531(4%), over = 2579, worst = 8
PHY-1002 : len = 695560, over cnt = 831(2%), over = 1162, worst = 7
PHY-1002 : len = 704568, over cnt = 287(0%), over = 391, worst = 7
PHY-1002 : len = 707056, over cnt = 140(0%), over = 184, worst = 4
PHY-1002 : len = 710184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.016695s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (75.3%)

PHY-1001 : Congestion index: top1 = 54.50, top5 = 47.26, top10 = 43.36, top15 = 40.71.
PHY-3001 : End congestion estimation;  1.248239s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (78.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10572 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.473121s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (89.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000165133
PHY-3002 : Step(219): len = 550680, overlap = 13.25
PHY-3002 : Step(220): len = 541353, overlap = 23.75
PHY-3002 : Step(221): len = 534545, overlap = 33.75
PHY-3002 : Step(222): len = 529241, overlap = 39.5
PHY-3002 : Step(223): len = 525088, overlap = 46.25
PHY-3002 : Step(224): len = 523156, overlap = 50
PHY-3002 : Step(225): len = 521636, overlap = 53.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000330267
PHY-3002 : Step(226): len = 528165, overlap = 49.5
PHY-3002 : Step(227): len = 532382, overlap = 45
PHY-3002 : Step(228): len = 534777, overlap = 46
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000660534
PHY-3002 : Step(229): len = 540876, overlap = 40
PHY-3002 : Step(230): len = 549030, overlap = 37.25
PHY-3002 : Step(231): len = 552524, overlap = 32.75
PHY-3002 : Step(232): len = 554047, overlap = 33.75
PHY-3002 : Step(233): len = 555596, overlap = 35.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011483s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 568324, Over = 0
PHY-3001 : Spreading special nets. 29 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028941s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.0%)

PHY-3001 : 40 instances has been re-located, deltaX = 8, deltaY = 20, maxDist = 1.
PHY-3001 : Final: Len = 568952, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45855, tnet num: 10572, tinst num: 4598, tnode num: 54119, tedge num: 77680.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.001621s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (79.6%)

RUN-1004 : used memory is 497 MB, reserved memory is 495 MB, peak memory is 544 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2568/10574.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697680, over cnt = 1421(4%), over = 2213, worst = 7
PHY-1002 : len = 706712, over cnt = 759(2%), over = 987, worst = 4
PHY-1002 : len = 712184, over cnt = 346(0%), over = 432, worst = 4
PHY-1002 : len = 716912, over cnt = 31(0%), over = 37, worst = 2
PHY-1002 : len = 717136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.975397s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (40.0%)

PHY-1001 : Congestion index: top1 = 51.51, top5 = 44.31, top10 = 40.75, top15 = 38.47.
PHY-1001 : End incremental global routing;  1.172084s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (46.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10572 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.417322s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (93.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.850275s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (59.1%)

OPT-1001 : Current memory(MB): used = 530, reserve = 524, peak = 544.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9722/10574.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 717136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.074635s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (83.7%)

PHY-1001 : Congestion index: top1 = 51.51, top5 = 44.31, top10 = 40.75, top15 = 38.47.
OPT-1001 : End congestion update;  0.271365s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (57.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10572 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.354879s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (83.7%)

OPT-0007 : Start: WNS -2805 TNS -228671 NUM_FEPS 295
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4494 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4598 instances, 4466 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 582718, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027399s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.0%)

PHY-3001 : 23 instances has been re-located, deltaX = 6, deltaY = 13, maxDist = 1.
PHY-3001 : Final: Len = 582742, Over = 0
PHY-3001 : End incremental legalization;  0.214702s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (43.7%)

OPT-0007 : Iter 1: improved WNS -2655 TNS -186351 NUM_FEPS 293 with 172 cells processed and 31046 slack improved
OPT-0007 : Iter 2: improved WNS -2655 TNS -186351 NUM_FEPS 293 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.065243s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (68.9%)

OPT-1001 : Current memory(MB): used = 548, reserve = 542, peak = 550.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10572 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.348213s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (67.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9167/10574.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 729408, over cnt = 131(0%), over = 193, worst = 4
PHY-1002 : len = 730120, over cnt = 55(0%), over = 61, worst = 3
PHY-1002 : len = 730608, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 730928, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 730976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.543443s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (60.4%)

PHY-1001 : Congestion index: top1 = 51.47, top5 = 44.69, top10 = 41.12, top15 = 38.87.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10572 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349066s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (85.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2655 TNS -189652 NUM_FEPS 295
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.034483
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2655ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10574 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10574 nets
OPT-1001 : End physical optimization;  5.545637s wall, 3.796875s user + 0.046875s system = 3.843750s CPU (69.3%)

RUN-1003 : finish command "place" in  26.628915s wall, 16.609375s user + 2.359375s system = 18.968750s CPU (71.2%)

RUN-1004 : used memory is 470 MB, reserved memory is 466 MB, peak memory is 550 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.165877s wall, 0.937500s user + 0.046875s system = 0.984375s CPU (84.4%)

RUN-1004 : used memory is 471 MB, reserved memory is 468 MB, peak memory is 550 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4600 instances
RUN-1001 : 2233 mslices, 2233 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10574 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5579 nets have 2 pins
RUN-1001 : 3524 nets have [3 - 5] pins
RUN-1001 : 877 nets have [6 - 10] pins
RUN-1001 : 338 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45855, tnet num: 10572, tinst num: 4598, tnode num: 54119, tedge num: 77680.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2233 mslices, 2233 lslices, 102 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10572 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697464, over cnt = 1436(4%), over = 2370, worst = 7
PHY-1002 : len = 707864, over cnt = 811(2%), over = 1135, worst = 7
PHY-1002 : len = 718280, over cnt = 134(0%), over = 179, worst = 4
PHY-1002 : len = 720176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 720208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.832518s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (26.3%)

PHY-1001 : Congestion index: top1 = 50.22, top5 = 43.35, top10 = 40.11, top15 = 38.10.
PHY-1001 : End global routing;  1.045798s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (32.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 559, reserve = 552, peak = 559.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 813, reserve = 807, peak = 813.
PHY-1001 : End build detailed router design. 3.148287s wall, 1.812500s user + 0.250000s system = 2.062500s CPU (65.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 122024, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.219864s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (20.5%)

PHY-1001 : Current memory(MB): used = 848, reserve = 843, peak = 848.
PHY-1001 : End phase 1; 1.226268s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (20.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.90271e+06, over cnt = 907(0%), over = 915, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 854, reserve = 848, peak = 854.
PHY-1001 : End initial routed; 27.463642s wall, 12.593750s user + 0.140625s system = 12.734375s CPU (46.4%)

PHY-1001 : Update timing.....
PHY-1001 : 260/9920(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.108   |  -950.017  |  364  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.588801s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (58.0%)

PHY-1001 : Current memory(MB): used = 860, reserve = 855, peak = 860.
PHY-1001 : End phase 2; 29.052505s wall, 13.515625s user + 0.140625s system = 13.656250s CPU (47.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 40 pins with SWNS -4.055ns STNS -945.689ns FEP 364.
PHY-1001 : End OPT Iter 1; 0.190543s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (73.8%)

PHY-1022 : len = 1.90292e+06, over cnt = 936(0%), over = 944, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.318356s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (63.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.87e+06, over cnt = 260(0%), over = 261, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.801692s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (57.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.86537e+06, over cnt = 37(0%), over = 37, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.528397s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (53.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.86567e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.147215s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (63.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.86556e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.111239s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (56.2%)

PHY-1001 : Update timing.....
PHY-1001 : 260/9920(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.055   |  -947.359  |  364  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.610925s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (49.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 291 feed throughs used by 133 nets
PHY-1001 : End commit to database; 1.171481s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (50.7%)

PHY-1001 : Current memory(MB): used = 932, reserve = 929, peak = 932.
PHY-1001 : End phase 3; 5.879635s wall, 3.109375s user + 0.031250s system = 3.140625s CPU (53.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -4.055ns STNS -946.085ns FEP 364.
PHY-1001 : End OPT Iter 1; 0.201697s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (54.2%)

PHY-1022 : len = 1.86554e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.319489s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (34.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.055ns, -946.085ns, 364}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.86552e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.107715s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.8655e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.099680s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 260/9920(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.055   |  -946.972  |  364  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.607097s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (38.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 292 feed throughs used by 134 nets
PHY-1001 : End commit to database; 1.217058s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (38.5%)

PHY-1001 : Current memory(MB): used = 939, reserve = 937, peak = 939.
PHY-1001 : End phase 4; 3.380928s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (35.6%)

PHY-1003 : Routed, final wirelength = 1.8655e+06
PHY-1001 : Current memory(MB): used = 941, reserve = 938, peak = 941.
PHY-1001 : End export database. 0.031462s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  42.977891s wall, 20.046875s user + 0.421875s system = 20.468750s CPU (47.6%)

RUN-1003 : finish command "route" in  45.521434s wall, 21.125000s user + 0.546875s system = 21.671875s CPU (47.6%)

RUN-1004 : used memory is 886 MB, reserved memory is 881 MB, peak memory is 941 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     8257   out of  19600   42.13%
#reg                     3288   out of  19600   16.78%
#le                      8657
  #lut only              5369   out of   8657   62.02%
  #reg only               400   out of   8657    4.62%
  #lut&reg               2888   out of   8657   33.36%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1711
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    256
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    251
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 76
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    57


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8657   |7508    |749     |3302    |25      |3       |
|  ISP                       |AHBISP                                          |1434   |817     |356     |838     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |582    |270     |142     |332     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |68     |31      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |69     |34      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |4       |0       |6       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |72     |31      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |7       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |67     |23      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |4      |0       |0       |4       |2       |0       |
|    u_CC                    |CC                                              |122    |100     |20      |80      |0       |0       |
|    u_bypass                |bypass                                          |121    |81      |40      |37      |0       |0       |
|    u_demosaic              |demosaic                                        |434    |203     |142     |282     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |111    |37      |31      |82      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |74     |33      |27      |46      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |76     |34      |27      |48      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |88     |40      |33      |67      |0       |0       |
|    u_gamma                 |gamma                                           |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |4      |4       |0       |0       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |18     |11      |7       |8       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |18     |11      |7       |8       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |8      |8       |0       |6       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |24     |24      |0       |16      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |5      |5       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |3      |3       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |3      |3       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |30     |12      |0       |30      |0       |0       |
|  U_APB_UART                |APB_UART                                        |5      |5       |0       |5       |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |2      |2       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |18     |18      |0       |9       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |144    |73      |21      |109     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |6       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |37     |18      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |37     |24      |0       |37      |0       |0       |
|  kb                        |Keyboard                                        |91     |75      |16      |44      |0       |0       |
|  sd_reader                 |sd_reader                                       |708    |602     |100     |316     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |316    |282     |34      |139     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |755    |583     |119     |426     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |419    |294     |73      |283     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |144    |88      |21      |116     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |16     |16      |0       |16      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |39     |21      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |37     |21      |0       |37      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |169    |122     |30      |129     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |31     |23      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |38     |34      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |35     |30      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |336    |289     |46      |143     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |62     |50      |12      |24      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |63     |63      |0       |21      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |46     |41      |4       |30      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |104    |86      |18      |38      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |61     |49      |12      |30      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5106   |5052    |51      |1356    |0       |3       |
|  u_rs232                   |rs232                                           |78     |70      |8       |53      |0       |0       |
|    uart_rx_inst            |uart_rx                                         |48     |44      |4       |35      |0       |0       |
|    uart_tx_inst            |uart_tx                                         |30     |26      |4       |18      |0       |0       |
|  vga_ctrl_inst             |vga_ctrl                                        |152    |86      |65      |30      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5532  
    #2          2       2139  
    #3          3       735   
    #4          4       649   
    #5        5-10      940   
    #6        11-50     503   
    #7       51-100      18   
    #8       101-500     2    
  Average     3.13            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.442763s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (67.1%)

RUN-1004 : used memory is 887 MB, reserved memory is 883 MB, peak memory is 943 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45855, tnet num: 10572, tinst num: 4598, tnode num: 54119, tedge num: 77680.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10572 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4598
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10574, pip num: 121261
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 292
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3106 valid insts, and 329666 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.560481s wall, 94.781250s user + 0.890625s system = 95.671875s CPU (577.7%)

RUN-1004 : used memory is 942 MB, reserved memory is 946 MB, peak memory is 1115 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240627_170909.log"
