
Graduation_Project_Finall.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051b0  08000130  08000130  00010130  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00014404  080052e0  080052e0  000152e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080196e4  080196e4  0003004c  2**0
                  CONTENTS
  4 .ARM          00000000  080196e4  080196e4  0003004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080196e4  080196e4  0003004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080196e4  080196e4  000296e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080196e8  080196e8  000296e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  080196ec  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004254  2000004c  08019738  0003004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200042a0  08019738  000342a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003004c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030075  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f716  00000000  00000000  000300b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022db  00000000  00000000  0003f7ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    000039cc  00000000  00000000  00041aa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000808  00000000  00000000  00045478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000006f0  00000000  00000000  00045c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000018a9  00000000  00000000  00046370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000a09c  00000000  00000000  00047c19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00013f5b  00000000  00000000  00051cb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001d00  00000000  00000000  00065c10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	2000004c 	.word	0x2000004c
 800014c:	00000000 	.word	0x00000000
 8000150:	080052c8 	.word	0x080052c8

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000050 	.word	0x20000050
 800016c:	080052c8 	.word	0x080052c8

08000170 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	f103 0208 	add.w	r2, r3, #8
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	f04f 32ff 	mov.w	r2, #4294967295
 8000188:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	f103 0208 	add.w	r2, r3, #8
 8000190:	687b      	ldr	r3, [r7, #4]
 8000192:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	f103 0208 	add.w	r2, r3, #8
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2200      	movs	r2, #0
 80001a2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80001a4:	bf00      	nop
 80001a6:	370c      	adds	r7, #12
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bc80      	pop	{r7}
 80001ac:	4770      	bx	lr

080001ae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80001ae:	b480      	push	{r7}
 80001b0:	b083      	sub	sp, #12
 80001b2:	af00      	add	r7, sp, #0
 80001b4:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2200      	movs	r2, #0
 80001ba:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80001bc:	bf00      	nop
 80001be:	370c      	adds	r7, #12
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bc80      	pop	{r7}
 80001c4:	4770      	bx	lr

080001c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80001c6:	b480      	push	{r7}
 80001c8:	b085      	sub	sp, #20
 80001ca:	af00      	add	r7, sp, #0
 80001cc:	6078      	str	r0, [r7, #4]
 80001ce:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	685b      	ldr	r3, [r3, #4]
 80001d4:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80001d6:	683b      	ldr	r3, [r7, #0]
 80001d8:	68fa      	ldr	r2, [r7, #12]
 80001da:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80001dc:	68fb      	ldr	r3, [r7, #12]
 80001de:	689a      	ldr	r2, [r3, #8]
 80001e0:	683b      	ldr	r3, [r7, #0]
 80001e2:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80001e4:	68fb      	ldr	r3, [r7, #12]
 80001e6:	689b      	ldr	r3, [r3, #8]
 80001e8:	683a      	ldr	r2, [r7, #0]
 80001ea:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80001ec:	68fb      	ldr	r3, [r7, #12]
 80001ee:	683a      	ldr	r2, [r7, #0]
 80001f0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	687a      	ldr	r2, [r7, #4]
 80001f6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	1c5a      	adds	r2, r3, #1
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	601a      	str	r2, [r3, #0]
}
 8000202:	bf00      	nop
 8000204:	3714      	adds	r7, #20
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr

0800020c <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800020c:	b480      	push	{r7}
 800020e:	b085      	sub	sp, #20
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	691b      	ldr	r3, [r3, #16]
 8000218:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	685b      	ldr	r3, [r3, #4]
 800021e:	687a      	ldr	r2, [r7, #4]
 8000220:	6892      	ldr	r2, [r2, #8]
 8000222:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	689b      	ldr	r3, [r3, #8]
 8000228:	687a      	ldr	r2, [r7, #4]
 800022a:	6852      	ldr	r2, [r2, #4]
 800022c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	685b      	ldr	r3, [r3, #4]
 8000232:	687a      	ldr	r2, [r7, #4]
 8000234:	429a      	cmp	r2, r3
 8000236:	d103      	bne.n	8000240 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	689a      	ldr	r2, [r3, #8]
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2200      	movs	r2, #0
 8000244:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	1e5a      	subs	r2, r3, #1
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	681b      	ldr	r3, [r3, #0]
}
 8000254:	4618      	mov	r0, r3
 8000256:	3714      	adds	r7, #20
 8000258:	46bd      	mov	sp, r7
 800025a:	bc80      	pop	{r7}
 800025c:	4770      	bx	lr

0800025e <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800025e:	b580      	push	{r7, lr}
 8000260:	b08c      	sub	sp, #48	; 0x30
 8000262:	af04      	add	r7, sp, #16
 8000264:	60f8      	str	r0, [r7, #12]
 8000266:	60b9      	str	r1, [r7, #8]
 8000268:	603b      	str	r3, [r7, #0]
 800026a:	4613      	mov	r3, r2
 800026c:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800026e:	88fb      	ldrh	r3, [r7, #6]
 8000270:	009b      	lsls	r3, r3, #2
 8000272:	4618      	mov	r0, r3
 8000274:	f000 ff7c 	bl	8001170 <pvPortMalloc>
 8000278:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 800027a:	697b      	ldr	r3, [r7, #20]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d013      	beq.n	80002a8 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8000280:	2054      	movs	r0, #84	; 0x54
 8000282:	f000 ff75 	bl	8001170 <pvPortMalloc>
 8000286:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8000288:	69fb      	ldr	r3, [r7, #28]
 800028a:	2b00      	cmp	r3, #0
 800028c:	d008      	beq.n	80002a0 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800028e:	2254      	movs	r2, #84	; 0x54
 8000290:	2100      	movs	r1, #0
 8000292:	69f8      	ldr	r0, [r7, #28]
 8000294:	f004 ffeb 	bl	800526e <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8000298:	69fb      	ldr	r3, [r7, #28]
 800029a:	697a      	ldr	r2, [r7, #20]
 800029c:	631a      	str	r2, [r3, #48]	; 0x30
 800029e:	e005      	b.n	80002ac <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80002a0:	6978      	ldr	r0, [r7, #20]
 80002a2:	f000 ffb7 	bl	8001214 <vPortFree>
 80002a6:	e001      	b.n	80002ac <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80002a8:	2300      	movs	r3, #0
 80002aa:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80002ac:	69fb      	ldr	r3, [r7, #28]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d013      	beq.n	80002da <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80002b2:	88fa      	ldrh	r2, [r7, #6]
 80002b4:	2300      	movs	r3, #0
 80002b6:	9303      	str	r3, [sp, #12]
 80002b8:	69fb      	ldr	r3, [r7, #28]
 80002ba:	9302      	str	r3, [sp, #8]
 80002bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80002be:	9301      	str	r3, [sp, #4]
 80002c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80002c2:	9300      	str	r3, [sp, #0]
 80002c4:	683b      	ldr	r3, [r7, #0]
 80002c6:	68b9      	ldr	r1, [r7, #8]
 80002c8:	68f8      	ldr	r0, [r7, #12]
 80002ca:	f000 f80e 	bl	80002ea <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80002ce:	69f8      	ldr	r0, [r7, #28]
 80002d0:	f000 f874 	bl	80003bc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80002d4:	2301      	movs	r3, #1
 80002d6:	61bb      	str	r3, [r7, #24]
 80002d8:	e002      	b.n	80002e0 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80002da:	f04f 33ff 	mov.w	r3, #4294967295
 80002de:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80002e0:	69bb      	ldr	r3, [r7, #24]
    }
 80002e2:	4618      	mov	r0, r3
 80002e4:	3720      	adds	r7, #32
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bd80      	pop	{r7, pc}

080002ea <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80002ea:	b580      	push	{r7, lr}
 80002ec:	b086      	sub	sp, #24
 80002ee:	af00      	add	r7, sp, #0
 80002f0:	60f8      	str	r0, [r7, #12]
 80002f2:	60b9      	str	r1, [r7, #8]
 80002f4:	607a      	str	r2, [r7, #4]
 80002f6:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80002f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80002fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000302:	3b01      	subs	r3, #1
 8000304:	009b      	lsls	r3, r3, #2
 8000306:	4413      	add	r3, r2
 8000308:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800030a:	693b      	ldr	r3, [r7, #16]
 800030c:	f023 0307 	bic.w	r3, r3, #7
 8000310:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8000312:	68bb      	ldr	r3, [r7, #8]
 8000314:	2b00      	cmp	r3, #0
 8000316:	d01e      	beq.n	8000356 <prvInitialiseNewTask+0x6c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000318:	2300      	movs	r3, #0
 800031a:	617b      	str	r3, [r7, #20]
 800031c:	e012      	b.n	8000344 <prvInitialiseNewTask+0x5a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800031e:	68ba      	ldr	r2, [r7, #8]
 8000320:	697b      	ldr	r3, [r7, #20]
 8000322:	4413      	add	r3, r2
 8000324:	7819      	ldrb	r1, [r3, #0]
 8000326:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000328:	697b      	ldr	r3, [r7, #20]
 800032a:	4413      	add	r3, r2
 800032c:	3334      	adds	r3, #52	; 0x34
 800032e:	460a      	mov	r2, r1
 8000330:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8000332:	68ba      	ldr	r2, [r7, #8]
 8000334:	697b      	ldr	r3, [r7, #20]
 8000336:	4413      	add	r3, r2
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	2b00      	cmp	r3, #0
 800033c:	d006      	beq.n	800034c <prvInitialiseNewTask+0x62>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800033e:	697b      	ldr	r3, [r7, #20]
 8000340:	3301      	adds	r3, #1
 8000342:	617b      	str	r3, [r7, #20]
 8000344:	697b      	ldr	r3, [r7, #20]
 8000346:	2b0f      	cmp	r3, #15
 8000348:	d9e9      	bls.n	800031e <prvInitialiseNewTask+0x34>
 800034a:	e000      	b.n	800034e <prvInitialiseNewTask+0x64>
            {
                break;
 800034c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800034e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000350:	2200      	movs	r2, #0
 8000352:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000356:	6a3b      	ldr	r3, [r7, #32]
 8000358:	2b04      	cmp	r3, #4
 800035a:	d901      	bls.n	8000360 <prvInitialiseNewTask+0x76>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800035c:	2304      	movs	r3, #4
 800035e:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8000360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000362:	6a3a      	ldr	r2, [r7, #32]
 8000364:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8000366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000368:	6a3a      	ldr	r2, [r7, #32]
 800036a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800036c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800036e:	3304      	adds	r3, #4
 8000370:	4618      	mov	r0, r3
 8000372:	f7ff ff1c 	bl	80001ae <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000378:	3318      	adds	r3, #24
 800037a:	4618      	mov	r0, r3
 800037c:	f7ff ff17 	bl	80001ae <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000382:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000384:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000386:	6a3b      	ldr	r3, [r7, #32]
 8000388:	f1c3 0205 	rsb	r2, r3, #5
 800038c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800038e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000392:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000394:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000396:	683a      	ldr	r2, [r7, #0]
 8000398:	68f9      	ldr	r1, [r7, #12]
 800039a:	6938      	ldr	r0, [r7, #16]
 800039c:	f000 fdbe 	bl	8000f1c <pxPortInitialiseStack>
 80003a0:	4602      	mov	r2, r0
 80003a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003a4:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80003a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d002      	beq.n	80003b2 <prvInitialiseNewTask+0xc8>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80003ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80003b0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80003b2:	bf00      	nop
 80003b4:	3718      	adds	r7, #24
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}
	...

080003bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b084      	sub	sp, #16
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80003c4:	f000 fe3a 	bl	800103c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80003c8:	4b3e      	ldr	r3, [pc, #248]	; (80004c4 <prvAddNewTaskToReadyList+0x108>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	3301      	adds	r3, #1
 80003ce:	4a3d      	ldr	r2, [pc, #244]	; (80004c4 <prvAddNewTaskToReadyList+0x108>)
 80003d0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80003d2:	4b3d      	ldr	r3, [pc, #244]	; (80004c8 <prvAddNewTaskToReadyList+0x10c>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d109      	bne.n	80003ee <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80003da:	4a3b      	ldr	r2, [pc, #236]	; (80004c8 <prvAddNewTaskToReadyList+0x10c>)
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80003e0:	4b38      	ldr	r3, [pc, #224]	; (80004c4 <prvAddNewTaskToReadyList+0x108>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	2b01      	cmp	r3, #1
 80003e6:	d110      	bne.n	800040a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80003e8:	f000 fd00 	bl	8000dec <prvInitialiseTaskLists>
 80003ec:	e00d      	b.n	800040a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80003ee:	4b37      	ldr	r3, [pc, #220]	; (80004cc <prvAddNewTaskToReadyList+0x110>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d109      	bne.n	800040a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80003f6:	4b34      	ldr	r3, [pc, #208]	; (80004c8 <prvAddNewTaskToReadyList+0x10c>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000400:	429a      	cmp	r2, r3
 8000402:	d802      	bhi.n	800040a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8000404:	4a30      	ldr	r2, [pc, #192]	; (80004c8 <prvAddNewTaskToReadyList+0x10c>)
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800040a:	4b31      	ldr	r3, [pc, #196]	; (80004d0 <prvAddNewTaskToReadyList+0x114>)
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	3301      	adds	r3, #1
 8000410:	4a2f      	ldr	r2, [pc, #188]	; (80004d0 <prvAddNewTaskToReadyList+0x114>)
 8000412:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000418:	2201      	movs	r2, #1
 800041a:	409a      	lsls	r2, r3
 800041c:	4b2d      	ldr	r3, [pc, #180]	; (80004d4 <prvAddNewTaskToReadyList+0x118>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4313      	orrs	r3, r2
 8000422:	4a2c      	ldr	r2, [pc, #176]	; (80004d4 <prvAddNewTaskToReadyList+0x118>)
 8000424:	6013      	str	r3, [r2, #0]
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800042a:	492b      	ldr	r1, [pc, #172]	; (80004d8 <prvAddNewTaskToReadyList+0x11c>)
 800042c:	4613      	mov	r3, r2
 800042e:	009b      	lsls	r3, r3, #2
 8000430:	4413      	add	r3, r2
 8000432:	009b      	lsls	r3, r3, #2
 8000434:	440b      	add	r3, r1
 8000436:	3304      	adds	r3, #4
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	60fb      	str	r3, [r7, #12]
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	68fa      	ldr	r2, [r7, #12]
 8000440:	609a      	str	r2, [r3, #8]
 8000442:	68fb      	ldr	r3, [r7, #12]
 8000444:	689a      	ldr	r2, [r3, #8]
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	60da      	str	r2, [r3, #12]
 800044a:	68fb      	ldr	r3, [r7, #12]
 800044c:	689b      	ldr	r3, [r3, #8]
 800044e:	687a      	ldr	r2, [r7, #4]
 8000450:	3204      	adds	r2, #4
 8000452:	605a      	str	r2, [r3, #4]
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	1d1a      	adds	r2, r3, #4
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	609a      	str	r2, [r3, #8]
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000460:	4613      	mov	r3, r2
 8000462:	009b      	lsls	r3, r3, #2
 8000464:	4413      	add	r3, r2
 8000466:	009b      	lsls	r3, r3, #2
 8000468:	4a1b      	ldr	r2, [pc, #108]	; (80004d8 <prvAddNewTaskToReadyList+0x11c>)
 800046a:	441a      	add	r2, r3
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	615a      	str	r2, [r3, #20]
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000474:	4918      	ldr	r1, [pc, #96]	; (80004d8 <prvAddNewTaskToReadyList+0x11c>)
 8000476:	4613      	mov	r3, r2
 8000478:	009b      	lsls	r3, r3, #2
 800047a:	4413      	add	r3, r2
 800047c:	009b      	lsls	r3, r3, #2
 800047e:	440b      	add	r3, r1
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	1c59      	adds	r1, r3, #1
 8000484:	4814      	ldr	r0, [pc, #80]	; (80004d8 <prvAddNewTaskToReadyList+0x11c>)
 8000486:	4613      	mov	r3, r2
 8000488:	009b      	lsls	r3, r3, #2
 800048a:	4413      	add	r3, r2
 800048c:	009b      	lsls	r3, r3, #2
 800048e:	4403      	add	r3, r0
 8000490:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8000492:	f000 fded 	bl	8001070 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8000496:	4b0d      	ldr	r3, [pc, #52]	; (80004cc <prvAddNewTaskToReadyList+0x110>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d00e      	beq.n	80004bc <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800049e:	4b0a      	ldr	r3, [pc, #40]	; (80004c8 <prvAddNewTaskToReadyList+0x10c>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004a8:	429a      	cmp	r2, r3
 80004aa:	d207      	bcs.n	80004bc <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80004ac:	4b0b      	ldr	r3, [pc, #44]	; (80004dc <prvAddNewTaskToReadyList+0x120>)
 80004ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80004b2:	601a      	str	r2, [r3, #0]
 80004b4:	f3bf 8f4f 	dsb	sy
 80004b8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80004bc:	bf00      	nop
 80004be:	3710      	adds	r7, #16
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	20000140 	.word	0x20000140
 80004c8:	20000068 	.word	0x20000068
 80004cc:	2000014c 	.word	0x2000014c
 80004d0:	2000015c 	.word	0x2000015c
 80004d4:	20000148 	.word	0x20000148
 80004d8:	2000006c 	.word	0x2000006c
 80004dc:	e000ed04 	.word	0xe000ed04

080004e0 <vTaskPrioritySet>:

#if ( INCLUDE_vTaskPrioritySet == 1 )

    void vTaskPrioritySet( TaskHandle_t xTask,
                           UBaseType_t uxNewPriority )
    {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b088      	sub	sp, #32
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
 80004e8:	6039      	str	r1, [r7, #0]
        TCB_t * pxTCB;
        UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
        BaseType_t xYieldRequired = pdFALSE;
 80004ea:	2300      	movs	r3, #0
 80004ec:	61fb      	str	r3, [r7, #28]

        configASSERT( uxNewPriority < configMAX_PRIORITIES );

        /* Ensure the new priority is valid. */
        if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	2b04      	cmp	r3, #4
 80004f2:	d901      	bls.n	80004f8 <vTaskPrioritySet+0x18>
        {
            uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80004f4:	2304      	movs	r3, #4
 80004f6:	603b      	str	r3, [r7, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 80004f8:	f000 fda0 	bl	800103c <vPortEnterCritical>
        {
            /* If null is passed in here then it is the priority of the calling
             * task that is being changed. */
            pxTCB = prvGetTCBFromHandle( xTask );
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d102      	bne.n	8000508 <vTaskPrioritySet+0x28>
 8000502:	4b55      	ldr	r3, [pc, #340]	; (8000658 <vTaskPrioritySet+0x178>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	e000      	b.n	800050a <vTaskPrioritySet+0x2a>
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	61bb      	str	r3, [r7, #24]

            traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

            #if ( configUSE_MUTEXES == 1 )
            {
                uxCurrentBasePriority = pxTCB->uxBasePriority;
 800050c:	69bb      	ldr	r3, [r7, #24]
 800050e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000510:	617b      	str	r3, [r7, #20]
            {
                uxCurrentBasePriority = pxTCB->uxPriority;
            }
            #endif

            if( uxCurrentBasePriority != uxNewPriority )
 8000512:	697a      	ldr	r2, [r7, #20]
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	429a      	cmp	r2, r3
 8000518:	f000 8098 	beq.w	800064c <vTaskPrioritySet+0x16c>
            {
                /* The priority change may have readied a task of higher
                 * priority than the calling task. */
                if( uxNewPriority > uxCurrentBasePriority )
 800051c:	683a      	ldr	r2, [r7, #0]
 800051e:	697b      	ldr	r3, [r7, #20]
 8000520:	429a      	cmp	r2, r3
 8000522:	d90d      	bls.n	8000540 <vTaskPrioritySet+0x60>
                {
                    if( pxTCB != pxCurrentTCB )
 8000524:	4b4c      	ldr	r3, [pc, #304]	; (8000658 <vTaskPrioritySet+0x178>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	69ba      	ldr	r2, [r7, #24]
 800052a:	429a      	cmp	r2, r3
 800052c:	d00f      	beq.n	800054e <vTaskPrioritySet+0x6e>
                    {
                        /* The priority of a task other than the currently
                         * running task is being raised.  Is the priority being
                         * raised above that of the running task? */
                        if( uxNewPriority >= pxCurrentTCB->uxPriority )
 800052e:	4b4a      	ldr	r3, [pc, #296]	; (8000658 <vTaskPrioritySet+0x178>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000534:	683a      	ldr	r2, [r7, #0]
 8000536:	429a      	cmp	r2, r3
 8000538:	d309      	bcc.n	800054e <vTaskPrioritySet+0x6e>
                        {
                            xYieldRequired = pdTRUE;
 800053a:	2301      	movs	r3, #1
 800053c:	61fb      	str	r3, [r7, #28]
 800053e:	e006      	b.n	800054e <vTaskPrioritySet+0x6e>
                        /* The priority of the running task is being raised,
                         * but the running task must already be the highest
                         * priority task able to run so no yield is required. */
                    }
                }
                else if( pxTCB == pxCurrentTCB )
 8000540:	4b45      	ldr	r3, [pc, #276]	; (8000658 <vTaskPrioritySet+0x178>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	69ba      	ldr	r2, [r7, #24]
 8000546:	429a      	cmp	r2, r3
 8000548:	d101      	bne.n	800054e <vTaskPrioritySet+0x6e>
                {
                    /* Setting the priority of the running task down means
                     * there may now be another task of higher priority that
                     * is ready to execute. */
                    xYieldRequired = pdTRUE;
 800054a:	2301      	movs	r3, #1
 800054c:	61fb      	str	r3, [r7, #28]
                }

                /* Remember the ready list the task might be referenced from
                 * before its uxPriority member is changed so the
                 * taskRESET_READY_PRIORITY() macro can function correctly. */
                uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800054e:	69bb      	ldr	r3, [r7, #24]
 8000550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000552:	613b      	str	r3, [r7, #16]

                #if ( configUSE_MUTEXES == 1 )
                {
                    /* Only change the priority being used if the task is not
                     * currently using an inherited priority. */
                    if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8000554:	69bb      	ldr	r3, [r7, #24]
 8000556:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000558:	69bb      	ldr	r3, [r7, #24]
 800055a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800055c:	429a      	cmp	r2, r3
 800055e:	d102      	bne.n	8000566 <vTaskPrioritySet+0x86>
                    {
                        pxTCB->uxPriority = uxNewPriority;
 8000560:	69bb      	ldr	r3, [r7, #24]
 8000562:	683a      	ldr	r2, [r7, #0]
 8000564:	62da      	str	r2, [r3, #44]	; 0x2c
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The base priority gets set whatever. */
                    pxTCB->uxBasePriority = uxNewPriority;
 8000566:	69bb      	ldr	r3, [r7, #24]
 8000568:	683a      	ldr	r2, [r7, #0]
 800056a:	645a      	str	r2, [r3, #68]	; 0x44
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                /* Only reset the event list item value if the value is not
                 * being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800056c:	69bb      	ldr	r3, [r7, #24]
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	2b00      	cmp	r3, #0
 8000572:	db04      	blt.n	800057e <vTaskPrioritySet+0x9e>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	f1c3 0205 	rsb	r2, r3, #5
 800057a:	69bb      	ldr	r3, [r7, #24]
 800057c:	619a      	str	r2, [r3, #24]

                /* If the task is in the blocked or suspended list we need do
                 * nothing more than change its priority variable. However, if
                 * the task is in a ready list it needs to be removed and placed
                 * in the list appropriate to its new priority. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800057e:	69bb      	ldr	r3, [r7, #24]
 8000580:	6959      	ldr	r1, [r3, #20]
 8000582:	693a      	ldr	r2, [r7, #16]
 8000584:	4613      	mov	r3, r2
 8000586:	009b      	lsls	r3, r3, #2
 8000588:	4413      	add	r3, r2
 800058a:	009b      	lsls	r3, r3, #2
 800058c:	4a33      	ldr	r2, [pc, #204]	; (800065c <vTaskPrioritySet+0x17c>)
 800058e:	4413      	add	r3, r2
 8000590:	4299      	cmp	r1, r3
 8000592:	d150      	bne.n	8000636 <vTaskPrioritySet+0x156>
                {
                    /* The task is currently in its ready list - remove before
                     * adding it to its new ready list.  As we are in a critical
                     * section we can do this even if the scheduler is suspended. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000594:	69bb      	ldr	r3, [r7, #24]
 8000596:	3304      	adds	r3, #4
 8000598:	4618      	mov	r0, r3
 800059a:	f7ff fe37 	bl	800020c <uxListRemove>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d109      	bne.n	80005b8 <vTaskPrioritySet+0xd8>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 80005a4:	2201      	movs	r2, #1
 80005a6:	693b      	ldr	r3, [r7, #16]
 80005a8:	fa02 f303 	lsl.w	r3, r2, r3
 80005ac:	43da      	mvns	r2, r3
 80005ae:	4b2c      	ldr	r3, [pc, #176]	; (8000660 <vTaskPrioritySet+0x180>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4013      	ands	r3, r2
 80005b4:	4a2a      	ldr	r2, [pc, #168]	; (8000660 <vTaskPrioritySet+0x180>)
 80005b6:	6013      	str	r3, [r2, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    prvAddTaskToReadyList( pxTCB );
 80005b8:	69bb      	ldr	r3, [r7, #24]
 80005ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005bc:	2201      	movs	r2, #1
 80005be:	409a      	lsls	r2, r3
 80005c0:	4b27      	ldr	r3, [pc, #156]	; (8000660 <vTaskPrioritySet+0x180>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4313      	orrs	r3, r2
 80005c6:	4a26      	ldr	r2, [pc, #152]	; (8000660 <vTaskPrioritySet+0x180>)
 80005c8:	6013      	str	r3, [r2, #0]
 80005ca:	69bb      	ldr	r3, [r7, #24]
 80005cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005ce:	4923      	ldr	r1, [pc, #140]	; (800065c <vTaskPrioritySet+0x17c>)
 80005d0:	4613      	mov	r3, r2
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	4413      	add	r3, r2
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	440b      	add	r3, r1
 80005da:	3304      	adds	r3, #4
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	69bb      	ldr	r3, [r7, #24]
 80005e2:	68fa      	ldr	r2, [r7, #12]
 80005e4:	609a      	str	r2, [r3, #8]
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	689a      	ldr	r2, [r3, #8]
 80005ea:	69bb      	ldr	r3, [r7, #24]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	689b      	ldr	r3, [r3, #8]
 80005f2:	69ba      	ldr	r2, [r7, #24]
 80005f4:	3204      	adds	r2, #4
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	69bb      	ldr	r3, [r7, #24]
 80005fa:	1d1a      	adds	r2, r3, #4
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	69bb      	ldr	r3, [r7, #24]
 8000602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000604:	4613      	mov	r3, r2
 8000606:	009b      	lsls	r3, r3, #2
 8000608:	4413      	add	r3, r2
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	4a13      	ldr	r2, [pc, #76]	; (800065c <vTaskPrioritySet+0x17c>)
 800060e:	441a      	add	r2, r3
 8000610:	69bb      	ldr	r3, [r7, #24]
 8000612:	615a      	str	r2, [r3, #20]
 8000614:	69bb      	ldr	r3, [r7, #24]
 8000616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000618:	4910      	ldr	r1, [pc, #64]	; (800065c <vTaskPrioritySet+0x17c>)
 800061a:	4613      	mov	r3, r2
 800061c:	009b      	lsls	r3, r3, #2
 800061e:	4413      	add	r3, r2
 8000620:	009b      	lsls	r3, r3, #2
 8000622:	440b      	add	r3, r1
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	1c59      	adds	r1, r3, #1
 8000628:	480c      	ldr	r0, [pc, #48]	; (800065c <vTaskPrioritySet+0x17c>)
 800062a:	4613      	mov	r3, r2
 800062c:	009b      	lsls	r3, r3, #2
 800062e:	4413      	add	r3, r2
 8000630:	009b      	lsls	r3, r3, #2
 8000632:	4403      	add	r3, r0
 8000634:	6019      	str	r1, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                if( xYieldRequired != pdFALSE )
 8000636:	69fb      	ldr	r3, [r7, #28]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d007      	beq.n	800064c <vTaskPrioritySet+0x16c>
                {
                    taskYIELD_IF_USING_PREEMPTION();
 800063c:	4b09      	ldr	r3, [pc, #36]	; (8000664 <vTaskPrioritySet+0x184>)
 800063e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000642:	601a      	str	r2, [r3, #0]
 8000644:	f3bf 8f4f 	dsb	sy
 8000648:	f3bf 8f6f 	isb	sy
                /* Remove compiler warning about unused variables when the port
                 * optimised task selection is not being used. */
                ( void ) uxPriorityUsedOnEntry;
            }
        }
        taskEXIT_CRITICAL();
 800064c:	f000 fd10 	bl	8001070 <vPortExitCritical>
    }
 8000650:	bf00      	nop
 8000652:	3720      	adds	r7, #32
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000068 	.word	0x20000068
 800065c:	2000006c 	.word	0x2000006c
 8000660:	20000148 	.word	0x20000148
 8000664:	e000ed04 	.word	0xe000ed04

08000668 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskSuspend( TaskHandle_t xTaskToSuspend )
    {
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 8000670:	f000 fce4 	bl	800103c <vPortEnterCritical>
        {
            /* If null is passed in here then it is the running task that is
             * being suspended. */
            pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d102      	bne.n	8000680 <vTaskSuspend+0x18>
 800067a:	4b3b      	ldr	r3, [pc, #236]	; (8000768 <vTaskSuspend+0x100>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	e000      	b.n	8000682 <vTaskSuspend+0x1a>
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	60bb      	str	r3, [r7, #8]

            traceTASK_SUSPEND( pxTCB );

            /* Remove task from the ready/delayed list and place in the
             * suspended list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	3304      	adds	r3, #4
 8000688:	4618      	mov	r0, r3
 800068a:	f7ff fdbf 	bl	800020c <uxListRemove>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d115      	bne.n	80006c0 <vTaskSuspend+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000698:	4934      	ldr	r1, [pc, #208]	; (800076c <vTaskSuspend+0x104>)
 800069a:	4613      	mov	r3, r2
 800069c:	009b      	lsls	r3, r3, #2
 800069e:	4413      	add	r3, r2
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	440b      	add	r3, r1
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d10a      	bne.n	80006c0 <vTaskSuspend+0x58>
 80006aa:	68bb      	ldr	r3, [r7, #8]
 80006ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ae:	2201      	movs	r2, #1
 80006b0:	fa02 f303 	lsl.w	r3, r2, r3
 80006b4:	43da      	mvns	r2, r3
 80006b6:	4b2e      	ldr	r3, [pc, #184]	; (8000770 <vTaskSuspend+0x108>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4013      	ands	r3, r2
 80006bc:	4a2c      	ldr	r2, [pc, #176]	; (8000770 <vTaskSuspend+0x108>)
 80006be:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80006c0:	68bb      	ldr	r3, [r7, #8]
 80006c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d004      	beq.n	80006d2 <vTaskSuspend+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	3318      	adds	r3, #24
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff fd9d 	bl	800020c <uxListRemove>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	3304      	adds	r3, #4
 80006d6:	4619      	mov	r1, r3
 80006d8:	4826      	ldr	r0, [pc, #152]	; (8000774 <vTaskSuspend+0x10c>)
 80006da:	f7ff fd74 	bl	80001c6 <vListInsertEnd>

            #if ( configUSE_TASK_NOTIFICATIONS == 1 )
            {
                BaseType_t x;

                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 80006de:	2300      	movs	r3, #0
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	e010      	b.n	8000706 <vTaskSuspend+0x9e>
                {
                    if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 80006e4:	68ba      	ldr	r2, [r7, #8]
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	4413      	add	r3, r2
 80006ea:	3350      	adds	r3, #80	; 0x50
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d105      	bne.n	8000700 <vTaskSuspend+0x98>
                    {
                        /* The task was blocked to wait for a notification, but is
                         * now suspended, so no notification was received. */
                        pxTCB->ucNotifyState[ x ] = taskNOT_WAITING_NOTIFICATION;
 80006f4:	68ba      	ldr	r2, [r7, #8]
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	4413      	add	r3, r2
 80006fa:	3350      	adds	r3, #80	; 0x50
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	3301      	adds	r3, #1
 8000704:	60fb      	str	r3, [r7, #12]
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	2b00      	cmp	r3, #0
 800070a:	ddeb      	ble.n	80006e4 <vTaskSuspend+0x7c>
                    }
                }
            }
            #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
        }
        taskEXIT_CRITICAL();
 800070c:	f000 fcb0 	bl	8001070 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8000710:	4b19      	ldr	r3, [pc, #100]	; (8000778 <vTaskSuspend+0x110>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d005      	beq.n	8000724 <vTaskSuspend+0xbc>
        {
            /* Reset the next expected unblock time in case it referred to the
             * task that is now in the Suspended state. */
            taskENTER_CRITICAL();
 8000718:	f000 fc90 	bl	800103c <vPortEnterCritical>
            {
                prvResetNextTaskUnblockTime();
 800071c:	f000 fbe4 	bl	8000ee8 <prvResetNextTaskUnblockTime>
            }
            taskEXIT_CRITICAL();
 8000720:	f000 fca6 	bl	8001070 <vPortExitCritical>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( pxTCB == pxCurrentTCB )
 8000724:	4b10      	ldr	r3, [pc, #64]	; (8000768 <vTaskSuspend+0x100>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	68ba      	ldr	r2, [r7, #8]
 800072a:	429a      	cmp	r2, r3
 800072c:	d118      	bne.n	8000760 <vTaskSuspend+0xf8>
        {
            if( xSchedulerRunning != pdFALSE )
 800072e:	4b12      	ldr	r3, [pc, #72]	; (8000778 <vTaskSuspend+0x110>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d008      	beq.n	8000748 <vTaskSuspend+0xe0>
            {
                /* The current task has just been suspended. */
                configASSERT( uxSchedulerSuspended == 0 );
                portYIELD_WITHIN_API();
 8000736:	4b11      	ldr	r3, [pc, #68]	; (800077c <vTaskSuspend+0x114>)
 8000738:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	f3bf 8f4f 	dsb	sy
 8000742:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8000746:	e00b      	b.n	8000760 <vTaskSuspend+0xf8>
                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8000748:	4b0a      	ldr	r3, [pc, #40]	; (8000774 <vTaskSuspend+0x10c>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <vTaskSuspend+0x118>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	429a      	cmp	r2, r3
 8000752:	d103      	bne.n	800075c <vTaskSuspend+0xf4>
                    pxCurrentTCB = NULL;
 8000754:	4b04      	ldr	r3, [pc, #16]	; (8000768 <vTaskSuspend+0x100>)
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
    }
 800075a:	e001      	b.n	8000760 <vTaskSuspend+0xf8>
                    vTaskSwitchContext();
 800075c:	f000 fae8 	bl	8000d30 <vTaskSwitchContext>
    }
 8000760:	bf00      	nop
 8000762:	3710      	adds	r7, #16
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20000068 	.word	0x20000068
 800076c:	2000006c 	.word	0x2000006c
 8000770:	20000148 	.word	0x20000148
 8000774:	2000012c 	.word	0x2000012c
 8000778:	2000014c 	.word	0x2000014c
 800077c:	e000ed04 	.word	0xe000ed04
 8000780:	20000140 	.word	0x20000140

08000784 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
    {
 8000784:	b480      	push	{r7}
 8000786:	b085      	sub	sp, #20
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 800078c:	2300      	movs	r3, #0
 800078e:	60fb      	str	r3, [r7, #12]
        const TCB_t * const pxTCB = xTask;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	60bb      	str	r3, [r7, #8]

        /* It does not make sense to check if the calling task is suspended. */
        configASSERT( xTask );

        /* Is the task being resumed actually in the suspended list? */
        if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	695b      	ldr	r3, [r3, #20]
 8000798:	4a09      	ldr	r2, [pc, #36]	; (80007c0 <prvTaskIsTaskSuspended+0x3c>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d10a      	bne.n	80007b4 <prvTaskIsTaskSuspended+0x30>
        {
            /* Has the task already been resumed from within an ISR? */
            if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007a2:	4a08      	ldr	r2, [pc, #32]	; (80007c4 <prvTaskIsTaskSuspended+0x40>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d005      	beq.n	80007b4 <prvTaskIsTaskSuspended+0x30>
            {
                /* Is it in the suspended list because it is in the Suspended
                 * state, or because is is blocked with no timeout? */
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80007a8:	68bb      	ldr	r3, [r7, #8]
 80007aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d101      	bne.n	80007b4 <prvTaskIsTaskSuspended+0x30>
                {
                    xReturn = pdTRUE;
 80007b0:	2301      	movs	r3, #1
 80007b2:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80007b4:	68fb      	ldr	r3, [r7, #12]
    } /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80007b6:	4618      	mov	r0, r3
 80007b8:	3714      	adds	r7, #20
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bc80      	pop	{r7}
 80007be:	4770      	bx	lr
 80007c0:	2000012c 	.word	0x2000012c
 80007c4:	20000100 	.word	0x20000100

080007c8 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskResume( TaskHandle_t xTaskToResume )
    {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = xTaskToResume;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	60fb      	str	r3, [r7, #12]
        /* It does not make sense to resume the calling task. */
        configASSERT( xTaskToResume );

        /* The parameter cannot be NULL as it is impossible to resume the
         * currently executing task. */
        if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80007d4:	4b34      	ldr	r3, [pc, #208]	; (80008a8 <vTaskResume+0xe0>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	68fa      	ldr	r2, [r7, #12]
 80007da:	429a      	cmp	r2, r3
 80007dc:	d05f      	beq.n	800089e <vTaskResume+0xd6>
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d05c      	beq.n	800089e <vTaskResume+0xd6>
        {
            taskENTER_CRITICAL();
 80007e4:	f000 fc2a 	bl	800103c <vPortEnterCritical>
            {
                if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80007e8:	68f8      	ldr	r0, [r7, #12]
 80007ea:	f7ff ffcb 	bl	8000784 <prvTaskIsTaskSuspended>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d052      	beq.n	800089a <vTaskResume+0xd2>
                {
                    traceTASK_RESUME( pxTCB );

                    /* The ready list can be accessed even if the scheduler is
                     * suspended because this is inside a critical section. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	3304      	adds	r3, #4
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff fd07 	bl	800020c <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000802:	2201      	movs	r2, #1
 8000804:	409a      	lsls	r2, r3
 8000806:	4b29      	ldr	r3, [pc, #164]	; (80008ac <vTaskResume+0xe4>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4313      	orrs	r3, r2
 800080c:	4a27      	ldr	r2, [pc, #156]	; (80008ac <vTaskResume+0xe4>)
 800080e:	6013      	str	r3, [r2, #0]
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000814:	4926      	ldr	r1, [pc, #152]	; (80008b0 <vTaskResume+0xe8>)
 8000816:	4613      	mov	r3, r2
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	4413      	add	r3, r2
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	440b      	add	r3, r1
 8000820:	3304      	adds	r3, #4
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	60bb      	str	r3, [r7, #8]
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	68ba      	ldr	r2, [r7, #8]
 800082a:	609a      	str	r2, [r3, #8]
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	689a      	ldr	r2, [r3, #8]
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	60da      	str	r2, [r3, #12]
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	68fa      	ldr	r2, [r7, #12]
 800083a:	3204      	adds	r2, #4
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	1d1a      	adds	r2, r3, #4
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800084a:	4613      	mov	r3, r2
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	4413      	add	r3, r2
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	4a17      	ldr	r2, [pc, #92]	; (80008b0 <vTaskResume+0xe8>)
 8000854:	441a      	add	r2, r3
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	615a      	str	r2, [r3, #20]
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800085e:	4914      	ldr	r1, [pc, #80]	; (80008b0 <vTaskResume+0xe8>)
 8000860:	4613      	mov	r3, r2
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	4413      	add	r3, r2
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	440b      	add	r3, r1
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	1c59      	adds	r1, r3, #1
 800086e:	4810      	ldr	r0, [pc, #64]	; (80008b0 <vTaskResume+0xe8>)
 8000870:	4613      	mov	r3, r2
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	4413      	add	r3, r2
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	4403      	add	r3, r0
 800087a:	6019      	str	r1, [r3, #0]

                    /* A higher priority task may have just been resumed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000880:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <vTaskResume+0xe0>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000886:	429a      	cmp	r2, r3
 8000888:	d307      	bcc.n	800089a <vTaskResume+0xd2>
                    {
                        /* This yield may not cause the task just resumed to run,
                         * but will leave the lists in the correct state for the
                         * next yield. */
                        taskYIELD_IF_USING_PREEMPTION();
 800088a:	4b0a      	ldr	r3, [pc, #40]	; (80008b4 <vTaskResume+0xec>)
 800088c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	f3bf 8f4f 	dsb	sy
 8000896:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 800089a:	f000 fbe9 	bl	8001070 <vPortExitCritical>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800089e:	bf00      	nop
 80008a0:	3710      	adds	r7, #16
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000068 	.word	0x20000068
 80008ac:	20000148 	.word	0x20000148
 80008b0:	2000006c 	.word	0x2000006c
 80008b4:	e000ed04 	.word	0xe000ed04

080008b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80008be:	4b15      	ldr	r3, [pc, #84]	; (8000914 <vTaskStartScheduler+0x5c>)
 80008c0:	9301      	str	r3, [sp, #4]
 80008c2:	2300      	movs	r3, #0
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	2300      	movs	r3, #0
 80008c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008cc:	4912      	ldr	r1, [pc, #72]	; (8000918 <vTaskStartScheduler+0x60>)
 80008ce:	4813      	ldr	r0, [pc, #76]	; (800091c <vTaskStartScheduler+0x64>)
 80008d0:	f7ff fcc5 	bl	800025e <xTaskCreate>
 80008d4:	6078      	str	r0, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d115      	bne.n	8000908 <vTaskStartScheduler+0x50>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80008dc:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 80008e0:	f383 8811 	msr	BASEPRI, r3
 80008e4:	f3bf 8f6f 	isb	sy
 80008e8:	f3bf 8f4f 	dsb	sy
 80008ec:	603b      	str	r3, [r7, #0]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80008ee:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80008f0:	4b0b      	ldr	r3, [pc, #44]	; (8000920 <vTaskStartScheduler+0x68>)
 80008f2:	f04f 32ff 	mov.w	r2, #4294967295
 80008f6:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80008f8:	4b0a      	ldr	r3, [pc, #40]	; (8000924 <vTaskStartScheduler+0x6c>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80008fe:	4b0a      	ldr	r3, [pc, #40]	; (8000928 <vTaskStartScheduler+0x70>)
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8000904:	f000 fb7a 	bl	8000ffc <xPortStartScheduler>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8000908:	4b08      	ldr	r3, [pc, #32]	; (800092c <vTaskStartScheduler+0x74>)
 800090a:	681b      	ldr	r3, [r3, #0]
}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000164 	.word	0x20000164
 8000918:	080052e0 	.word	0x080052e0
 800091c:	08000dbd 	.word	0x08000dbd
 8000920:	20000160 	.word	0x20000160
 8000924:	2000014c 	.word	0x2000014c
 8000928:	20000144 	.word	0x20000144
 800092c:	20000000 	.word	0x20000000

08000930 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8000934:	4b04      	ldr	r3, [pc, #16]	; (8000948 <vTaskSuspendAll+0x18>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	3301      	adds	r3, #1
 800093a:	4a03      	ldr	r2, [pc, #12]	; (8000948 <vTaskSuspendAll+0x18>)
 800093c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800093e:	bf00      	nop
 8000940:	46bd      	mov	sp, r7
 8000942:	bc80      	pop	{r7}
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	20000168 	.word	0x20000168

0800094c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b086      	sub	sp, #24
 8000950:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8000952:	2300      	movs	r3, #0
 8000954:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8000956:	2300      	movs	r3, #0
 8000958:	613b      	str	r3, [r7, #16]
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800095a:	f000 fb6f 	bl	800103c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800095e:	4b68      	ldr	r3, [pc, #416]	; (8000b00 <xTaskResumeAll+0x1b4>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	3b01      	subs	r3, #1
 8000964:	4a66      	ldr	r2, [pc, #408]	; (8000b00 <xTaskResumeAll+0x1b4>)
 8000966:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000968:	4b65      	ldr	r3, [pc, #404]	; (8000b00 <xTaskResumeAll+0x1b4>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	f040 80c0 	bne.w	8000af2 <xTaskResumeAll+0x1a6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8000972:	4b64      	ldr	r3, [pc, #400]	; (8000b04 <xTaskResumeAll+0x1b8>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	2b00      	cmp	r3, #0
 8000978:	f000 80bb 	beq.w	8000af2 <xTaskResumeAll+0x1a6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800097c:	e08a      	b.n	8000a94 <xTaskResumeAll+0x148>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800097e:	4b62      	ldr	r3, [pc, #392]	; (8000b08 <xTaskResumeAll+0x1bc>)
 8000980:	68db      	ldr	r3, [r3, #12]
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800098a:	60bb      	str	r3, [r7, #8]
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	69db      	ldr	r3, [r3, #28]
 8000990:	697a      	ldr	r2, [r7, #20]
 8000992:	6a12      	ldr	r2, [r2, #32]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	6a1b      	ldr	r3, [r3, #32]
 800099a:	697a      	ldr	r2, [r7, #20]
 800099c:	69d2      	ldr	r2, [r2, #28]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	685a      	ldr	r2, [r3, #4]
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	3318      	adds	r3, #24
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d103      	bne.n	80009b4 <xTaskResumeAll+0x68>
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	6a1a      	ldr	r2, [r3, #32]
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	605a      	str	r2, [r3, #4]
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	2200      	movs	r2, #0
 80009b8:	629a      	str	r2, [r3, #40]	; 0x28
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	1e5a      	subs	r2, r3, #1
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	695b      	ldr	r3, [r3, #20]
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	689b      	ldr	r3, [r3, #8]
 80009ce:	697a      	ldr	r2, [r7, #20]
 80009d0:	68d2      	ldr	r2, [r2, #12]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	68db      	ldr	r3, [r3, #12]
 80009d8:	697a      	ldr	r2, [r7, #20]
 80009da:	6892      	ldr	r2, [r2, #8]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	685a      	ldr	r2, [r3, #4]
 80009e2:	697b      	ldr	r3, [r7, #20]
 80009e4:	3304      	adds	r3, #4
 80009e6:	429a      	cmp	r2, r3
 80009e8:	d103      	bne.n	80009f2 <xTaskResumeAll+0xa6>
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	68da      	ldr	r2, [r3, #12]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	2200      	movs	r2, #0
 80009f6:	615a      	str	r2, [r3, #20]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	1e5a      	subs	r2, r3, #1
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a06:	2201      	movs	r2, #1
 8000a08:	409a      	lsls	r2, r3
 8000a0a:	4b40      	ldr	r3, [pc, #256]	; (8000b0c <xTaskResumeAll+0x1c0>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4a3e      	ldr	r2, [pc, #248]	; (8000b0c <xTaskResumeAll+0x1c0>)
 8000a12:	6013      	str	r3, [r2, #0]
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a18:	493d      	ldr	r1, [pc, #244]	; (8000b10 <xTaskResumeAll+0x1c4>)
 8000a1a:	4613      	mov	r3, r2
 8000a1c:	009b      	lsls	r3, r3, #2
 8000a1e:	4413      	add	r3, r2
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	440b      	add	r3, r1
 8000a24:	3304      	adds	r3, #4
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	603b      	str	r3, [r7, #0]
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	683a      	ldr	r2, [r7, #0]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	689a      	ldr	r2, [r3, #8]
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	60da      	str	r2, [r3, #12]
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	689b      	ldr	r3, [r3, #8]
 8000a3c:	697a      	ldr	r2, [r7, #20]
 8000a3e:	3204      	adds	r2, #4
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	1d1a      	adds	r2, r3, #4
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	609a      	str	r2, [r3, #8]
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a4e:	4613      	mov	r3, r2
 8000a50:	009b      	lsls	r3, r3, #2
 8000a52:	4413      	add	r3, r2
 8000a54:	009b      	lsls	r3, r3, #2
 8000a56:	4a2e      	ldr	r2, [pc, #184]	; (8000b10 <xTaskResumeAll+0x1c4>)
 8000a58:	441a      	add	r2, r3
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	615a      	str	r2, [r3, #20]
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a62:	492b      	ldr	r1, [pc, #172]	; (8000b10 <xTaskResumeAll+0x1c4>)
 8000a64:	4613      	mov	r3, r2
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	4413      	add	r3, r2
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	440b      	add	r3, r1
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	1c59      	adds	r1, r3, #1
 8000a72:	4827      	ldr	r0, [pc, #156]	; (8000b10 <xTaskResumeAll+0x1c4>)
 8000a74:	4613      	mov	r3, r2
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	4413      	add	r3, r2
 8000a7a:	009b      	lsls	r3, r3, #2
 8000a7c:	4403      	add	r3, r0
 8000a7e:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a84:	4b23      	ldr	r3, [pc, #140]	; (8000b14 <xTaskResumeAll+0x1c8>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a8a:	429a      	cmp	r2, r3
 8000a8c:	d302      	bcc.n	8000a94 <xTaskResumeAll+0x148>
                    {
                        xYieldPending = pdTRUE;
 8000a8e:	4b22      	ldr	r3, [pc, #136]	; (8000b18 <xTaskResumeAll+0x1cc>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000a94:	4b1c      	ldr	r3, [pc, #112]	; (8000b08 <xTaskResumeAll+0x1bc>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	f47f af70 	bne.w	800097e <xTaskResumeAll+0x32>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <xTaskResumeAll+0x15c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8000aa4:	f000 fa20 	bl	8000ee8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8000aa8:	4b1c      	ldr	r3, [pc, #112]	; (8000b1c <xTaskResumeAll+0x1d0>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d010      	beq.n	8000ad6 <xTaskResumeAll+0x18a>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8000ab4:	f000 f836 	bl	8000b24 <xTaskIncrementTick>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d002      	beq.n	8000ac4 <xTaskResumeAll+0x178>
                            {
                                xYieldPending = pdTRUE;
 8000abe:	4b16      	ldr	r3, [pc, #88]	; (8000b18 <xTaskResumeAll+0x1cc>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	3b01      	subs	r3, #1
 8000ac8:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d1f1      	bne.n	8000ab4 <xTaskResumeAll+0x168>

                        xPendedTicks = 0;
 8000ad0:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <xTaskResumeAll+0x1d0>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8000ad6:	4b10      	ldr	r3, [pc, #64]	; (8000b18 <xTaskResumeAll+0x1cc>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d009      	beq.n	8000af2 <xTaskResumeAll+0x1a6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8000ae2:	4b0f      	ldr	r3, [pc, #60]	; (8000b20 <xTaskResumeAll+0x1d4>)
 8000ae4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ae8:	601a      	str	r2, [r3, #0]
 8000aea:	f3bf 8f4f 	dsb	sy
 8000aee:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8000af2:	f000 fabd 	bl	8001070 <vPortExitCritical>

    return xAlreadyYielded;
 8000af6:	693b      	ldr	r3, [r7, #16]
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3718      	adds	r7, #24
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20000168 	.word	0x20000168
 8000b04:	20000140 	.word	0x20000140
 8000b08:	20000100 	.word	0x20000100
 8000b0c:	20000148 	.word	0x20000148
 8000b10:	2000006c 	.word	0x2000006c
 8000b14:	20000068 	.word	0x20000068
 8000b18:	20000154 	.word	0x20000154
 8000b1c:	20000150 	.word	0x20000150
 8000b20:	e000ed04 	.word	0xe000ed04

08000b24 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b088      	sub	sp, #32
 8000b28:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000b2e:	4b75      	ldr	r3, [pc, #468]	; (8000d04 <xTaskIncrementTick+0x1e0>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	f040 80dc 	bne.w	8000cf0 <xTaskIncrementTick+0x1cc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8000b38:	4b73      	ldr	r3, [pc, #460]	; (8000d08 <xTaskIncrementTick+0x1e4>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8000b40:	4a71      	ldr	r2, [pc, #452]	; (8000d08 <xTaskIncrementTick+0x1e4>)
 8000b42:	69bb      	ldr	r3, [r7, #24]
 8000b44:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8000b46:	69bb      	ldr	r3, [r7, #24]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d110      	bne.n	8000b6e <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 8000b4c:	4b6f      	ldr	r3, [pc, #444]	; (8000d0c <xTaskIncrementTick+0x1e8>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	617b      	str	r3, [r7, #20]
 8000b52:	4b6f      	ldr	r3, [pc, #444]	; (8000d10 <xTaskIncrementTick+0x1ec>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a6d      	ldr	r2, [pc, #436]	; (8000d0c <xTaskIncrementTick+0x1e8>)
 8000b58:	6013      	str	r3, [r2, #0]
 8000b5a:	4a6d      	ldr	r2, [pc, #436]	; (8000d10 <xTaskIncrementTick+0x1ec>)
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	6013      	str	r3, [r2, #0]
 8000b60:	4b6c      	ldr	r3, [pc, #432]	; (8000d14 <xTaskIncrementTick+0x1f0>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	3301      	adds	r3, #1
 8000b66:	4a6b      	ldr	r2, [pc, #428]	; (8000d14 <xTaskIncrementTick+0x1f0>)
 8000b68:	6013      	str	r3, [r2, #0]
 8000b6a:	f000 f9bd 	bl	8000ee8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8000b6e:	4b6a      	ldr	r3, [pc, #424]	; (8000d18 <xTaskIncrementTick+0x1f4>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	69ba      	ldr	r2, [r7, #24]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	f0c0 80a6 	bcc.w	8000cc6 <xTaskIncrementTick+0x1a2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000b7a:	4b64      	ldr	r3, [pc, #400]	; (8000d0c <xTaskIncrementTick+0x1e8>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d104      	bne.n	8000b8e <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000b84:	4b64      	ldr	r3, [pc, #400]	; (8000d18 <xTaskIncrementTick+0x1f4>)
 8000b86:	f04f 32ff 	mov.w	r2, #4294967295
 8000b8a:	601a      	str	r2, [r3, #0]
                    break;
 8000b8c:	e09b      	b.n	8000cc6 <xTaskIncrementTick+0x1a2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000b8e:	4b5f      	ldr	r3, [pc, #380]	; (8000d0c <xTaskIncrementTick+0x1e8>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	68db      	ldr	r3, [r3, #12]
 8000b94:	68db      	ldr	r3, [r3, #12]
 8000b96:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8000b9e:	69ba      	ldr	r2, [r7, #24]
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	d203      	bcs.n	8000bae <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8000ba6:	4a5c      	ldr	r2, [pc, #368]	; (8000d18 <xTaskIncrementTick+0x1f4>)
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8000bac:	e08b      	b.n	8000cc6 <xTaskIncrementTick+0x1a2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	695b      	ldr	r3, [r3, #20]
 8000bb2:	60bb      	str	r3, [r7, #8]
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	689b      	ldr	r3, [r3, #8]
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	68d2      	ldr	r2, [r2, #12]
 8000bbc:	609a      	str	r2, [r3, #8]
 8000bbe:	693b      	ldr	r3, [r7, #16]
 8000bc0:	68db      	ldr	r3, [r3, #12]
 8000bc2:	693a      	ldr	r2, [r7, #16]
 8000bc4:	6892      	ldr	r2, [r2, #8]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	685a      	ldr	r2, [r3, #4]
 8000bcc:	693b      	ldr	r3, [r7, #16]
 8000bce:	3304      	adds	r3, #4
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d103      	bne.n	8000bdc <xTaskIncrementTick+0xb8>
 8000bd4:	693b      	ldr	r3, [r7, #16]
 8000bd6:	68da      	ldr	r2, [r3, #12]
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	605a      	str	r2, [r3, #4]
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	2200      	movs	r2, #0
 8000be0:	615a      	str	r2, [r3, #20]
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	1e5a      	subs	r2, r3, #1
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000bec:	693b      	ldr	r3, [r7, #16]
 8000bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d01e      	beq.n	8000c32 <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bf8:	607b      	str	r3, [r7, #4]
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	69db      	ldr	r3, [r3, #28]
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	6a12      	ldr	r2, [r2, #32]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	6a1b      	ldr	r3, [r3, #32]
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	69d2      	ldr	r2, [r2, #28]
 8000c0c:	605a      	str	r2, [r3, #4]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	685a      	ldr	r2, [r3, #4]
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	3318      	adds	r3, #24
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d103      	bne.n	8000c22 <xTaskIncrementTick+0xfe>
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	6a1a      	ldr	r2, [r3, #32]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	2200      	movs	r2, #0
 8000c26:	629a      	str	r2, [r3, #40]	; 0x28
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	1e5a      	subs	r2, r3, #1
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c36:	2201      	movs	r2, #1
 8000c38:	409a      	lsls	r2, r3
 8000c3a:	4b38      	ldr	r3, [pc, #224]	; (8000d1c <xTaskIncrementTick+0x1f8>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	4a36      	ldr	r2, [pc, #216]	; (8000d1c <xTaskIncrementTick+0x1f8>)
 8000c42:	6013      	str	r3, [r2, #0]
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c48:	4935      	ldr	r1, [pc, #212]	; (8000d20 <xTaskIncrementTick+0x1fc>)
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	4413      	add	r3, r2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	440b      	add	r3, r1
 8000c54:	3304      	adds	r3, #4
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	603b      	str	r3, [r7, #0]
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	683a      	ldr	r2, [r7, #0]
 8000c5e:	609a      	str	r2, [r3, #8]
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	689a      	ldr	r2, [r3, #8]
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	60da      	str	r2, [r3, #12]
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	689b      	ldr	r3, [r3, #8]
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	3204      	adds	r2, #4
 8000c70:	605a      	str	r2, [r3, #4]
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	1d1a      	adds	r2, r3, #4
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	609a      	str	r2, [r3, #8]
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c7e:	4613      	mov	r3, r2
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	4413      	add	r3, r2
 8000c84:	009b      	lsls	r3, r3, #2
 8000c86:	4a26      	ldr	r2, [pc, #152]	; (8000d20 <xTaskIncrementTick+0x1fc>)
 8000c88:	441a      	add	r2, r3
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	615a      	str	r2, [r3, #20]
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c92:	4923      	ldr	r1, [pc, #140]	; (8000d20 <xTaskIncrementTick+0x1fc>)
 8000c94:	4613      	mov	r3, r2
 8000c96:	009b      	lsls	r3, r3, #2
 8000c98:	4413      	add	r3, r2
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	440b      	add	r3, r1
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	1c59      	adds	r1, r3, #1
 8000ca2:	481f      	ldr	r0, [pc, #124]	; (8000d20 <xTaskIncrementTick+0x1fc>)
 8000ca4:	4613      	mov	r3, r2
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	4413      	add	r3, r2
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	4403      	add	r3, r0
 8000cae:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cb4:	4b1b      	ldr	r3, [pc, #108]	; (8000d24 <xTaskIncrementTick+0x200>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	f67f af5d 	bls.w	8000b7a <xTaskIncrementTick+0x56>
                        {
                            xSwitchRequired = pdTRUE;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000cc4:	e759      	b.n	8000b7a <xTaskIncrementTick+0x56>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8000cc6:	4b17      	ldr	r3, [pc, #92]	; (8000d24 <xTaskIncrementTick+0x200>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ccc:	4914      	ldr	r1, [pc, #80]	; (8000d20 <xTaskIncrementTick+0x1fc>)
 8000cce:	4613      	mov	r3, r2
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	4413      	add	r3, r2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	440b      	add	r3, r1
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d901      	bls.n	8000ce2 <xTaskIncrementTick+0x1be>
            {
                xSwitchRequired = pdTRUE;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8000ce2:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <xTaskIncrementTick+0x204>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d007      	beq.n	8000cfa <xTaskIncrementTick+0x1d6>
            {
                xSwitchRequired = pdTRUE;
 8000cea:	2301      	movs	r3, #1
 8000cec:	61fb      	str	r3, [r7, #28]
 8000cee:	e004      	b.n	8000cfa <xTaskIncrementTick+0x1d6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8000cf0:	4b0e      	ldr	r3, [pc, #56]	; (8000d2c <xTaskIncrementTick+0x208>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	4a0d      	ldr	r2, [pc, #52]	; (8000d2c <xTaskIncrementTick+0x208>)
 8000cf8:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8000cfa:	69fb      	ldr	r3, [r7, #28]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3720      	adds	r7, #32
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20000168 	.word	0x20000168
 8000d08:	20000144 	.word	0x20000144
 8000d0c:	200000f8 	.word	0x200000f8
 8000d10:	200000fc 	.word	0x200000fc
 8000d14:	20000158 	.word	0x20000158
 8000d18:	20000160 	.word	0x20000160
 8000d1c:	20000148 	.word	0x20000148
 8000d20:	2000006c 	.word	0x2000006c
 8000d24:	20000068 	.word	0x20000068
 8000d28:	20000154 	.word	0x20000154
 8000d2c:	20000150 	.word	0x20000150

08000d30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000d36:	4b1c      	ldr	r3, [pc, #112]	; (8000da8 <vTaskSwitchContext+0x78>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d003      	beq.n	8000d46 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8000d3e:	4b1b      	ldr	r3, [pc, #108]	; (8000dac <vTaskSwitchContext+0x7c>)
 8000d40:	2201      	movs	r2, #1
 8000d42:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8000d44:	e02a      	b.n	8000d9c <vTaskSwitchContext+0x6c>
        xYieldPending = pdFALSE;
 8000d46:	4b19      	ldr	r3, [pc, #100]	; (8000dac <vTaskSwitchContext+0x7c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000d4c:	4b18      	ldr	r3, [pc, #96]	; (8000db0 <vTaskSwitchContext+0x80>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	607b      	str	r3, [r7, #4]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	fab3 f383 	clz	r3, r3
 8000d58:	70fb      	strb	r3, [r7, #3]
            return ucReturn;
 8000d5a:	78fb      	ldrb	r3, [r7, #3]
 8000d5c:	f1c3 031f 	rsb	r3, r3, #31
 8000d60:	60fb      	str	r3, [r7, #12]
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	4613      	mov	r3, r2
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	4413      	add	r3, r2
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	4a11      	ldr	r2, [pc, #68]	; (8000db4 <vTaskSwitchContext+0x84>)
 8000d6e:	4413      	add	r3, r2
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	685a      	ldr	r2, [r3, #4]
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	685a      	ldr	r2, [r3, #4]
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	3308      	adds	r3, #8
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d104      	bne.n	8000d92 <vTaskSwitchContext+0x62>
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	685a      	ldr	r2, [r3, #4]
 8000d8e:	68bb      	ldr	r3, [r7, #8]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	4a07      	ldr	r2, [pc, #28]	; (8000db8 <vTaskSwitchContext+0x88>)
 8000d9a:	6013      	str	r3, [r2, #0]
}
 8000d9c:	bf00      	nop
 8000d9e:	3714      	adds	r7, #20
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	20000168 	.word	0x20000168
 8000dac:	20000154 	.word	0x20000154
 8000db0:	20000148 	.word	0x20000148
 8000db4:	2000006c 	.word	0x2000006c
 8000db8:	20000068 	.word	0x20000068

08000dbc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8000dc4:	f000 f852 	bl	8000e6c <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <prvIdleTask+0x28>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d9f9      	bls.n	8000dc4 <prvIdleTask+0x8>
            {
                taskYIELD();
 8000dd0:	4b05      	ldr	r3, [pc, #20]	; (8000de8 <prvIdleTask+0x2c>)
 8000dd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	f3bf 8f4f 	dsb	sy
 8000ddc:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8000de0:	e7f0      	b.n	8000dc4 <prvIdleTask+0x8>
 8000de2:	bf00      	nop
 8000de4:	2000006c 	.word	0x2000006c
 8000de8:	e000ed04 	.word	0xe000ed04

08000dec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000df2:	2300      	movs	r3, #0
 8000df4:	607b      	str	r3, [r7, #4]
 8000df6:	e00c      	b.n	8000e12 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	4413      	add	r3, r2
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	4a12      	ldr	r2, [pc, #72]	; (8000e4c <prvInitialiseTaskLists+0x60>)
 8000e04:	4413      	add	r3, r2
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff f9b2 	bl	8000170 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	607b      	str	r3, [r7, #4]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2b04      	cmp	r3, #4
 8000e16:	d9ef      	bls.n	8000df8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8000e18:	480d      	ldr	r0, [pc, #52]	; (8000e50 <prvInitialiseTaskLists+0x64>)
 8000e1a:	f7ff f9a9 	bl	8000170 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8000e1e:	480d      	ldr	r0, [pc, #52]	; (8000e54 <prvInitialiseTaskLists+0x68>)
 8000e20:	f7ff f9a6 	bl	8000170 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8000e24:	480c      	ldr	r0, [pc, #48]	; (8000e58 <prvInitialiseTaskLists+0x6c>)
 8000e26:	f7ff f9a3 	bl	8000170 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8000e2a:	480c      	ldr	r0, [pc, #48]	; (8000e5c <prvInitialiseTaskLists+0x70>)
 8000e2c:	f7ff f9a0 	bl	8000170 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8000e30:	480b      	ldr	r0, [pc, #44]	; (8000e60 <prvInitialiseTaskLists+0x74>)
 8000e32:	f7ff f99d 	bl	8000170 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8000e36:	4b0b      	ldr	r3, [pc, #44]	; (8000e64 <prvInitialiseTaskLists+0x78>)
 8000e38:	4a05      	ldr	r2, [pc, #20]	; (8000e50 <prvInitialiseTaskLists+0x64>)
 8000e3a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8000e3c:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <prvInitialiseTaskLists+0x7c>)
 8000e3e:	4a05      	ldr	r2, [pc, #20]	; (8000e54 <prvInitialiseTaskLists+0x68>)
 8000e40:	601a      	str	r2, [r3, #0]
}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	2000006c 	.word	0x2000006c
 8000e50:	200000d0 	.word	0x200000d0
 8000e54:	200000e4 	.word	0x200000e4
 8000e58:	20000100 	.word	0x20000100
 8000e5c:	20000114 	.word	0x20000114
 8000e60:	2000012c 	.word	0x2000012c
 8000e64:	200000f8 	.word	0x200000f8
 8000e68:	200000fc 	.word	0x200000fc

08000e6c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000e72:	e019      	b.n	8000ea8 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8000e74:	f000 f8e2 	bl	800103c <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000e78:	4b10      	ldr	r3, [pc, #64]	; (8000ebc <prvCheckTasksWaitingTermination+0x50>)
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	68db      	ldr	r3, [r3, #12]
 8000e7e:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3304      	adds	r3, #4
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff f9c1 	bl	800020c <uxListRemove>
                --uxCurrentNumberOfTasks;
 8000e8a:	4b0d      	ldr	r3, [pc, #52]	; (8000ec0 <prvCheckTasksWaitingTermination+0x54>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	4a0b      	ldr	r2, [pc, #44]	; (8000ec0 <prvCheckTasksWaitingTermination+0x54>)
 8000e92:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8000e94:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <prvCheckTasksWaitingTermination+0x58>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	3b01      	subs	r3, #1
 8000e9a:	4a0a      	ldr	r2, [pc, #40]	; (8000ec4 <prvCheckTasksWaitingTermination+0x58>)
 8000e9c:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8000e9e:	f000 f8e7 	bl	8001070 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f000 f810 	bl	8000ec8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <prvCheckTasksWaitingTermination+0x58>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d1e1      	bne.n	8000e74 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8000eb0:	bf00      	nop
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	20000114 	.word	0x20000114
 8000ec0:	20000140 	.word	0x20000140
 8000ec4:	20000128 	.word	0x20000128

08000ec8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f000 f99d 	bl	8001214 <vPortFree>
            vPortFree( pxTCB );
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f000 f99a 	bl	8001214 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000eec:	4b09      	ldr	r3, [pc, #36]	; (8000f14 <prvResetNextTaskUnblockTime+0x2c>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d104      	bne.n	8000f00 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8000ef6:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <prvResetNextTaskUnblockTime+0x30>)
 8000ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8000efc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8000efe:	e005      	b.n	8000f0c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000f00:	4b04      	ldr	r3, [pc, #16]	; (8000f14 <prvResetNextTaskUnblockTime+0x2c>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a03      	ldr	r2, [pc, #12]	; (8000f18 <prvResetNextTaskUnblockTime+0x30>)
 8000f0a:	6013      	str	r3, [r2, #0]
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bc80      	pop	{r7}
 8000f12:	4770      	bx	lr
 8000f14:	200000f8 	.word	0x200000f8
 8000f18:	20000160 	.word	0x20000160

08000f1c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	3b04      	subs	r3, #4
 8000f2c:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000f34:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	3b04      	subs	r3, #4
 8000f3a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	f023 0201 	bic.w	r2, r3, #1
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	3b04      	subs	r3, #4
 8000f4a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000f4c:	4a08      	ldr	r2, [pc, #32]	; (8000f70 <pxPortInitialiseStack+0x54>)
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	3b14      	subs	r3, #20
 8000f56:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	3b20      	subs	r3, #32
 8000f62:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8000f64:	68fb      	ldr	r3, [r7, #12]
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3714      	adds	r7, #20
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr
 8000f70:	08000f75 	.word	0x08000f75

08000f74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	603b      	str	r3, [r7, #0]
        __asm volatile
 8000f7e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8000f82:	f383 8811 	msr	BASEPRI, r3
 8000f86:	f3bf 8f6f 	isb	sy
 8000f8a:	f3bf 8f4f 	dsb	sy
 8000f8e:	607b      	str	r3, [r7, #4]
    }
 8000f90:	bf00      	nop
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8000f92:	bf00      	nop
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d0fc      	beq.n	8000f94 <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8000f9a:	bf00      	nop
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr
	...

08000fb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8000fb0:	4b07      	ldr	r3, [pc, #28]	; (8000fd0 <pxCurrentTCBConst2>)
 8000fb2:	6819      	ldr	r1, [r3, #0]
 8000fb4:	6808      	ldr	r0, [r1, #0]
 8000fb6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000fba:	f380 8809 	msr	PSP, r0
 8000fbe:	f3bf 8f6f 	isb	sy
 8000fc2:	f04f 0000 	mov.w	r0, #0
 8000fc6:	f380 8811 	msr	BASEPRI, r0
 8000fca:	f04e 0e0d 	orr.w	lr, lr, #13
 8000fce:	4770      	bx	lr

08000fd0 <pxCurrentTCBConst2>:
 8000fd0:	20000068 	.word	0x20000068
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8000fd4:	bf00      	nop
 8000fd6:	bf00      	nop

08000fd8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8000fd8:	4806      	ldr	r0, [pc, #24]	; (8000ff4 <prvPortStartFirstTask+0x1c>)
 8000fda:	6800      	ldr	r0, [r0, #0]
 8000fdc:	6800      	ldr	r0, [r0, #0]
 8000fde:	f380 8808 	msr	MSP, r0
 8000fe2:	b662      	cpsie	i
 8000fe4:	b661      	cpsie	f
 8000fe6:	f3bf 8f4f 	dsb	sy
 8000fea:	f3bf 8f6f 	isb	sy
 8000fee:	df00      	svc	0
 8000ff0:	bf00      	nop
 8000ff2:	0000      	.short	0x0000
 8000ff4:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8000ff8:	bf00      	nop
 8000ffa:	bf00      	nop

08000ffc <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
        *pucFirstUserPriorityRegister = ulOriginalPriority;
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8001000:	4b0c      	ldr	r3, [pc, #48]	; (8001034 <xPortStartScheduler+0x38>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a0b      	ldr	r2, [pc, #44]	; (8001034 <xPortStartScheduler+0x38>)
 8001006:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800100a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800100c:	4b09      	ldr	r3, [pc, #36]	; (8001034 <xPortStartScheduler+0x38>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a08      	ldr	r2, [pc, #32]	; (8001034 <xPortStartScheduler+0x38>)
 8001012:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001016:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001018:	f000 f890 	bl	800113c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <xPortStartScheduler+0x3c>)
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8001022:	f7ff ffd9 	bl	8000fd8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8001026:	f7ff fe83 	bl	8000d30 <vTaskSwitchContext>
    prvTaskExitError();
 800102a:	f7ff ffa3 	bl	8000f74 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800102e:	2300      	movs	r3, #0
}
 8001030:	4618      	mov	r0, r3
 8001032:	bd80      	pop	{r7, pc}
 8001034:	e000ed20 	.word	0xe000ed20
 8001038:	20000004 	.word	0x20000004

0800103c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
        __asm volatile
 8001042:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8001046:	f383 8811 	msr	BASEPRI, r3
 800104a:	f3bf 8f6f 	isb	sy
 800104e:	f3bf 8f4f 	dsb	sy
 8001052:	607b      	str	r3, [r7, #4]
    }
 8001054:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8001056:	4b05      	ldr	r3, [pc, #20]	; (800106c <vPortEnterCritical+0x30>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	3301      	adds	r3, #1
 800105c:	4a03      	ldr	r2, [pc, #12]	; (800106c <vPortEnterCritical+0x30>)
 800105e:	6013      	str	r3, [r2, #0]
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    }
}
 8001060:	bf00      	nop
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	20000004 	.word	0x20000004

08001070 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
    uxCriticalNesting--;
 8001076:	4b0a      	ldr	r3, [pc, #40]	; (80010a0 <vPortExitCritical+0x30>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	3b01      	subs	r3, #1
 800107c:	4a08      	ldr	r2, [pc, #32]	; (80010a0 <vPortExitCritical+0x30>)
 800107e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001080:	4b07      	ldr	r3, [pc, #28]	; (80010a0 <vPortExitCritical+0x30>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d105      	bne.n	8001094 <vPortExitCritical+0x24>
 8001088:	2300      	movs	r3, #0
 800108a:	607b      	str	r3, [r7, #4]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8001092:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	bc80      	pop	{r7}
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	20000004 	.word	0x20000004
	...

080010b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80010b0:	f3ef 8009 	mrs	r0, PSP
 80010b4:	f3bf 8f6f 	isb	sy
 80010b8:	4b0d      	ldr	r3, [pc, #52]	; (80010f0 <pxCurrentTCBConst>)
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80010c0:	6010      	str	r0, [r2, #0]
 80010c2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80010c6:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 80010ca:	f380 8811 	msr	BASEPRI, r0
 80010ce:	f7ff fe2f 	bl	8000d30 <vTaskSwitchContext>
 80010d2:	f04f 0000 	mov.w	r0, #0
 80010d6:	f380 8811 	msr	BASEPRI, r0
 80010da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80010de:	6819      	ldr	r1, [r3, #0]
 80010e0:	6808      	ldr	r0, [r1, #0]
 80010e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80010e6:	f380 8809 	msr	PSP, r0
 80010ea:	f3bf 8f6f 	isb	sy
 80010ee:	4770      	bx	lr

080010f0 <pxCurrentTCBConst>:
 80010f0:	20000068 	.word	0x20000068
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80010f4:	bf00      	nop
 80010f6:	bf00      	nop

080010f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
        __asm volatile
 80010fe:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8001102:	f383 8811 	msr	BASEPRI, r3
 8001106:	f3bf 8f6f 	isb	sy
 800110a:	f3bf 8f4f 	dsb	sy
 800110e:	607b      	str	r3, [r7, #4]
    }
 8001110:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001112:	f7ff fd07 	bl	8000b24 <xTaskIncrementTick>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d003      	beq.n	8001124 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800111c:	4b06      	ldr	r3, [pc, #24]	; (8001138 <SysTick_Handler+0x40>)
 800111e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	2300      	movs	r3, #0
 8001126:	603b      	str	r3, [r7, #0]
        __asm volatile
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	f383 8811 	msr	BASEPRI, r3
    }
 800112e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	e000ed04 	.word	0xe000ed04

0800113c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <vPortSetupTimerInterrupt+0x28>)
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001146:	4b08      	ldr	r3, [pc, #32]	; (8001168 <vPortSetupTimerInterrupt+0x2c>)
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800114c:	4b07      	ldr	r3, [pc, #28]	; (800116c <vPortSetupTimerInterrupt+0x30>)
 800114e:	f646 525f 	movw	r2, #27999	; 0x6d5f
 8001152:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001154:	4b03      	ldr	r3, [pc, #12]	; (8001164 <vPortSetupTimerInterrupt+0x28>)
 8001156:	2207      	movs	r2, #7
 8001158:	601a      	str	r2, [r3, #0]
}
 800115a:	bf00      	nop
 800115c:	46bd      	mov	sp, r7
 800115e:	bc80      	pop	{r7}
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	e000e010 	.word	0xe000e010
 8001168:	e000e018 	.word	0xe000e018
 800116c:	e000e014 	.word	0xe000e014

08001170 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 8001178:	2300      	movs	r3, #0
 800117a:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f003 0307 	and.w	r3, r3, #7
 8001182:	2b00      	cmp	r3, #0
 8001184:	d00e      	beq.n	80011a4 <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f023 0307 	bic.w	r3, r3, #7
 800118c:	3308      	adds	r3, #8
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	429a      	cmp	r2, r3
 8001192:	d205      	bcs.n	80011a0 <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f023 0307 	bic.w	r3, r3, #7
 800119a:	3308      	adds	r3, #8
 800119c:	607b      	str	r3, [r7, #4]
 800119e:	e001      	b.n	80011a4 <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 80011a4:	f7ff fbc4 	bl	8000930 <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 80011a8:	4b17      	ldr	r3, [pc, #92]	; (8001208 <pvPortMalloc+0x98>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d105      	bne.n	80011bc <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80011b0:	4b16      	ldr	r3, [pc, #88]	; (800120c <pvPortMalloc+0x9c>)
 80011b2:	f023 0307 	bic.w	r3, r3, #7
 80011b6:	461a      	mov	r2, r3
 80011b8:	4b13      	ldr	r3, [pc, #76]	; (8001208 <pvPortMalloc+0x98>)
 80011ba:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d01b      	beq.n	80011fa <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80011c2:	4b13      	ldr	r3, [pc, #76]	; (8001210 <pvPortMalloc+0xa0>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 80011ca:	f643 6277 	movw	r2, #15991	; 0x3e77
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d813      	bhi.n	80011fa <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 80011d2:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <pvPortMalloc+0xa0>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	441a      	add	r2, r3
 80011da:	4b0d      	ldr	r3, [pc, #52]	; (8001210 <pvPortMalloc+0xa0>)
 80011dc:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80011de:	429a      	cmp	r2, r3
 80011e0:	d90b      	bls.n	80011fa <pvPortMalloc+0x8a>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 80011e2:	4b09      	ldr	r3, [pc, #36]	; (8001208 <pvPortMalloc+0x98>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <pvPortMalloc+0xa0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4413      	add	r3, r2
 80011ec:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 80011ee:	4b08      	ldr	r3, [pc, #32]	; (8001210 <pvPortMalloc+0xa0>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4413      	add	r3, r2
 80011f6:	4a06      	ldr	r2, [pc, #24]	; (8001210 <pvPortMalloc+0xa0>)
 80011f8:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80011fa:	f7ff fba7 	bl	800094c <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 80011fe:	68fb      	ldr	r3, [r7, #12]
}
 8001200:	4618      	mov	r0, r3
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20003ff0 	.word	0x20003ff0
 800120c:	20000173 	.word	0x20000173
 8001210:	20003fec 	.word	0x20003fec

08001214 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	bc80      	pop	{r7}
 8001224:	4770      	bx	lr
	...

08001228 <DMS_init>:
 */

#include "DMS.h"


void DMS_init(){
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
	PIN_config PINx={TOUCH1,INPUT_FI,0};
 800122e:	4b14      	ldr	r3, [pc, #80]	; (8001280 <DMS_init+0x58>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_init(DMS_PORT, &PINx);
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	4619      	mov	r1, r3
 800123a:	4812      	ldr	r0, [pc, #72]	; (8001284 <DMS_init+0x5c>)
 800123c:	f001 fd58 	bl	8002cf0 <MCAL_GPIO_init>
	 PINx=(PIN_config){TOUCH2,INPUT_FI,0};
 8001240:	4b11      	ldr	r3, [pc, #68]	; (8001288 <DMS_init+0x60>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_init(DMS_PORT, &PINx);
 8001246:	f107 030c 	add.w	r3, r7, #12
 800124a:	4619      	mov	r1, r3
 800124c:	480d      	ldr	r0, [pc, #52]	; (8001284 <DMS_init+0x5c>)
 800124e:	f001 fd4f 	bl	8002cf0 <MCAL_GPIO_init>
	 PINx=(PIN_config){TOUCH3,INPUT_FI,0};
 8001252:	4b0e      	ldr	r3, [pc, #56]	; (800128c <DMS_init+0x64>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_init(DMS_PORT, &PINx);
 8001258:	f107 030c 	add.w	r3, r7, #12
 800125c:	4619      	mov	r1, r3
 800125e:	4809      	ldr	r0, [pc, #36]	; (8001284 <DMS_init+0x5c>)
 8001260:	f001 fd46 	bl	8002cf0 <MCAL_GPIO_init>
	 PINx=(PIN_config){TOUCH4,INPUT_FI,0};
 8001264:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <DMS_init+0x68>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_init(DMS_PORT, &PINx);
 800126a:	f107 030c 	add.w	r3, r7, #12
 800126e:	4619      	mov	r1, r3
 8001270:	4804      	ldr	r0, [pc, #16]	; (8001284 <DMS_init+0x5c>)
 8001272:	f001 fd3d 	bl	8002cf0 <MCAL_GPIO_init>
}
 8001276:	bf00      	nop
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	080052e8 	.word	0x080052e8
 8001284:	40010800 	.word	0x40010800
 8001288:	080052ec 	.word	0x080052ec
 800128c:	080052f0 	.word	0x080052f0
 8001290:	080052f4 	.word	0x080052f4

08001294 <DMS_read>:


uint8_t DMS_read(){
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	if((MCAL_Read_PIN(DMS_PORT, TOUCH1)) || (MCAL_Read_PIN(DMS_PORT, TOUCH2)) ||(MCAL_Read_PIN(DMS_PORT, TOUCH3)) || (MCAL_Read_PIN(DMS_PORT, TOUCH4))){
 8001298:	2101      	movs	r1, #1
 800129a:	4810      	ldr	r0, [pc, #64]	; (80012dc <DMS_read+0x48>)
 800129c:	f001 fe3a 	bl	8002f14 <MCAL_Read_PIN>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d114      	bne.n	80012d0 <DMS_read+0x3c>
 80012a6:	210c      	movs	r1, #12
 80012a8:	480c      	ldr	r0, [pc, #48]	; (80012dc <DMS_read+0x48>)
 80012aa:	f001 fe33 	bl	8002f14 <MCAL_Read_PIN>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d10d      	bne.n	80012d0 <DMS_read+0x3c>
 80012b4:	210b      	movs	r1, #11
 80012b6:	4809      	ldr	r0, [pc, #36]	; (80012dc <DMS_read+0x48>)
 80012b8:	f001 fe2c 	bl	8002f14 <MCAL_Read_PIN>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d106      	bne.n	80012d0 <DMS_read+0x3c>
 80012c2:	2108      	movs	r1, #8
 80012c4:	4805      	ldr	r0, [pc, #20]	; (80012dc <DMS_read+0x48>)
 80012c6:	f001 fe25 	bl	8002f14 <MCAL_Read_PIN>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <DMS_read+0x40>
		return 1;
 80012d0:	2301      	movs	r3, #1
 80012d2:	e000      	b.n	80012d6 <DMS_read+0x42>
		//		_TIM1_delay_ms(30); //depouncing delay
//		if((MCAL_Read_PIN(DMS_PORT, TOUCH1)) || (MCAL_Read_PIN(DMS_PORT, TOUCH2)) ||(MCAL_Read_PIN(DMS_PORT, TOUCH3)) || (MCAL_Read_PIN(DMS_PORT, TOUCH4))){
//				return 1;
//		}
	}
	return 0;
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40010800 	.word	0x40010800

080012e0 <LUNA_CallBack>:
#include "USART_Driver.h"
uint16_t LUNA_dis=0;
uint16_t LUNA_AMP=0;
uint16_t LUNA_TEMP=0;
uint8_t LUNA_CheckSum=0;
void LUNA_CallBack(){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
	static uint8_t x=0;


		if(x==0){
 80012e4:	4b5e      	ldr	r3, [pc, #376]	; (8001460 <LUNA_CallBack+0x180>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d10d      	bne.n	8001308 <LUNA_CallBack+0x28>
			if(MCAL_USART_ReciveData(LUNA_UART_INSTANT)==0x59){
 80012ec:	485d      	ldr	r0, [pc, #372]	; (8001464 <LUNA_CallBack+0x184>)
 80012ee:	f003 f843 	bl	8004378 <MCAL_USART_ReciveData>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b59      	cmp	r3, #89	; 0x59
 80012f6:	f040 80b1 	bne.w	800145c <LUNA_CallBack+0x17c>
				x++;
 80012fa:	4b59      	ldr	r3, [pc, #356]	; (8001460 <LUNA_CallBack+0x180>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	3301      	adds	r3, #1
 8001300:	b2da      	uxtb	r2, r3
 8001302:	4b57      	ldr	r3, [pc, #348]	; (8001460 <LUNA_CallBack+0x180>)
 8001304:	701a      	strb	r2, [r3, #0]
		}




}
 8001306:	e0a9      	b.n	800145c <LUNA_CallBack+0x17c>
		}else if(x==1){
 8001308:	4b55      	ldr	r3, [pc, #340]	; (8001460 <LUNA_CallBack+0x180>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d10d      	bne.n	800132c <LUNA_CallBack+0x4c>
			if(MCAL_USART_ReciveData(LUNA_UART_INSTANT)==0x59)
 8001310:	4854      	ldr	r0, [pc, #336]	; (8001464 <LUNA_CallBack+0x184>)
 8001312:	f003 f831 	bl	8004378 <MCAL_USART_ReciveData>
 8001316:	4603      	mov	r3, r0
 8001318:	2b59      	cmp	r3, #89	; 0x59
 800131a:	f040 809f 	bne.w	800145c <LUNA_CallBack+0x17c>
				x++;
 800131e:	4b50      	ldr	r3, [pc, #320]	; (8001460 <LUNA_CallBack+0x180>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	3301      	adds	r3, #1
 8001324:	b2da      	uxtb	r2, r3
 8001326:	4b4e      	ldr	r3, [pc, #312]	; (8001460 <LUNA_CallBack+0x180>)
 8001328:	701a      	strb	r2, [r3, #0]
}
 800132a:	e097      	b.n	800145c <LUNA_CallBack+0x17c>
		}else if(x==2){
 800132c:	4b4c      	ldr	r3, [pc, #304]	; (8001460 <LUNA_CallBack+0x180>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b02      	cmp	r3, #2
 8001332:	d110      	bne.n	8001356 <LUNA_CallBack+0x76>
			x++;
 8001334:	4b4a      	ldr	r3, [pc, #296]	; (8001460 <LUNA_CallBack+0x180>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	3301      	adds	r3, #1
 800133a:	b2da      	uxtb	r2, r3
 800133c:	4b48      	ldr	r3, [pc, #288]	; (8001460 <LUNA_CallBack+0x180>)
 800133e:	701a      	strb	r2, [r3, #0]
			LUNA_dis=0;
 8001340:	4b49      	ldr	r3, [pc, #292]	; (8001468 <LUNA_CallBack+0x188>)
 8001342:	2200      	movs	r2, #0
 8001344:	801a      	strh	r2, [r3, #0]
			LUNA_dis=MCAL_USART_ReciveData(LUNA_UART_INSTANT);
 8001346:	4847      	ldr	r0, [pc, #284]	; (8001464 <LUNA_CallBack+0x184>)
 8001348:	f003 f816 	bl	8004378 <MCAL_USART_ReciveData>
 800134c:	4603      	mov	r3, r0
 800134e:	461a      	mov	r2, r3
 8001350:	4b45      	ldr	r3, [pc, #276]	; (8001468 <LUNA_CallBack+0x188>)
 8001352:	801a      	strh	r2, [r3, #0]
}
 8001354:	e082      	b.n	800145c <LUNA_CallBack+0x17c>
		}else if(x==3){
 8001356:	4b42      	ldr	r3, [pc, #264]	; (8001460 <LUNA_CallBack+0x180>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b03      	cmp	r3, #3
 800135c:	d114      	bne.n	8001388 <LUNA_CallBack+0xa8>
			x++;
 800135e:	4b40      	ldr	r3, [pc, #256]	; (8001460 <LUNA_CallBack+0x180>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	3301      	adds	r3, #1
 8001364:	b2da      	uxtb	r2, r3
 8001366:	4b3e      	ldr	r3, [pc, #248]	; (8001460 <LUNA_CallBack+0x180>)
 8001368:	701a      	strb	r2, [r3, #0]
			LUNA_dis=((LUNA_dis) |(MCAL_USART_ReciveData(LUNA_UART_INSTANT)<<8));
 800136a:	483e      	ldr	r0, [pc, #248]	; (8001464 <LUNA_CallBack+0x184>)
 800136c:	f003 f804 	bl	8004378 <MCAL_USART_ReciveData>
 8001370:	4603      	mov	r3, r0
 8001372:	021b      	lsls	r3, r3, #8
 8001374:	b21a      	sxth	r2, r3
 8001376:	4b3c      	ldr	r3, [pc, #240]	; (8001468 <LUNA_CallBack+0x188>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	b21b      	sxth	r3, r3
 800137c:	4313      	orrs	r3, r2
 800137e:	b21b      	sxth	r3, r3
 8001380:	b29a      	uxth	r2, r3
 8001382:	4b39      	ldr	r3, [pc, #228]	; (8001468 <LUNA_CallBack+0x188>)
 8001384:	801a      	strh	r2, [r3, #0]
}
 8001386:	e069      	b.n	800145c <LUNA_CallBack+0x17c>
		}else if(x==4){
 8001388:	4b35      	ldr	r3, [pc, #212]	; (8001460 <LUNA_CallBack+0x180>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b04      	cmp	r3, #4
 800138e:	d110      	bne.n	80013b2 <LUNA_CallBack+0xd2>
			x++;
 8001390:	4b33      	ldr	r3, [pc, #204]	; (8001460 <LUNA_CallBack+0x180>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	3301      	adds	r3, #1
 8001396:	b2da      	uxtb	r2, r3
 8001398:	4b31      	ldr	r3, [pc, #196]	; (8001460 <LUNA_CallBack+0x180>)
 800139a:	701a      	strb	r2, [r3, #0]
			LUNA_AMP=0;
 800139c:	4b33      	ldr	r3, [pc, #204]	; (800146c <LUNA_CallBack+0x18c>)
 800139e:	2200      	movs	r2, #0
 80013a0:	801a      	strh	r2, [r3, #0]
			LUNA_AMP=MCAL_USART_ReciveData(LUNA_UART_INSTANT);
 80013a2:	4830      	ldr	r0, [pc, #192]	; (8001464 <LUNA_CallBack+0x184>)
 80013a4:	f002 ffe8 	bl	8004378 <MCAL_USART_ReciveData>
 80013a8:	4603      	mov	r3, r0
 80013aa:	461a      	mov	r2, r3
 80013ac:	4b2f      	ldr	r3, [pc, #188]	; (800146c <LUNA_CallBack+0x18c>)
 80013ae:	801a      	strh	r2, [r3, #0]
}
 80013b0:	e054      	b.n	800145c <LUNA_CallBack+0x17c>
		}else if(x==5){
 80013b2:	4b2b      	ldr	r3, [pc, #172]	; (8001460 <LUNA_CallBack+0x180>)
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2b05      	cmp	r3, #5
 80013b8:	d114      	bne.n	80013e4 <LUNA_CallBack+0x104>
			x++;
 80013ba:	4b29      	ldr	r3, [pc, #164]	; (8001460 <LUNA_CallBack+0x180>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	3301      	adds	r3, #1
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	4b27      	ldr	r3, [pc, #156]	; (8001460 <LUNA_CallBack+0x180>)
 80013c4:	701a      	strb	r2, [r3, #0]
			LUNA_AMP=((LUNA_AMP) |(MCAL_USART_ReciveData(LUNA_UART_INSTANT)<<8));
 80013c6:	4827      	ldr	r0, [pc, #156]	; (8001464 <LUNA_CallBack+0x184>)
 80013c8:	f002 ffd6 	bl	8004378 <MCAL_USART_ReciveData>
 80013cc:	4603      	mov	r3, r0
 80013ce:	021b      	lsls	r3, r3, #8
 80013d0:	b21a      	sxth	r2, r3
 80013d2:	4b26      	ldr	r3, [pc, #152]	; (800146c <LUNA_CallBack+0x18c>)
 80013d4:	881b      	ldrh	r3, [r3, #0]
 80013d6:	b21b      	sxth	r3, r3
 80013d8:	4313      	orrs	r3, r2
 80013da:	b21b      	sxth	r3, r3
 80013dc:	b29a      	uxth	r2, r3
 80013de:	4b23      	ldr	r3, [pc, #140]	; (800146c <LUNA_CallBack+0x18c>)
 80013e0:	801a      	strh	r2, [r3, #0]
}
 80013e2:	e03b      	b.n	800145c <LUNA_CallBack+0x17c>
		}else if(x==6){
 80013e4:	4b1e      	ldr	r3, [pc, #120]	; (8001460 <LUNA_CallBack+0x180>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b06      	cmp	r3, #6
 80013ea:	d110      	bne.n	800140e <LUNA_CallBack+0x12e>
			x++;
 80013ec:	4b1c      	ldr	r3, [pc, #112]	; (8001460 <LUNA_CallBack+0x180>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	3301      	adds	r3, #1
 80013f2:	b2da      	uxtb	r2, r3
 80013f4:	4b1a      	ldr	r3, [pc, #104]	; (8001460 <LUNA_CallBack+0x180>)
 80013f6:	701a      	strb	r2, [r3, #0]
			LUNA_TEMP=0;
 80013f8:	4b1d      	ldr	r3, [pc, #116]	; (8001470 <LUNA_CallBack+0x190>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	801a      	strh	r2, [r3, #0]
			LUNA_TEMP=MCAL_USART_ReciveData(LUNA_UART_INSTANT);
 80013fe:	4819      	ldr	r0, [pc, #100]	; (8001464 <LUNA_CallBack+0x184>)
 8001400:	f002 ffba 	bl	8004378 <MCAL_USART_ReciveData>
 8001404:	4603      	mov	r3, r0
 8001406:	461a      	mov	r2, r3
 8001408:	4b19      	ldr	r3, [pc, #100]	; (8001470 <LUNA_CallBack+0x190>)
 800140a:	801a      	strh	r2, [r3, #0]
}
 800140c:	e026      	b.n	800145c <LUNA_CallBack+0x17c>
		}else if(x==7){
 800140e:	4b14      	ldr	r3, [pc, #80]	; (8001460 <LUNA_CallBack+0x180>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b07      	cmp	r3, #7
 8001414:	d114      	bne.n	8001440 <LUNA_CallBack+0x160>
			x++;
 8001416:	4b12      	ldr	r3, [pc, #72]	; (8001460 <LUNA_CallBack+0x180>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	3301      	adds	r3, #1
 800141c:	b2da      	uxtb	r2, r3
 800141e:	4b10      	ldr	r3, [pc, #64]	; (8001460 <LUNA_CallBack+0x180>)
 8001420:	701a      	strb	r2, [r3, #0]
			LUNA_TEMP=((LUNA_TEMP) |(MCAL_USART_ReciveData(LUNA_UART_INSTANT)<<8));
 8001422:	4810      	ldr	r0, [pc, #64]	; (8001464 <LUNA_CallBack+0x184>)
 8001424:	f002 ffa8 	bl	8004378 <MCAL_USART_ReciveData>
 8001428:	4603      	mov	r3, r0
 800142a:	021b      	lsls	r3, r3, #8
 800142c:	b21a      	sxth	r2, r3
 800142e:	4b10      	ldr	r3, [pc, #64]	; (8001470 <LUNA_CallBack+0x190>)
 8001430:	881b      	ldrh	r3, [r3, #0]
 8001432:	b21b      	sxth	r3, r3
 8001434:	4313      	orrs	r3, r2
 8001436:	b21b      	sxth	r3, r3
 8001438:	b29a      	uxth	r2, r3
 800143a:	4b0d      	ldr	r3, [pc, #52]	; (8001470 <LUNA_CallBack+0x190>)
 800143c:	801a      	strh	r2, [r3, #0]
}
 800143e:	e00d      	b.n	800145c <LUNA_CallBack+0x17c>
		}else if(x==8){
 8001440:	4b07      	ldr	r3, [pc, #28]	; (8001460 <LUNA_CallBack+0x180>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b08      	cmp	r3, #8
 8001446:	d109      	bne.n	800145c <LUNA_CallBack+0x17c>
			LUNA_CheckSum=MCAL_USART_ReciveData(LUNA_UART_INSTANT);
 8001448:	4806      	ldr	r0, [pc, #24]	; (8001464 <LUNA_CallBack+0x184>)
 800144a:	f002 ff95 	bl	8004378 <MCAL_USART_ReciveData>
 800144e:	4603      	mov	r3, r0
 8001450:	b2da      	uxtb	r2, r3
 8001452:	4b08      	ldr	r3, [pc, #32]	; (8001474 <LUNA_CallBack+0x194>)
 8001454:	701a      	strb	r2, [r3, #0]
			x=0;
 8001456:	4b02      	ldr	r3, [pc, #8]	; (8001460 <LUNA_CallBack+0x180>)
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
}
 800145c:	bf00      	nop
 800145e:	bd80      	pop	{r7, pc}
 8001460:	20003ffb 	.word	0x20003ffb
 8001464:	40004800 	.word	0x40004800
 8001468:	20003ff4 	.word	0x20003ff4
 800146c:	20003ff6 	.word	0x20003ff6
 8001470:	20003ff8 	.word	0x20003ff8
 8001474:	20003ffa 	.word	0x20003ffa

08001478 <LUNA_INIT>:
	NVIC_ISER1 |=(1<<(USART1_IRQ-32));

}

void LUNA_INIT(LUNA_MODES mode,OUTPUT_FORMAT format)
{
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b087      	sub	sp, #28
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	460a      	mov	r2, r1
 8001482:	71fb      	strb	r3, [r7, #7]
 8001484:	4613      	mov	r3, r2
 8001486:	71bb      	strb	r3, [r7, #6]
	/*bude raete 9600*/
	USART_Config_t PIN ={115200,EGHIT_BITS,Parity_DISABLE,Interrupt,Disabled,Asynchronous,ONE_STOP_BIT,LUNA_CallBack};
 8001488:	4b8e      	ldr	r3, [pc, #568]	; (80016c4 <LUNA_INIT+0x24c>)
 800148a:	f107 0408 	add.w	r4, r7, #8
 800148e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001490:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	MCAL_USART_init(LUNA_UART_INSTANT, &PIN);
 8001494:	f107 0308 	add.w	r3, r7, #8
 8001498:	4619      	mov	r1, r3
 800149a:	488b      	ldr	r0, [pc, #556]	; (80016c8 <LUNA_INIT+0x250>)
 800149c:	f002 fdc0 	bl	8004020 <MCAL_USART_init>
	//	LUNA_Disable();
	MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x08);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x06);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);	MCAL_USART_SendData(LUNA_UART_INSTANT,0xC2);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x01);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00); MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 80014a0:	215a      	movs	r1, #90	; 0x5a
 80014a2:	4889      	ldr	r0, [pc, #548]	; (80016c8 <LUNA_INIT+0x250>)
 80014a4:	f002 ff28 	bl	80042f8 <MCAL_USART_SendData>
 80014a8:	2108      	movs	r1, #8
 80014aa:	4887      	ldr	r0, [pc, #540]	; (80016c8 <LUNA_INIT+0x250>)
 80014ac:	f002 ff24 	bl	80042f8 <MCAL_USART_SendData>
 80014b0:	2106      	movs	r1, #6
 80014b2:	4885      	ldr	r0, [pc, #532]	; (80016c8 <LUNA_INIT+0x250>)
 80014b4:	f002 ff20 	bl	80042f8 <MCAL_USART_SendData>
 80014b8:	2100      	movs	r1, #0
 80014ba:	4883      	ldr	r0, [pc, #524]	; (80016c8 <LUNA_INIT+0x250>)
 80014bc:	f002 ff1c 	bl	80042f8 <MCAL_USART_SendData>
 80014c0:	21c2      	movs	r1, #194	; 0xc2
 80014c2:	4881      	ldr	r0, [pc, #516]	; (80016c8 <LUNA_INIT+0x250>)
 80014c4:	f002 ff18 	bl	80042f8 <MCAL_USART_SendData>
 80014c8:	2101      	movs	r1, #1
 80014ca:	487f      	ldr	r0, [pc, #508]	; (80016c8 <LUNA_INIT+0x250>)
 80014cc:	f002 ff14 	bl	80042f8 <MCAL_USART_SendData>
 80014d0:	2100      	movs	r1, #0
 80014d2:	487d      	ldr	r0, [pc, #500]	; (80016c8 <LUNA_INIT+0x250>)
 80014d4:	f002 ff10 	bl	80042f8 <MCAL_USART_SendData>
 80014d8:	2100      	movs	r1, #0
 80014da:	487b      	ldr	r0, [pc, #492]	; (80016c8 <LUNA_INIT+0x250>)
 80014dc:	f002 ff0c 	bl	80042f8 <MCAL_USART_SendData>
	switch (mode){
 80014e0:	79fb      	ldrb	r3, [r7, #7]
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d048      	beq.n	8001578 <LUNA_INIT+0x100>
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	dc57      	bgt.n	800159a <LUNA_INIT+0x122>
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d002      	beq.n	80014f4 <LUNA_INIT+0x7c>
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d019      	beq.n	8001526 <LUNA_INIT+0xae>
 80014f2:	e052      	b.n	800159a <LUNA_INIT+0x122>
	case CONTIOUS_RANGING_MODE:
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x06);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x03);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x64);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 80014f4:	215a      	movs	r1, #90	; 0x5a
 80014f6:	4874      	ldr	r0, [pc, #464]	; (80016c8 <LUNA_INIT+0x250>)
 80014f8:	f002 fefe 	bl	80042f8 <MCAL_USART_SendData>
 80014fc:	2106      	movs	r1, #6
 80014fe:	4872      	ldr	r0, [pc, #456]	; (80016c8 <LUNA_INIT+0x250>)
 8001500:	f002 fefa 	bl	80042f8 <MCAL_USART_SendData>
 8001504:	2103      	movs	r1, #3
 8001506:	4870      	ldr	r0, [pc, #448]	; (80016c8 <LUNA_INIT+0x250>)
 8001508:	f002 fef6 	bl	80042f8 <MCAL_USART_SendData>
 800150c:	2164      	movs	r1, #100	; 0x64
 800150e:	486e      	ldr	r0, [pc, #440]	; (80016c8 <LUNA_INIT+0x250>)
 8001510:	f002 fef2 	bl	80042f8 <MCAL_USART_SendData>
 8001514:	2100      	movs	r1, #0
 8001516:	486c      	ldr	r0, [pc, #432]	; (80016c8 <LUNA_INIT+0x250>)
 8001518:	f002 feee 	bl	80042f8 <MCAL_USART_SendData>
 800151c:	2100      	movs	r1, #0
 800151e:	486a      	ldr	r0, [pc, #424]	; (80016c8 <LUNA_INIT+0x250>)
 8001520:	f002 feea 	bl	80042f8 <MCAL_USART_SendData>
		break;
 8001524:	e039      	b.n	800159a <LUNA_INIT+0x122>
	case TRIGER_MODE :
		/*frequancy ==0*/
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x06);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x03);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00); MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8001526:	215a      	movs	r1, #90	; 0x5a
 8001528:	4867      	ldr	r0, [pc, #412]	; (80016c8 <LUNA_INIT+0x250>)
 800152a:	f002 fee5 	bl	80042f8 <MCAL_USART_SendData>
 800152e:	2106      	movs	r1, #6
 8001530:	4865      	ldr	r0, [pc, #404]	; (80016c8 <LUNA_INIT+0x250>)
 8001532:	f002 fee1 	bl	80042f8 <MCAL_USART_SendData>
 8001536:	2103      	movs	r1, #3
 8001538:	4863      	ldr	r0, [pc, #396]	; (80016c8 <LUNA_INIT+0x250>)
 800153a:	f002 fedd 	bl	80042f8 <MCAL_USART_SendData>
 800153e:	2100      	movs	r1, #0
 8001540:	4861      	ldr	r0, [pc, #388]	; (80016c8 <LUNA_INIT+0x250>)
 8001542:	f002 fed9 	bl	80042f8 <MCAL_USART_SendData>
 8001546:	2100      	movs	r1, #0
 8001548:	485f      	ldr	r0, [pc, #380]	; (80016c8 <LUNA_INIT+0x250>)
 800154a:	f002 fed5 	bl	80042f8 <MCAL_USART_SendData>
 800154e:	2100      	movs	r1, #0
 8001550:	485d      	ldr	r0, [pc, #372]	; (80016c8 <LUNA_INIT+0x250>)
 8001552:	f002 fed1 	bl	80042f8 <MCAL_USART_SendData>
		/*triger mode*/
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x04);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x04);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8001556:	215a      	movs	r1, #90	; 0x5a
 8001558:	485b      	ldr	r0, [pc, #364]	; (80016c8 <LUNA_INIT+0x250>)
 800155a:	f002 fecd 	bl	80042f8 <MCAL_USART_SendData>
 800155e:	2104      	movs	r1, #4
 8001560:	4859      	ldr	r0, [pc, #356]	; (80016c8 <LUNA_INIT+0x250>)
 8001562:	f002 fec9 	bl	80042f8 <MCAL_USART_SendData>
 8001566:	2104      	movs	r1, #4
 8001568:	4857      	ldr	r0, [pc, #348]	; (80016c8 <LUNA_INIT+0x250>)
 800156a:	f002 fec5 	bl	80042f8 <MCAL_USART_SendData>
 800156e:	2100      	movs	r1, #0
 8001570:	4855      	ldr	r0, [pc, #340]	; (80016c8 <LUNA_INIT+0x250>)
 8001572:	f002 fec1 	bl	80042f8 <MCAL_USART_SendData>
		break;
 8001576:	e010      	b.n	800159a <LUNA_INIT+0x122>
	case ON_OFF_MODE :
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x04);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x3B);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8001578:	215a      	movs	r1, #90	; 0x5a
 800157a:	4853      	ldr	r0, [pc, #332]	; (80016c8 <LUNA_INIT+0x250>)
 800157c:	f002 febc 	bl	80042f8 <MCAL_USART_SendData>
 8001580:	2104      	movs	r1, #4
 8001582:	4851      	ldr	r0, [pc, #324]	; (80016c8 <LUNA_INIT+0x250>)
 8001584:	f002 feb8 	bl	80042f8 <MCAL_USART_SendData>
 8001588:	213b      	movs	r1, #59	; 0x3b
 800158a:	484f      	ldr	r0, [pc, #316]	; (80016c8 <LUNA_INIT+0x250>)
 800158c:	f002 feb4 	bl	80042f8 <MCAL_USART_SendData>
 8001590:	2100      	movs	r1, #0
 8001592:	484d      	ldr	r0, [pc, #308]	; (80016c8 <LUNA_INIT+0x250>)
 8001594:	f002 feb0 	bl	80042f8 <MCAL_USART_SendData>
		break;
 8001598:	bf00      	nop
	}
	switch (format)
 800159a:	79bb      	ldrb	r3, [r7, #6]
 800159c:	2b05      	cmp	r3, #5
 800159e:	f200 808d 	bhi.w	80016bc <LUNA_INIT+0x244>
 80015a2:	a201      	add	r2, pc, #4	; (adr r2, 80015a8 <LUNA_INIT+0x130>)
 80015a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a8:	080015c1 	.word	0x080015c1
 80015ac:	080015eb 	.word	0x080015eb
 80015b0:	08001615 	.word	0x08001615
 80015b4:	0800163f 	.word	0x0800163f
 80015b8:	08001669 	.word	0x08001669
 80015bc:	08001693 	.word	0x08001693
	{
	case BYTE_9_CM:
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x01);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 80015c0:	215a      	movs	r1, #90	; 0x5a
 80015c2:	4841      	ldr	r0, [pc, #260]	; (80016c8 <LUNA_INIT+0x250>)
 80015c4:	f002 fe98 	bl	80042f8 <MCAL_USART_SendData>
 80015c8:	2105      	movs	r1, #5
 80015ca:	483f      	ldr	r0, [pc, #252]	; (80016c8 <LUNA_INIT+0x250>)
 80015cc:	f002 fe94 	bl	80042f8 <MCAL_USART_SendData>
 80015d0:	2105      	movs	r1, #5
 80015d2:	483d      	ldr	r0, [pc, #244]	; (80016c8 <LUNA_INIT+0x250>)
 80015d4:	f002 fe90 	bl	80042f8 <MCAL_USART_SendData>
 80015d8:	2101      	movs	r1, #1
 80015da:	483b      	ldr	r0, [pc, #236]	; (80016c8 <LUNA_INIT+0x250>)
 80015dc:	f002 fe8c 	bl	80042f8 <MCAL_USART_SendData>
 80015e0:	2100      	movs	r1, #0
 80015e2:	4839      	ldr	r0, [pc, #228]	; (80016c8 <LUNA_INIT+0x250>)
 80015e4:	f002 fe88 	bl	80042f8 <MCAL_USART_SendData>
		break;
 80015e8:	e068      	b.n	80016bc <LUNA_INIT+0x244>
	case PLX :
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x02);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 80015ea:	215a      	movs	r1, #90	; 0x5a
 80015ec:	4836      	ldr	r0, [pc, #216]	; (80016c8 <LUNA_INIT+0x250>)
 80015ee:	f002 fe83 	bl	80042f8 <MCAL_USART_SendData>
 80015f2:	2105      	movs	r1, #5
 80015f4:	4834      	ldr	r0, [pc, #208]	; (80016c8 <LUNA_INIT+0x250>)
 80015f6:	f002 fe7f 	bl	80042f8 <MCAL_USART_SendData>
 80015fa:	2105      	movs	r1, #5
 80015fc:	4832      	ldr	r0, [pc, #200]	; (80016c8 <LUNA_INIT+0x250>)
 80015fe:	f002 fe7b 	bl	80042f8 <MCAL_USART_SendData>
 8001602:	2102      	movs	r1, #2
 8001604:	4830      	ldr	r0, [pc, #192]	; (80016c8 <LUNA_INIT+0x250>)
 8001606:	f002 fe77 	bl	80042f8 <MCAL_USART_SendData>
 800160a:	2100      	movs	r1, #0
 800160c:	482e      	ldr	r0, [pc, #184]	; (80016c8 <LUNA_INIT+0x250>)
 800160e:	f002 fe73 	bl	80042f8 <MCAL_USART_SendData>
		break;
 8001612:	e053      	b.n	80016bc <LUNA_INIT+0x244>
	case BYTE_9_MM :
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x06);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8001614:	215a      	movs	r1, #90	; 0x5a
 8001616:	482c      	ldr	r0, [pc, #176]	; (80016c8 <LUNA_INIT+0x250>)
 8001618:	f002 fe6e 	bl	80042f8 <MCAL_USART_SendData>
 800161c:	2105      	movs	r1, #5
 800161e:	482a      	ldr	r0, [pc, #168]	; (80016c8 <LUNA_INIT+0x250>)
 8001620:	f002 fe6a 	bl	80042f8 <MCAL_USART_SendData>
 8001624:	2105      	movs	r1, #5
 8001626:	4828      	ldr	r0, [pc, #160]	; (80016c8 <LUNA_INIT+0x250>)
 8001628:	f002 fe66 	bl	80042f8 <MCAL_USART_SendData>
 800162c:	2106      	movs	r1, #6
 800162e:	4826      	ldr	r0, [pc, #152]	; (80016c8 <LUNA_INIT+0x250>)
 8001630:	f002 fe62 	bl	80042f8 <MCAL_USART_SendData>
 8001634:	2100      	movs	r1, #0
 8001636:	4824      	ldr	r0, [pc, #144]	; (80016c8 <LUNA_INIT+0x250>)
 8001638:	f002 fe5e 	bl	80042f8 <MCAL_USART_SendData>
		break;
 800163c:	e03e      	b.n	80016bc <LUNA_INIT+0x244>
	case BYTE_32:
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x07);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 800163e:	215a      	movs	r1, #90	; 0x5a
 8001640:	4821      	ldr	r0, [pc, #132]	; (80016c8 <LUNA_INIT+0x250>)
 8001642:	f002 fe59 	bl	80042f8 <MCAL_USART_SendData>
 8001646:	2105      	movs	r1, #5
 8001648:	481f      	ldr	r0, [pc, #124]	; (80016c8 <LUNA_INIT+0x250>)
 800164a:	f002 fe55 	bl	80042f8 <MCAL_USART_SendData>
 800164e:	2105      	movs	r1, #5
 8001650:	481d      	ldr	r0, [pc, #116]	; (80016c8 <LUNA_INIT+0x250>)
 8001652:	f002 fe51 	bl	80042f8 <MCAL_USART_SendData>
 8001656:	2107      	movs	r1, #7
 8001658:	481b      	ldr	r0, [pc, #108]	; (80016c8 <LUNA_INIT+0x250>)
 800165a:	f002 fe4d 	bl	80042f8 <MCAL_USART_SendData>
 800165e:	2100      	movs	r1, #0
 8001660:	4819      	ldr	r0, [pc, #100]	; (80016c8 <LUNA_INIT+0x250>)
 8001662:	f002 fe49 	bl	80042f8 <MCAL_USART_SendData>
		break;
 8001666:	e029      	b.n	80016bc <LUNA_INIT+0x244>
	case ID_0 :
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x08);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8001668:	215a      	movs	r1, #90	; 0x5a
 800166a:	4817      	ldr	r0, [pc, #92]	; (80016c8 <LUNA_INIT+0x250>)
 800166c:	f002 fe44 	bl	80042f8 <MCAL_USART_SendData>
 8001670:	2105      	movs	r1, #5
 8001672:	4815      	ldr	r0, [pc, #84]	; (80016c8 <LUNA_INIT+0x250>)
 8001674:	f002 fe40 	bl	80042f8 <MCAL_USART_SendData>
 8001678:	2105      	movs	r1, #5
 800167a:	4813      	ldr	r0, [pc, #76]	; (80016c8 <LUNA_INIT+0x250>)
 800167c:	f002 fe3c 	bl	80042f8 <MCAL_USART_SendData>
 8001680:	2108      	movs	r1, #8
 8001682:	4811      	ldr	r0, [pc, #68]	; (80016c8 <LUNA_INIT+0x250>)
 8001684:	f002 fe38 	bl	80042f8 <MCAL_USART_SendData>
 8001688:	2100      	movs	r1, #0
 800168a:	480f      	ldr	r0, [pc, #60]	; (80016c8 <LUNA_INIT+0x250>)
 800168c:	f002 fe34 	bl	80042f8 <MCAL_USART_SendData>
		break;
 8001690:	e014      	b.n	80016bc <LUNA_INIT+0x244>
	case BYTE_8_CM :
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x09);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8001692:	215a      	movs	r1, #90	; 0x5a
 8001694:	480c      	ldr	r0, [pc, #48]	; (80016c8 <LUNA_INIT+0x250>)
 8001696:	f002 fe2f 	bl	80042f8 <MCAL_USART_SendData>
 800169a:	2105      	movs	r1, #5
 800169c:	480a      	ldr	r0, [pc, #40]	; (80016c8 <LUNA_INIT+0x250>)
 800169e:	f002 fe2b 	bl	80042f8 <MCAL_USART_SendData>
 80016a2:	2105      	movs	r1, #5
 80016a4:	4808      	ldr	r0, [pc, #32]	; (80016c8 <LUNA_INIT+0x250>)
 80016a6:	f002 fe27 	bl	80042f8 <MCAL_USART_SendData>
 80016aa:	2109      	movs	r1, #9
 80016ac:	4806      	ldr	r0, [pc, #24]	; (80016c8 <LUNA_INIT+0x250>)
 80016ae:	f002 fe23 	bl	80042f8 <MCAL_USART_SendData>
 80016b2:	2100      	movs	r1, #0
 80016b4:	4804      	ldr	r0, [pc, #16]	; (80016c8 <LUNA_INIT+0x250>)
 80016b6:	f002 fe1f 	bl	80042f8 <MCAL_USART_SendData>
		break;
 80016ba:	bf00      	nop
	}
}
 80016bc:	bf00      	nop
 80016be:	371c      	adds	r7, #28
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd90      	pop	{r4, r7, pc}
 80016c4:	080052f8 	.word	0x080052f8
 80016c8:	40004800 	.word	0x40004800

080016cc <TFT_init>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void TFT_init(RGB_fromat RGB){
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08c      	sub	sp, #48	; 0x30
 80016d0:	af04      	add	r7, sp, #16
 80016d2:	4603      	mov	r3, r0
 80016d4:	71fb      	strb	r3, [r7, #7]

	/**************init the moudles used*************/
	SPI_Config_t TFT_Config={enabled,Master,SPI_8_BITS,MSB,SW,F_CPU_2,idle_0,first_clock};
 80016d6:	f107 0310 	add.w	r3, r7, #16
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	605a      	str	r2, [r3, #4]
 80016e0:	609a      	str	r2, [r3, #8]
 80016e2:	60da      	str	r2, [r3, #12]
 80016e4:	2301      	movs	r3, #1
 80016e6:	743b      	strb	r3, [r7, #16]
 80016e8:	2301      	movs	r3, #1
 80016ea:	747b      	strb	r3, [r7, #17]
	PIN_config PINx={TFT_RESET_PIN,OUTPUT_PP,SPEED_10};
 80016ec:	4b34      	ldr	r3, [pc, #208]	; (80017c0 <TFT_init+0xf4>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	60fb      	str	r3, [r7, #12]
	MCAL_SPI_init(TFT_SPI_inistant, &TFT_Config);
 80016f2:	f107 0310 	add.w	r3, r7, #16
 80016f6:	4619      	mov	r1, r3
 80016f8:	4832      	ldr	r0, [pc, #200]	; (80017c4 <TFT_init+0xf8>)
 80016fa:	f002 f911 	bl	8003920 <MCAL_SPI_init>
	MCAL_GPIO_init(TFT_PORT, &PINx);
 80016fe:	f107 030c 	add.w	r3, r7, #12
 8001702:	4619      	mov	r1, r3
 8001704:	4830      	ldr	r0, [pc, #192]	; (80017c8 <TFT_init+0xfc>)
 8001706:	f001 faf3 	bl	8002cf0 <MCAL_GPIO_init>
	PINx.PIN_number =TFT_A0_PIN;
 800170a:	2303      	movs	r3, #3
 800170c:	81bb      	strh	r3, [r7, #12]
	MCAL_GPIO_init(TFT_PORT, &PINx);
 800170e:	f107 030c 	add.w	r3, r7, #12
 8001712:	4619      	mov	r1, r3
 8001714:	482c      	ldr	r0, [pc, #176]	; (80017c8 <TFT_init+0xfc>)
 8001716:	f001 faeb 	bl	8002cf0 <MCAL_GPIO_init>
	/**************Start the init*************/
	MCAL_write_PIN(TFT_PORT, TFT_CS_PIN, LOGIC_HIGH);
 800171a:	2201      	movs	r2, #1
 800171c:	2104      	movs	r1, #4
 800171e:	482a      	ldr	r0, [pc, #168]	; (80017c8 <TFT_init+0xfc>)
 8001720:	f001 fbd0 	bl	8002ec4 <MCAL_write_PIN>
	MCAL_write_PIN(TFT_PORT, TFT_RESET_PIN, LOGIC_LOW);
 8001724:	2200      	movs	r2, #0
 8001726:	2102      	movs	r1, #2
 8001728:	4827      	ldr	r0, [pc, #156]	; (80017c8 <TFT_init+0xfc>)
 800172a:	f001 fbcb 	bl	8002ec4 <MCAL_write_PIN>
	_TIM1_delay_ms( 120);
 800172e:	2078      	movs	r0, #120	; 0x78
 8001730:	f002 fc5e 	bl	8003ff0 <_TIM1_delay_ms>
	MCAL_write_PIN(TFT_PORT, TFT_RESET_PIN, LOGIC_HIGH);
 8001734:	2201      	movs	r2, #1
 8001736:	2102      	movs	r1, #2
 8001738:	4823      	ldr	r0, [pc, #140]	; (80017c8 <TFT_init+0xfc>)
 800173a:	f001 fbc3 	bl	8002ec4 <MCAL_write_PIN>
	_TIM1_delay_ms( 120);
 800173e:	2078      	movs	r0, #120	; 0x78
 8001740:	f002 fc56 	bl	8003ff0 <_TIM1_delay_ms>

	TFT_send_command(0x01);
 8001744:	2001      	movs	r0, #1
 8001746:	f000 f91d 	bl	8001984 <TFT_send_command>
	_TIM1_delay_ms( 120);
 800174a:	2078      	movs	r0, #120	; 0x78
 800174c:	f002 fc50 	bl	8003ff0 <_TIM1_delay_ms>

	TFT_send_command(TFT_Sleep_Out_MODE);
 8001750:	2011      	movs	r0, #17
 8001752:	f000 f917 	bl	8001984 <TFT_send_command>
	_TIM1_delay_ms( 110);
 8001756:	206e      	movs	r0, #110	; 0x6e
 8001758:	f002 fc4a 	bl	8003ff0 <_TIM1_delay_ms>

	TFT_send_command(TFT_Pixel_Format_MODE); // Interface Pixel Format
 800175c:	203a      	movs	r0, #58	; 0x3a
 800175e:	f000 f911 	bl	8001984 <TFT_send_command>
	TFT_send_data(RGB); //18 bit
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	4618      	mov	r0, r3
 8001766:	f000 f92f 	bl	80019c8 <TFT_send_data>
	_TIM1_delay_ms( 120);
 800176a:	2078      	movs	r0, #120	; 0x78
 800176c:	f002 fc40 	bl	8003ff0 <_TIM1_delay_ms>

	//		TFT_send_command(0x23); // Interface Pixel Format
	TFT_send_command(0x36);
 8001770:	2036      	movs	r0, #54	; 0x36
 8001772:	f000 f907 	bl	8001984 <TFT_send_command>
	_TIM1_delay_ms( 120);
 8001776:	2078      	movs	r0, #120	; 0x78
 8001778:	f002 fc3a 	bl	8003ff0 <_TIM1_delay_ms>

	//	TFT_send_data(0b00011000 );
	TFT_send_data(0b10000000 );
 800177c:	2080      	movs	r0, #128	; 0x80
 800177e:	f000 f923 	bl	80019c8 <TFT_send_data>

	_TIM1_delay_ms( 120);
 8001782:	2078      	movs	r0, #120	; 0x78
 8001784:	f002 fc34 	bl	8003ff0 <_TIM1_delay_ms>

	/////////////////////
	TFT_send_command(0xB4);
 8001788:	20b4      	movs	r0, #180	; 0xb4
 800178a:	f000 f8fb 	bl	8001984 <TFT_send_command>
	//	_TIM1_delay_ms( 120);

	TFT_send_data(0 );
 800178e:	2000      	movs	r0, #0
 8001790:	f000 f91a 	bl	80019c8 <TFT_send_data>
	/////////////////////////
	TFT_send_command(TFT_Display_On_MODE);
 8001794:	2029      	movs	r0, #41	; 0x29
 8001796:	f000 f8f5 	bl	8001984 <TFT_send_command>
	_TIM1_delay_ms( 120);
 800179a:	2078      	movs	r0, #120	; 0x78
 800179c:	f002 fc28 	bl	8003ff0 <_TIM1_delay_ms>





	TFT_SET_BACKGROUND(0,159,0,127,0xff,0xff,0xff);
 80017a0:	23ff      	movs	r3, #255	; 0xff
 80017a2:	9302      	str	r3, [sp, #8]
 80017a4:	23ff      	movs	r3, #255	; 0xff
 80017a6:	9301      	str	r3, [sp, #4]
 80017a8:	23ff      	movs	r3, #255	; 0xff
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	237f      	movs	r3, #127	; 0x7f
 80017ae:	2200      	movs	r2, #0
 80017b0:	219f      	movs	r1, #159	; 0x9f
 80017b2:	2000      	movs	r0, #0
 80017b4:	f000 f8a3 	bl	80018fe <TFT_SET_BACKGROUND>



}
 80017b8:	bf00      	nop
 80017ba:	3720      	adds	r7, #32
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	08005308 	.word	0x08005308
 80017c4:	40013000 	.word	0x40013000
 80017c8:	40010800 	.word	0x40010800

080017cc <TFT_SET_LOCATION>:
void TFT_SET_LOCATION(uint16_t x1,uint16_t x2,uint16_t y1,uint16_t y2){
 80017cc:	b590      	push	{r4, r7, lr}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4604      	mov	r4, r0
 80017d4:	4608      	mov	r0, r1
 80017d6:	4611      	mov	r1, r2
 80017d8:	461a      	mov	r2, r3
 80017da:	4623      	mov	r3, r4
 80017dc:	80fb      	strh	r3, [r7, #6]
 80017de:	4603      	mov	r3, r0
 80017e0:	80bb      	strh	r3, [r7, #4]
 80017e2:	460b      	mov	r3, r1
 80017e4:	807b      	strh	r3, [r7, #2]
 80017e6:	4613      	mov	r3, r2
 80017e8:	803b      	strh	r3, [r7, #0]
	/***********************************/
	TFT_send_command(TFT_SET_Column_MODE);
 80017ea:	202a      	movs	r0, #42	; 0x2a
 80017ec:	f000 f8ca 	bl	8001984 <TFT_send_command>
	TFT_send_data((y1>>8));
 80017f0:	887b      	ldrh	r3, [r7, #2]
 80017f2:	0a1b      	lsrs	r3, r3, #8
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	4618      	mov	r0, r3
 80017fa:	f000 f8e5 	bl	80019c8 <TFT_send_data>
	TFT_send_data(((uint8_t)y1));
 80017fe:	887b      	ldrh	r3, [r7, #2]
 8001800:	b2db      	uxtb	r3, r3
 8001802:	4618      	mov	r0, r3
 8001804:	f000 f8e0 	bl	80019c8 <TFT_send_data>


	TFT_send_data((y2>>8));
 8001808:	883b      	ldrh	r3, [r7, #0]
 800180a:	0a1b      	lsrs	r3, r3, #8
 800180c:	b29b      	uxth	r3, r3
 800180e:	b2db      	uxtb	r3, r3
 8001810:	4618      	mov	r0, r3
 8001812:	f000 f8d9 	bl	80019c8 <TFT_send_data>
	TFT_send_data(((uint8_t)y2));
 8001816:	883b      	ldrh	r3, [r7, #0]
 8001818:	b2db      	uxtb	r3, r3
 800181a:	4618      	mov	r0, r3
 800181c:	f000 f8d4 	bl	80019c8 <TFT_send_data>
	/***********************************/
	TFT_send_command(TFT_SET_Row_MODE);
 8001820:	202b      	movs	r0, #43	; 0x2b
 8001822:	f000 f8af 	bl	8001984 <TFT_send_command>
	TFT_send_data((x1>>8));
 8001826:	88fb      	ldrh	r3, [r7, #6]
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	b29b      	uxth	r3, r3
 800182c:	b2db      	uxtb	r3, r3
 800182e:	4618      	mov	r0, r3
 8001830:	f000 f8ca 	bl	80019c8 <TFT_send_data>
	TFT_send_data(((uint8_t)x1));
 8001834:	88fb      	ldrh	r3, [r7, #6]
 8001836:	b2db      	uxtb	r3, r3
 8001838:	4618      	mov	r0, r3
 800183a:	f000 f8c5 	bl	80019c8 <TFT_send_data>


	TFT_send_data((x2>>8));
 800183e:	88bb      	ldrh	r3, [r7, #4]
 8001840:	0a1b      	lsrs	r3, r3, #8
 8001842:	b29b      	uxth	r3, r3
 8001844:	b2db      	uxtb	r3, r3
 8001846:	4618      	mov	r0, r3
 8001848:	f000 f8be 	bl	80019c8 <TFT_send_data>
	TFT_send_data(((uint8_t)x2));
 800184c:	88bb      	ldrh	r3, [r7, #4]
 800184e:	b2db      	uxtb	r3, r3
 8001850:	4618      	mov	r0, r3
 8001852:	f000 f8b9 	bl	80019c8 <TFT_send_data>
}
 8001856:	bf00      	nop
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	bd90      	pop	{r4, r7, pc}

0800185e <TFT_SEND_Image>:

void TFT_SEND_Image(uint16_t x1,uint16_t x2,uint16_t y1,uint16_t y2,uint16_t* image){
 800185e:	b590      	push	{r4, r7, lr}
 8001860:	b087      	sub	sp, #28
 8001862:	af00      	add	r7, sp, #0
 8001864:	4604      	mov	r4, r0
 8001866:	4608      	mov	r0, r1
 8001868:	4611      	mov	r1, r2
 800186a:	461a      	mov	r2, r3
 800186c:	4623      	mov	r3, r4
 800186e:	80fb      	strh	r3, [r7, #6]
 8001870:	4603      	mov	r3, r0
 8001872:	80bb      	strh	r3, [r7, #4]
 8001874:	460b      	mov	r3, r1
 8001876:	807b      	strh	r3, [r7, #2]
 8001878:	4613      	mov	r3, r2
 800187a:	803b      	strh	r3, [r7, #0]
	uint32_t image_size=(((x2)-x1)*((y2)-y1));
 800187c:	88ba      	ldrh	r2, [r7, #4]
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	8839      	ldrh	r1, [r7, #0]
 8001884:	887a      	ldrh	r2, [r7, #2]
 8001886:	1a8a      	subs	r2, r1, r2
 8001888:	fb02 f303 	mul.w	r3, r2, r3
 800188c:	613b      	str	r3, [r7, #16]
	uint8_t r=0,g=0,b=0;
 800188e:	2300      	movs	r3, #0
 8001890:	73fb      	strb	r3, [r7, #15]
 8001892:	2300      	movs	r3, #0
 8001894:	73bb      	strb	r3, [r7, #14]
 8001896:	2300      	movs	r3, #0
 8001898:	737b      	strb	r3, [r7, #13]

	TFT_SET_LOCATION(x1,(x2-1),y1,(y2-1));
 800189a:	88bb      	ldrh	r3, [r7, #4]
 800189c:	3b01      	subs	r3, #1
 800189e:	b299      	uxth	r1, r3
 80018a0:	883b      	ldrh	r3, [r7, #0]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	887a      	ldrh	r2, [r7, #2]
 80018a8:	88f8      	ldrh	r0, [r7, #6]
 80018aa:	f7ff ff8f 	bl	80017cc <TFT_SET_LOCATION>
	TFT_send_command(TFT_Memory_Write_MODE);
 80018ae:	202c      	movs	r0, #44	; 0x2c
 80018b0:	f000 f868 	bl	8001984 <TFT_send_command>
	for(uint32_t i=0;i<image_size;i++){
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
 80018b8:	e016      	b.n	80018e8 <TFT_SEND_Image+0x8a>
		//		b = (b * 255) / 31;
		//
		//		TFT_send_data(r);
		//		TFT_send_data(g);
		//		TFT_send_data(b);
		TFT_send_data(((image[i])>>8));
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018c0:	4413      	add	r3, r2
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	0a1b      	lsrs	r3, r3, #8
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	4618      	mov	r0, r3
 80018cc:	f000 f87c 	bl	80019c8 <TFT_send_data>
		TFT_send_data(image[i]);
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018d6:	4413      	add	r3, r2
 80018d8:	881b      	ldrh	r3, [r3, #0]
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	4618      	mov	r0, r3
 80018de:	f000 f873 	bl	80019c8 <TFT_send_data>
	for(uint32_t i=0;i<image_size;i++){
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	3301      	adds	r3, #1
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d3e4      	bcc.n	80018ba <TFT_SEND_Image+0x5c>
	}
	TFT_send_command(0x00);
 80018f0:	2000      	movs	r0, #0
 80018f2:	f000 f847 	bl	8001984 <TFT_send_command>


}
 80018f6:	bf00      	nop
 80018f8:	371c      	adds	r7, #28
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd90      	pop	{r4, r7, pc}

080018fe <TFT_SET_BACKGROUND>:
void TFT_SET_BACKGROUND(uint16_t x1,uint16_t x2,uint16_t y1,uint16_t y2,uint8_t r,uint8_t g,uint8_t b){
 80018fe:	b590      	push	{r4, r7, lr}
 8001900:	b085      	sub	sp, #20
 8001902:	af00      	add	r7, sp, #0
 8001904:	4604      	mov	r4, r0
 8001906:	4608      	mov	r0, r1
 8001908:	4611      	mov	r1, r2
 800190a:	461a      	mov	r2, r3
 800190c:	4623      	mov	r3, r4
 800190e:	80fb      	strh	r3, [r7, #6]
 8001910:	4603      	mov	r3, r0
 8001912:	80bb      	strh	r3, [r7, #4]
 8001914:	460b      	mov	r3, r1
 8001916:	807b      	strh	r3, [r7, #2]
 8001918:	4613      	mov	r3, r2
 800191a:	803b      	strh	r3, [r7, #0]
	uint32_t image_size=(((x2+1)-x1)*((y2+1)-y1));
 800191c:	88bb      	ldrh	r3, [r7, #4]
 800191e:	1c5a      	adds	r2, r3, #1
 8001920:	88fb      	ldrh	r3, [r7, #6]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	883a      	ldrh	r2, [r7, #0]
 8001926:	1c51      	adds	r1, r2, #1
 8001928:	887a      	ldrh	r2, [r7, #2]
 800192a:	1a8a      	subs	r2, r1, r2
 800192c:	fb02 f303 	mul.w	r3, r2, r3
 8001930:	60bb      	str	r3, [r7, #8]
	TFT_SET_LOCATION(x1,x2,y1,y2);
 8001932:	883b      	ldrh	r3, [r7, #0]
 8001934:	887a      	ldrh	r2, [r7, #2]
 8001936:	88b9      	ldrh	r1, [r7, #4]
 8001938:	88f8      	ldrh	r0, [r7, #6]
 800193a:	f7ff ff47 	bl	80017cc <TFT_SET_LOCATION>
	TFT_send_command(TFT_Memory_Write_MODE);
 800193e:	202c      	movs	r0, #44	; 0x2c
 8001940:	f000 f820 	bl	8001984 <TFT_send_command>
	for(uint32_t i=0;i<image_size;i++){
 8001944:	2300      	movs	r3, #0
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	e011      	b.n	800196e <TFT_SET_BACKGROUND+0x70>
		TFT_send_data(r);
 800194a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800194e:	4618      	mov	r0, r3
 8001950:	f000 f83a 	bl	80019c8 <TFT_send_data>
		TFT_send_data(g);
 8001954:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001958:	4618      	mov	r0, r3
 800195a:	f000 f835 	bl	80019c8 <TFT_send_data>
		TFT_send_data(b);
 800195e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001962:	4618      	mov	r0, r3
 8001964:	f000 f830 	bl	80019c8 <TFT_send_data>
	for(uint32_t i=0;i<image_size;i++){
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	3301      	adds	r3, #1
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	429a      	cmp	r2, r3
 8001974:	d3e9      	bcc.n	800194a <TFT_SET_BACKGROUND+0x4c>
	}
	TFT_send_command(0x00);
 8001976:	2000      	movs	r0, #0
 8001978:	f000 f804 	bl	8001984 <TFT_send_command>


}
 800197c:	bf00      	nop
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	bd90      	pop	{r4, r7, pc}

08001984 <TFT_send_command>:

		break;
	}
}
void TFT_send_command(uint8_t command)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
	MCAL_write_PIN(TFT_PORT, TFT_CS_PIN, LOGIC_LOW); // MAKE CS LOW TO START COMMUCATION USING SPI
 800198e:	2200      	movs	r2, #0
 8001990:	2104      	movs	r1, #4
 8001992:	480b      	ldr	r0, [pc, #44]	; (80019c0 <TFT_send_command+0x3c>)
 8001994:	f001 fa96 	bl	8002ec4 <MCAL_write_PIN>


	MCAL_write_PIN(TFT_PORT, TFT_A0_PIN, LOGIC_LOW);
 8001998:	2200      	movs	r2, #0
 800199a:	2103      	movs	r1, #3
 800199c:	4808      	ldr	r0, [pc, #32]	; (80019c0 <TFT_send_command+0x3c>)
 800199e:	f001 fa91 	bl	8002ec4 <MCAL_write_PIN>

	MCAL_SPI_SendData(TFT_SPI_inistant, command);
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	4619      	mov	r1, r3
 80019a6:	4807      	ldr	r0, [pc, #28]	; (80019c4 <TFT_send_command+0x40>)
 80019a8:	f002 f87a 	bl	8003aa0 <MCAL_SPI_SendData>


	MCAL_write_PIN(TFT_PORT, TFT_CS_PIN, LOGIC_HIGH);
 80019ac:	2201      	movs	r2, #1
 80019ae:	2104      	movs	r1, #4
 80019b0:	4803      	ldr	r0, [pc, #12]	; (80019c0 <TFT_send_command+0x3c>)
 80019b2:	f001 fa87 	bl	8002ec4 <MCAL_write_PIN>

}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40010800 	.word	0x40010800
 80019c4:	40013000 	.word	0x40013000

080019c8 <TFT_send_data>:


void TFT_send_data(uint8_t data){
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	71fb      	strb	r3, [r7, #7]

	MCAL_write_PIN(TFT_PORT, TFT_CS_PIN, LOGIC_LOW); // MAKE CS LOW TO START COMMUCATION USING SPI
 80019d2:	2200      	movs	r2, #0
 80019d4:	2104      	movs	r1, #4
 80019d6:	480b      	ldr	r0, [pc, #44]	; (8001a04 <TFT_send_data+0x3c>)
 80019d8:	f001 fa74 	bl	8002ec4 <MCAL_write_PIN>


	MCAL_write_PIN(TFT_PORT, TFT_A0_PIN, LOGIC_HIGH);
 80019dc:	2201      	movs	r2, #1
 80019de:	2103      	movs	r1, #3
 80019e0:	4808      	ldr	r0, [pc, #32]	; (8001a04 <TFT_send_data+0x3c>)
 80019e2:	f001 fa6f 	bl	8002ec4 <MCAL_write_PIN>

	MCAL_SPI_SendData(TFT_SPI_inistant, data);
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	4619      	mov	r1, r3
 80019ea:	4807      	ldr	r0, [pc, #28]	; (8001a08 <TFT_send_data+0x40>)
 80019ec:	f002 f858 	bl	8003aa0 <MCAL_SPI_SendData>


	MCAL_write_PIN(TFT_PORT, TFT_CS_PIN, LOGIC_HIGH);
 80019f0:	2201      	movs	r2, #1
 80019f2:	2104      	movs	r1, #4
 80019f4:	4803      	ldr	r0, [pc, #12]	; (8001a04 <TFT_send_data+0x3c>)
 80019f6:	f001 fa65 	bl	8002ec4 <MCAL_write_PIN>


}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40010800 	.word	0x40010800
 8001a08:	40013000 	.word	0x40013000

08001a0c <TFT_SPEED_ICON_Print>:

void TFT_SPEED_ICON_Print(){
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af04      	add	r7, sp, #16
	TFT_SEND_Image(130, 159, 46, 81, SPEED);
 8001a12:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <TFT_SPEED_ICON_Print+0x34>)
 8001a14:	9300      	str	r3, [sp, #0]
 8001a16:	2351      	movs	r3, #81	; 0x51
 8001a18:	222e      	movs	r2, #46	; 0x2e
 8001a1a:	219f      	movs	r1, #159	; 0x9f
 8001a1c:	2082      	movs	r0, #130	; 0x82
 8001a1e:	f7ff ff1e 	bl	800185e <TFT_SEND_Image>
	TFT_SET_BACKGROUND(130,136,46,81,0xff,0xff,0xff);
 8001a22:	23ff      	movs	r3, #255	; 0xff
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	23ff      	movs	r3, #255	; 0xff
 8001a28:	9301      	str	r3, [sp, #4]
 8001a2a:	23ff      	movs	r3, #255	; 0xff
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	2351      	movs	r3, #81	; 0x51
 8001a30:	222e      	movs	r2, #46	; 0x2e
 8001a32:	2188      	movs	r1, #136	; 0x88
 8001a34:	2082      	movs	r0, #130	; 0x82
 8001a36:	f7ff ff62 	bl	80018fe <TFT_SET_BACKGROUND>

}
 8001a3a:	bf00      	nop
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	08015660 	.word	0x08015660

08001a44 <TFT_Welcome_ICON_Print>:
void TFT_Welcome_ICON_Print(){
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af04      	add	r7, sp, #16
	TFT_SET_BACKGROUND(0,159,0,127,0,0,0);
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	9302      	str	r3, [sp, #8]
 8001a4e:	2300      	movs	r3, #0
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	2300      	movs	r3, #0
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	237f      	movs	r3, #127	; 0x7f
 8001a58:	2200      	movs	r2, #0
 8001a5a:	219f      	movs	r1, #159	; 0x9f
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f7ff ff4e 	bl	80018fe <TFT_SET_BACKGROUND>
	TFT_SEND_Image(42, 117, 26, 101, Welcome);
 8001a62:	4b0d      	ldr	r3, [pc, #52]	; (8001a98 <TFT_Welcome_ICON_Print+0x54>)
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	2365      	movs	r3, #101	; 0x65
 8001a68:	221a      	movs	r2, #26
 8001a6a:	2175      	movs	r1, #117	; 0x75
 8001a6c:	202a      	movs	r0, #42	; 0x2a
 8001a6e:	f7ff fef6 	bl	800185e <TFT_SEND_Image>
	_TIM1_delay_ms(500);
 8001a72:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a76:	f002 fabb 	bl	8003ff0 <_TIM1_delay_ms>
	TFT_SET_BACKGROUND(0,159,0,127,0xff,0xff,0xff);
 8001a7a:	23ff      	movs	r3, #255	; 0xff
 8001a7c:	9302      	str	r3, [sp, #8]
 8001a7e:	23ff      	movs	r3, #255	; 0xff
 8001a80:	9301      	str	r3, [sp, #4]
 8001a82:	23ff      	movs	r3, #255	; 0xff
 8001a84:	9300      	str	r3, [sp, #0]
 8001a86:	237f      	movs	r3, #127	; 0x7f
 8001a88:	2200      	movs	r2, #0
 8001a8a:	219f      	movs	r1, #159	; 0x9f
 8001a8c:	2000      	movs	r0, #0
 8001a8e:	f7ff ff36 	bl	80018fe <TFT_SET_BACKGROUND>

}
 8001a92:	bf00      	nop
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	08016af0 	.word	0x08016af0

08001a9c <TFT_KM_H_ICON_Print>:
void TFT_KM_H_ICON_Print(){
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af02      	add	r7, sp, #8
	TFT_SEND_Image(75, 102, 49, 79, KM_H);
 8001aa2:	4b05      	ldr	r3, [pc, #20]	; (8001ab8 <TFT_KM_H_ICON_Print+0x1c>)
 8001aa4:	9300      	str	r3, [sp, #0]
 8001aa6:	234f      	movs	r3, #79	; 0x4f
 8001aa8:	2231      	movs	r2, #49	; 0x31
 8001aaa:	2166      	movs	r1, #102	; 0x66
 8001aac:	204b      	movs	r0, #75	; 0x4b
 8001aae:	f7ff fed6 	bl	800185e <TFT_SEND_Image>

}
 8001ab2:	bf00      	nop
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	08014f58 	.word	0x08014f58

08001abc <TFT_cruise_control_ICON_Print>:
void TFT_cruise_control_ICON_Print(uint8_t on_off){
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af04      	add	r7, sp, #16
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
	if(on_off){
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d008      	beq.n	8001ade <TFT_cruise_control_ICON_Print+0x22>
		TFT_SEND_Image(0, 26, 0, 26, image_data_cruisecontrol);
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <TFT_cruise_control_ICON_Print+0x44>)
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	231a      	movs	r3, #26
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	211a      	movs	r1, #26
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f7ff fec1 	bl	800185e <TFT_SEND_Image>
	}else{
		TFT_SET_BACKGROUND(0, 26, 0, 26,0xff,0xff,0xff);

	}

}
 8001adc:	e00b      	b.n	8001af6 <TFT_cruise_control_ICON_Print+0x3a>
		TFT_SET_BACKGROUND(0, 26, 0, 26,0xff,0xff,0xff);
 8001ade:	23ff      	movs	r3, #255	; 0xff
 8001ae0:	9302      	str	r3, [sp, #8]
 8001ae2:	23ff      	movs	r3, #255	; 0xff
 8001ae4:	9301      	str	r3, [sp, #4]
 8001ae6:	23ff      	movs	r3, #255	; 0xff
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	231a      	movs	r3, #26
 8001aec:	2200      	movs	r2, #0
 8001aee:	211a      	movs	r1, #26
 8001af0:	2000      	movs	r0, #0
 8001af2:	f7ff ff04 	bl	80018fe <TFT_SET_BACKGROUND>
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	08015ff4 	.word	0x08015ff4

08001b04 <TFT_HOD_ICON_Print>:
void TFT_HOD_ICON_Print(uint8_t on_off){
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af04      	add	r7, sp, #16
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
	if(on_off){
 8001b0e:	79fb      	ldrb	r3, [r7, #7]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d008      	beq.n	8001b26 <TFT_HOD_ICON_Print+0x22>
		TFT_SEND_Image(0, 27, 101, 128, image_data_hod);
 8001b14:	4b0c      	ldr	r3, [pc, #48]	; (8001b48 <TFT_HOD_ICON_Print+0x44>)
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	2380      	movs	r3, #128	; 0x80
 8001b1a:	2265      	movs	r2, #101	; 0x65
 8001b1c:	211b      	movs	r1, #27
 8001b1e:	2000      	movs	r0, #0
 8001b20:	f7ff fe9d 	bl	800185e <TFT_SEND_Image>
	}else{
		TFT_SET_BACKGROUND(0, 27, 101, 128,0xff,0xff,0xff);

	}

}
 8001b24:	e00b      	b.n	8001b3e <TFT_HOD_ICON_Print+0x3a>
		TFT_SET_BACKGROUND(0, 27, 101, 128,0xff,0xff,0xff);
 8001b26:	23ff      	movs	r3, #255	; 0xff
 8001b28:	9302      	str	r3, [sp, #8]
 8001b2a:	23ff      	movs	r3, #255	; 0xff
 8001b2c:	9301      	str	r3, [sp, #4]
 8001b2e:	23ff      	movs	r3, #255	; 0xff
 8001b30:	9300      	str	r3, [sp, #0]
 8001b32:	2380      	movs	r3, #128	; 0x80
 8001b34:	2265      	movs	r2, #101	; 0x65
 8001b36:	211b      	movs	r1, #27
 8001b38:	2000      	movs	r0, #0
 8001b3a:	f7ff fee0 	bl	80018fe <TFT_SET_BACKGROUND>
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	0801653c 	.word	0x0801653c

08001b4c <TFT_send_TSR_image>:
uint8_t TFT_send_TSR_image(uint8_t image_flag){
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af02      	add	r7, sp, #8
 8001b52:	4603      	mov	r3, r0
 8001b54:	71fb      	strb	r3, [r7, #7]


	//	TFT_SET_BACKGROUND(0x008C,0x0153,0x006E,0x00D1,0xff,0xff,0xff);
	switch(image_flag){
 8001b56:	79fb      	ldrb	r3, [r7, #7]
 8001b58:	3b08      	subs	r3, #8
 8001b5a:	2b0b      	cmp	r3, #11
 8001b5c:	d842      	bhi.n	8001be4 <TFT_send_TSR_image+0x98>
 8001b5e:	a201      	add	r2, pc, #4	; (adr r2, 8001b64 <TFT_send_TSR_image+0x18>)
 8001b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b64:	08001bbd 	.word	0x08001bbd
 8001b68:	08001b95 	.word	0x08001b95
 8001b6c:	08001be5 	.word	0x08001be5
 8001b70:	08001be5 	.word	0x08001be5
 8001b74:	08001be5 	.word	0x08001be5
 8001b78:	08001be5 	.word	0x08001be5
 8001b7c:	08001be5 	.word	0x08001be5
 8001b80:	08001be5 	.word	0x08001be5
 8001b84:	08001ba9 	.word	0x08001ba9
 8001b88:	08001be5 	.word	0x08001be5
 8001b8c:	08001be5 	.word	0x08001be5
 8001b90:	08001bd1 	.word	0x08001bd1
	case (_100_KM_SIGN_FLAG):

			TFT_SEND_Image(0, 75, 26, 101, _100_KM_SIGN);
 8001b94:	4b1a      	ldr	r3, [pc, #104]	; (8001c00 <TFT_send_TSR_image+0xb4>)
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	2365      	movs	r3, #101	; 0x65
 8001b9a:	221a      	movs	r2, #26
 8001b9c:	214b      	movs	r1, #75	; 0x4b
 8001b9e:	2000      	movs	r0, #0
 8001ba0:	f7ff fe5d 	bl	800185e <TFT_SEND_Image>

	return 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	e026      	b.n	8001bf6 <TFT_send_TSR_image+0xaa>
	break;

	case _120_KM_SIGN_FLAG:
		TFT_SEND_Image(0, 75, 26, 101, _120_KM_SIGN);
 8001ba8:	4b16      	ldr	r3, [pc, #88]	; (8001c04 <TFT_send_TSR_image+0xb8>)
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	2365      	movs	r3, #101	; 0x65
 8001bae:	221a      	movs	r2, #26
 8001bb0:	214b      	movs	r1, #75	; 0x4b
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	f7ff fe53 	bl	800185e <TFT_SEND_Image>


		return 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	e01c      	b.n	8001bf6 <TFT_send_TSR_image+0xaa>
		break;


		break;
	case NO_WAITING_SIGN_FLAG:
		TFT_SEND_Image(0, 75, 26, 101, NO_WAITING_SIGN);
 8001bbc:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <TFT_send_TSR_image+0xbc>)
 8001bbe:	9300      	str	r3, [sp, #0]
 8001bc0:	2365      	movs	r3, #101	; 0x65
 8001bc2:	221a      	movs	r2, #26
 8001bc4:	214b      	movs	r1, #75	; 0x4b
 8001bc6:	2000      	movs	r0, #0
 8001bc8:	f7ff fe49 	bl	800185e <TFT_SEND_Image>

		return 0;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	e012      	b.n	8001bf6 <TFT_send_TSR_image+0xaa>
		break;
	case _40_KM_SIGN_FLAG:
		TFT_SEND_Image(0, 75, 26, 101, _40_KM_SIGN);
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <TFT_send_TSR_image+0xc0>)
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	2365      	movs	r3, #101	; 0x65
 8001bd6:	221a      	movs	r2, #26
 8001bd8:	214b      	movs	r1, #75	; 0x4b
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f7ff fe3f 	bl	800185e <TFT_SEND_Image>

		return 0;
 8001be0:	2300      	movs	r3, #0
 8001be2:	e008      	b.n	8001bf6 <TFT_send_TSR_image+0xaa>
		break;
	default:
		TFT_SEND_Image(0, 75, 26, 101, _NO_SIGN);
 8001be4:	4b0a      	ldr	r3, [pc, #40]	; (8001c10 <TFT_send_TSR_image+0xc4>)
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	2365      	movs	r3, #101	; 0x65
 8001bea:	221a      	movs	r2, #26
 8001bec:	214b      	movs	r1, #75	; 0x4b
 8001bee:	2000      	movs	r0, #0
 8001bf0:	f7ff fe35 	bl	800185e <TFT_SEND_Image>

		return 1;
 8001bf4:	2301      	movs	r3, #1





}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	08010424 	.word	0x08010424
 8001c04:	0800d830 	.word	0x0800d830
 8001c08:	08005454 	.word	0x08005454
 8001c0c:	08008048 	.word	0x08008048
 8001c10:	0800ac3c 	.word	0x0800ac3c

08001c14 <TFT_send_ACC_image>:

void TFT_send_ACC_image(uint8_t NUMBER){
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af04      	add	r7, sp, #16
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
	static uint8_t clear_times=0;
	if(NUMBER<100){
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	2b63      	cmp	r3, #99	; 0x63
 8001c22:	d848      	bhi.n	8001cb6 <TFT_send_ACC_image+0xa2>
		if(clear_times==0){
 8001c24:	4b4e      	ldr	r3, [pc, #312]	; (8001d60 <TFT_send_ACC_image+0x14c>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d111      	bne.n	8001c50 <TFT_send_ACC_image+0x3c>
			TFT_SET_BACKGROUND(105,125,34,94,0xff,0xff,0xff);
 8001c2c:	23ff      	movs	r3, #255	; 0xff
 8001c2e:	9302      	str	r3, [sp, #8]
 8001c30:	23ff      	movs	r3, #255	; 0xff
 8001c32:	9301      	str	r3, [sp, #4]
 8001c34:	23ff      	movs	r3, #255	; 0xff
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	235e      	movs	r3, #94	; 0x5e
 8001c3a:	2222      	movs	r2, #34	; 0x22
 8001c3c:	217d      	movs	r1, #125	; 0x7d
 8001c3e:	2069      	movs	r0, #105	; 0x69
 8001c40:	f7ff fe5d 	bl	80018fe <TFT_SET_BACKGROUND>
			clear_times++;
 8001c44:	4b46      	ldr	r3, [pc, #280]	; (8001d60 <TFT_send_ACC_image+0x14c>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	3301      	adds	r3, #1
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	4b44      	ldr	r3, [pc, #272]	; (8001d60 <TFT_send_ACC_image+0x14c>)
 8001c4e:	701a      	strb	r2, [r3, #0]
		}
		TFT_SEND_Image(105, 125, 64, 84, numbers_ptr[(NUMBER%10)]); //digit 1
 8001c50:	79fa      	ldrb	r2, [r7, #7]
 8001c52:	4b44      	ldr	r3, [pc, #272]	; (8001d64 <TFT_send_ACC_image+0x150>)
 8001c54:	fba3 1302 	umull	r1, r3, r3, r2
 8001c58:	08d9      	lsrs	r1, r3, #3
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	440b      	add	r3, r1
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	461a      	mov	r2, r3
 8001c68:	4b3f      	ldr	r3, [pc, #252]	; (8001d68 <TFT_send_ACC_image+0x154>)
 8001c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	2354      	movs	r3, #84	; 0x54
 8001c72:	2240      	movs	r2, #64	; 0x40
 8001c74:	217d      	movs	r1, #125	; 0x7d
 8001c76:	2069      	movs	r0, #105	; 0x69
 8001c78:	f7ff fdf1 	bl	800185e <TFT_SEND_Image>
		NUMBER/=10;
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	4a39      	ldr	r2, [pc, #228]	; (8001d64 <TFT_send_ACC_image+0x150>)
 8001c80:	fba2 2303 	umull	r2, r3, r2, r3
 8001c84:	08db      	lsrs	r3, r3, #3
 8001c86:	71fb      	strb	r3, [r7, #7]
		TFT_SEND_Image(105, 125, 44, 64, numbers_ptr[(NUMBER%10)]); //digit 2
 8001c88:	79fa      	ldrb	r2, [r7, #7]
 8001c8a:	4b36      	ldr	r3, [pc, #216]	; (8001d64 <TFT_send_ACC_image+0x150>)
 8001c8c:	fba3 1302 	umull	r1, r3, r3, r2
 8001c90:	08d9      	lsrs	r1, r3, #3
 8001c92:	460b      	mov	r3, r1
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	440b      	add	r3, r1
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	4b31      	ldr	r3, [pc, #196]	; (8001d68 <TFT_send_ACC_image+0x154>)
 8001ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	2340      	movs	r3, #64	; 0x40
 8001caa:	222c      	movs	r2, #44	; 0x2c
 8001cac:	217d      	movs	r1, #125	; 0x7d
 8001cae:	2069      	movs	r0, #105	; 0x69
 8001cb0:	f7ff fdd5 	bl	800185e <TFT_SEND_Image>
		TFT_SEND_Image(105, 125, 34, 54, numbers_ptr[(NUMBER%10)]); //digit 3
	}



}
 8001cb4:	e050      	b.n	8001d58 <TFT_send_ACC_image+0x144>
		clear_times=0;
 8001cb6:	4b2a      	ldr	r3, [pc, #168]	; (8001d60 <TFT_send_ACC_image+0x14c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	701a      	strb	r2, [r3, #0]
		TFT_SEND_Image(105, 125, 74, 94, numbers_ptr[(NUMBER%10)]); //digit 1
 8001cbc:	79fa      	ldrb	r2, [r7, #7]
 8001cbe:	4b29      	ldr	r3, [pc, #164]	; (8001d64 <TFT_send_ACC_image+0x150>)
 8001cc0:	fba3 1302 	umull	r1, r3, r3, r2
 8001cc4:	08d9      	lsrs	r1, r3, #3
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	440b      	add	r3, r1
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <TFT_send_ACC_image+0x154>)
 8001cd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	235e      	movs	r3, #94	; 0x5e
 8001cde:	224a      	movs	r2, #74	; 0x4a
 8001ce0:	217d      	movs	r1, #125	; 0x7d
 8001ce2:	2069      	movs	r0, #105	; 0x69
 8001ce4:	f7ff fdbb 	bl	800185e <TFT_SEND_Image>
		NUMBER/=10;
 8001ce8:	79fb      	ldrb	r3, [r7, #7]
 8001cea:	4a1e      	ldr	r2, [pc, #120]	; (8001d64 <TFT_send_ACC_image+0x150>)
 8001cec:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf0:	08db      	lsrs	r3, r3, #3
 8001cf2:	71fb      	strb	r3, [r7, #7]
		TFT_SEND_Image(105, 125, 54, 74, numbers_ptr[(NUMBER%10)]); //digit 2
 8001cf4:	79fa      	ldrb	r2, [r7, #7]
 8001cf6:	4b1b      	ldr	r3, [pc, #108]	; (8001d64 <TFT_send_ACC_image+0x150>)
 8001cf8:	fba3 1302 	umull	r1, r3, r3, r2
 8001cfc:	08d9      	lsrs	r1, r3, #3
 8001cfe:	460b      	mov	r3, r1
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	440b      	add	r3, r1
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	4b16      	ldr	r3, [pc, #88]	; (8001d68 <TFT_send_ACC_image+0x154>)
 8001d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	234a      	movs	r3, #74	; 0x4a
 8001d16:	2236      	movs	r2, #54	; 0x36
 8001d18:	217d      	movs	r1, #125	; 0x7d
 8001d1a:	2069      	movs	r0, #105	; 0x69
 8001d1c:	f7ff fd9f 	bl	800185e <TFT_SEND_Image>
		NUMBER/=10;
 8001d20:	79fb      	ldrb	r3, [r7, #7]
 8001d22:	4a10      	ldr	r2, [pc, #64]	; (8001d64 <TFT_send_ACC_image+0x150>)
 8001d24:	fba2 2303 	umull	r2, r3, r2, r3
 8001d28:	08db      	lsrs	r3, r3, #3
 8001d2a:	71fb      	strb	r3, [r7, #7]
		TFT_SEND_Image(105, 125, 34, 54, numbers_ptr[(NUMBER%10)]); //digit 3
 8001d2c:	79fa      	ldrb	r2, [r7, #7]
 8001d2e:	4b0d      	ldr	r3, [pc, #52]	; (8001d64 <TFT_send_ACC_image+0x150>)
 8001d30:	fba3 1302 	umull	r1, r3, r3, r2
 8001d34:	08d9      	lsrs	r1, r3, #3
 8001d36:	460b      	mov	r3, r1
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	461a      	mov	r2, r3
 8001d44:	4b08      	ldr	r3, [pc, #32]	; (8001d68 <TFT_send_ACC_image+0x154>)
 8001d46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d4a:	9300      	str	r3, [sp, #0]
 8001d4c:	2336      	movs	r3, #54	; 0x36
 8001d4e:	2222      	movs	r2, #34	; 0x22
 8001d50:	217d      	movs	r1, #125	; 0x7d
 8001d52:	2069      	movs	r0, #105	; 0x69
 8001d54:	f7ff fd83 	bl	800185e <TFT_SEND_Image>
}
 8001d58:	bf00      	nop
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20003ffc 	.word	0x20003ffc
 8001d64:	cccccccd 	.word	0xcccccccd
 8001d68:	20000008 	.word	0x20000008

08001d6c <ADC_ERROR_HANDLER>:
 *      Author: medoo
 */

#include "ADC.h"
ADC_CONFIG G_ADC_config[2][16]={0};
void ADC_ERROR_HANDLER(){
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
	while(1);
 8001d70:	e7fe      	b.n	8001d70 <ADC_ERROR_HANDLER+0x4>
	...

08001d74 <ADC_GPIO_CONFIG>:
}
void ADC_GPIO_CONFIG(uint8_t CHx){
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b090      	sub	sp, #64	; 0x40
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	71fb      	strb	r3, [r7, #7]
	PIN_config PINx={PIN_0,Analog,0};
 8001d7e:	2300      	movs	r3, #0
 8001d80:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001d82:	2300      	movs	r3, #0
 8001d84:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001d88:	2300      	movs	r3, #0
 8001d8a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	switch(CHx){
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	2b0f      	cmp	r3, #15
 8001d92:	f200 80d7 	bhi.w	8001f44 <ADC_GPIO_CONFIG+0x1d0>
 8001d96:	a201      	add	r2, pc, #4	; (adr r2, 8001d9c <ADC_GPIO_CONFIG+0x28>)
 8001d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d9c:	08001ddd 	.word	0x08001ddd
 8001da0:	08001dfb 	.word	0x08001dfb
 8001da4:	08001e19 	.word	0x08001e19
 8001da8:	08001e37 	.word	0x08001e37
 8001dac:	08001e55 	.word	0x08001e55
 8001db0:	08001e73 	.word	0x08001e73
 8001db4:	08001e91 	.word	0x08001e91
 8001db8:	08001eaf 	.word	0x08001eaf
 8001dbc:	08001ecd 	.word	0x08001ecd
 8001dc0:	08001eeb 	.word	0x08001eeb
 8001dc4:	08001f45 	.word	0x08001f45
 8001dc8:	08001f45 	.word	0x08001f45
 8001dcc:	08001f45 	.word	0x08001f45
 8001dd0:	08001f45 	.word	0x08001f45
 8001dd4:	08001f09 	.word	0x08001f09
 8001dd8:	08001f27 	.word	0x08001f27
	case 0:
		PINx=(PIN_config){PIN_0,Analog,0};
 8001ddc:	2300      	movs	r3, #0
 8001dde:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001de0:	2300      	movs	r3, #0
 8001de2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001de6:	2300      	movs	r3, #0
 8001de8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOA,&PINx);
 8001dec:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001df0:	4619      	mov	r1, r3
 8001df2:	4858      	ldr	r0, [pc, #352]	; (8001f54 <ADC_GPIO_CONFIG+0x1e0>)
 8001df4:	f000 ff7c 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001df8:	e0a7      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	case 1:
		PINx=(PIN_config){PIN_1,Analog,0};
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001dfe:	2300      	movs	r3, #0
 8001e00:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001e04:	2300      	movs	r3, #0
 8001e06:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOA,&PINx);
 8001e0a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4850      	ldr	r0, [pc, #320]	; (8001f54 <ADC_GPIO_CONFIG+0x1e0>)
 8001e12:	f000 ff6d 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001e16:	e098      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	case 2:
		PINx=(PIN_config){PIN_2,Analog,0};
 8001e18:	2302      	movs	r3, #2
 8001e1a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001e22:	2300      	movs	r3, #0
 8001e24:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOA,&PINx);
 8001e28:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4849      	ldr	r0, [pc, #292]	; (8001f54 <ADC_GPIO_CONFIG+0x1e0>)
 8001e30:	f000 ff5e 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001e34:	e089      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	case 3:
		PINx=(PIN_config){PIN_3,Analog,0};
 8001e36:	2303      	movs	r3, #3
 8001e38:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001e40:	2300      	movs	r3, #0
 8001e42:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOA,&PINx);
 8001e46:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4841      	ldr	r0, [pc, #260]	; (8001f54 <ADC_GPIO_CONFIG+0x1e0>)
 8001e4e:	f000 ff4f 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001e52:	e07a      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	case 4:
		PINx=(PIN_config){PIN_4,Analog,0};
 8001e54:	2304      	movs	r3, #4
 8001e56:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001e58:	2300      	movs	r3, #0
 8001e5a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001e5e:	2300      	movs	r3, #0
 8001e60:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOA,&PINx);
 8001e64:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e68:	4619      	mov	r1, r3
 8001e6a:	483a      	ldr	r0, [pc, #232]	; (8001f54 <ADC_GPIO_CONFIG+0x1e0>)
 8001e6c:	f000 ff40 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001e70:	e06b      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	case 5:
		PINx=(PIN_config){PIN_5,Analog,0};
 8001e72:	2305      	movs	r3, #5
 8001e74:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001e76:	2300      	movs	r3, #0
 8001e78:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOA,&PINx);
 8001e82:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e86:	4619      	mov	r1, r3
 8001e88:	4832      	ldr	r0, [pc, #200]	; (8001f54 <ADC_GPIO_CONFIG+0x1e0>)
 8001e8a:	f000 ff31 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001e8e:	e05c      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	case 6:
		PINx=(PIN_config){PIN_6,Analog,0};
 8001e90:	2306      	movs	r3, #6
 8001e92:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001e94:	2300      	movs	r3, #0
 8001e96:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOA,&PINx);
 8001ea0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	482b      	ldr	r0, [pc, #172]	; (8001f54 <ADC_GPIO_CONFIG+0x1e0>)
 8001ea8:	f000 ff22 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001eac:	e04d      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	case 7:
		PINx=(PIN_config){PIN_7,Analog,0};
 8001eae:	2307      	movs	r3, #7
 8001eb0:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOA,&PINx);
 8001ebe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	4823      	ldr	r0, [pc, #140]	; (8001f54 <ADC_GPIO_CONFIG+0x1e0>)
 8001ec6:	f000 ff13 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001eca:	e03e      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	case 8:
		PINx=(PIN_config){PIN_0,Analog,0};
 8001ecc:	2300      	movs	r3, #0
 8001ece:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOB,&PINx);
 8001edc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	481d      	ldr	r0, [pc, #116]	; (8001f58 <ADC_GPIO_CONFIG+0x1e4>)
 8001ee4:	f000 ff04 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001ee8:	e02f      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	case 9:
		PINx=(PIN_config){PIN_1,Analog,0};
 8001eea:	2301      	movs	r3, #1
 8001eec:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001eee:	2300      	movs	r3, #0
 8001ef0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOB,&PINx);
 8001efa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001efe:	4619      	mov	r1, r3
 8001f00:	4815      	ldr	r0, [pc, #84]	; (8001f58 <ADC_GPIO_CONFIG+0x1e4>)
 8001f02:	f000 fef5 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001f06:	e020      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	case 14:
		PINx=(PIN_config){PIN_4,Analog,0};
 8001f08:	2304      	movs	r3, #4
 8001f0a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001f12:	2300      	movs	r3, #0
 8001f14:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOC,&PINx);
 8001f18:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	480f      	ldr	r0, [pc, #60]	; (8001f5c <ADC_GPIO_CONFIG+0x1e8>)
 8001f20:	f000 fee6 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001f24:	e011      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	case 15:
		PINx=(PIN_config){PIN_5,Analog,0};
 8001f26:	2305      	movs	r3, #5
 8001f28:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001f30:	2300      	movs	r3, #0
 8001f32:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		MCAL_GPIO_init(GPIOC,&PINx);
 8001f36:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4807      	ldr	r0, [pc, #28]	; (8001f5c <ADC_GPIO_CONFIG+0x1e8>)
 8001f3e:	f000 fed7 	bl	8002cf0 <MCAL_GPIO_init>
		break;
 8001f42:	e002      	b.n	8001f4a <ADC_GPIO_CONFIG+0x1d6>
	default:
		ADC_ERROR_HANDLER();
 8001f44:	f7ff ff12 	bl	8001d6c <ADC_ERROR_HANDLER>
		break;
 8001f48:	bf00      	nop

	}



}
 8001f4a:	bf00      	nop
 8001f4c:	3740      	adds	r7, #64	; 0x40
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40010800 	.word	0x40010800
 8001f58:	40010c00 	.word	0x40010c00
 8001f5c:	40011000 	.word	0x40011000

08001f60 <ADC_init>:

ADC_return ADC_init(ADCx_REG *ADCx,ADC_CONFIG *config)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
	if(config->CHx_num>9 &&config->CHx_num<14)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	2b09      	cmp	r3, #9
 8001f70:	d905      	bls.n	8001f7e <ADC_init+0x1e>
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	2b0d      	cmp	r3, #13
 8001f78:	d801      	bhi.n	8001f7e <ADC_init+0x1e>
		return ADC_error;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e177      	b.n	800226e <ADC_init+0x30e>
	//peripheral clock enable
	if(ADCx ==ADC1){
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a9a      	ldr	r2, [pc, #616]	; (80021ec <ADC_init+0x28c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d113      	bne.n	8001fae <ADC_init+0x4e>
		G_ADC_config[0][config->CHx_num]=*config;
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4a98      	ldr	r2, [pc, #608]	; (80021f0 <ADC_init+0x290>)
 8001f8e:	460b      	mov	r3, r1
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	440b      	add	r3, r1
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	4413      	add	r3, r2
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f9c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		RCC->APB2ENR |=(1<<9);
 8001fa0:	4b94      	ldr	r3, [pc, #592]	; (80021f4 <ADC_init+0x294>)
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	4a93      	ldr	r2, [pc, #588]	; (80021f4 <ADC_init+0x294>)
 8001fa6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001faa:	6193      	str	r3, [r2, #24]
 8001fac:	e013      	b.n	8001fd6 <ADC_init+0x76>
	}
	else{
		G_ADC_config[1][config->CHx_num]=*config;
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4a8e      	ldr	r2, [pc, #568]	; (80021f0 <ADC_init+0x290>)
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	440b      	add	r3, r1
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	4413      	add	r3, r2
 8001fc0:	33c0      	adds	r3, #192	; 0xc0
 8001fc2:	683a      	ldr	r2, [r7, #0]
 8001fc4:	ca07      	ldmia	r2, {r0, r1, r2}
 8001fc6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		RCC->APB2ENR |=(1<<10);
 8001fca:	4b8a      	ldr	r3, [pc, #552]	; (80021f4 <ADC_init+0x294>)
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	4a89      	ldr	r2, [pc, #548]	; (80021f4 <ADC_init+0x294>)
 8001fd0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fd4:	6193      	str	r3, [r2, #24]
	}
	ADC_GPIO_CONFIG(config->CHx_num);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7ff feca 	bl	8001d74 <ADC_GPIO_CONFIG>

	//The ADC can be powered-on by setting the ADON bit in the ADC_CR2 register
	ADCx->CR2.Bit_Name.ADON=1;
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6893      	ldr	r3, [r2, #8]
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	6093      	str	r3, [r2, #8]
	_TIM1_delay_us(10);
 8001fea:	200a      	movs	r0, #10
 8001fec:	f001 ffd4 	bl	8003f98 <_TIM1_delay_us>
	/*Conversion starts when ADON bit is set for a second time by software after ADC power-up
	time (tSTAB).*/
	ADCx->CR2.Bit_Name.ADON=1;
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	6893      	ldr	r3, [r2, #8]
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	6093      	str	r3, [r2, #8]
	//	ADC clock (max 14Mhz)
	// i want to edit the prescaler to ensure the adc clock not more 14Mhz but i assume the my
	//	max clock not more 24 Mhz so the clock will be 12 Mhz

	switch((MCAL_GET_PCLCK2()/1000000UL)){
 8001ffa:	f001 fc7d 	bl	80038f8 <MCAL_GET_PCLCK2>
 8001ffe:	4603      	mov	r3, r0
 8002000:	4a7d      	ldr	r2, [pc, #500]	; (80021f8 <ADC_init+0x298>)
 8002002:	fba2 2303 	umull	r2, r3, r2, r3
 8002006:	0c9b      	lsrs	r3, r3, #18
 8002008:	2b1c      	cmp	r3, #28
 800200a:	d014      	beq.n	8002036 <ADC_init+0xd6>
 800200c:	2b1c      	cmp	r3, #28
 800200e:	d819      	bhi.n	8002044 <ADC_init+0xe4>
 8002010:	2b08      	cmp	r3, #8
 8002012:	d002      	beq.n	800201a <ADC_init+0xba>
 8002014:	2b10      	cmp	r3, #16
 8002016:	d007      	beq.n	8002028 <ADC_init+0xc8>
 8002018:	e014      	b.n	8002044 <ADC_init+0xe4>
	case 8: //ADC CLK 4MHZ
		RCC->CFGR&=~(0b11<<14);
 800201a:	4b76      	ldr	r3, [pc, #472]	; (80021f4 <ADC_init+0x294>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	4a75      	ldr	r2, [pc, #468]	; (80021f4 <ADC_init+0x294>)
 8002020:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002024:	6053      	str	r3, [r2, #4]
		break;
 8002026:	e014      	b.n	8002052 <ADC_init+0xf2>
	case 16://ADC CLK 8MHZ
		RCC->CFGR&=~(0b11<<14);
 8002028:	4b72      	ldr	r3, [pc, #456]	; (80021f4 <ADC_init+0x294>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	4a71      	ldr	r2, [pc, #452]	; (80021f4 <ADC_init+0x294>)
 800202e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002032:	6053      	str	r3, [r2, #4]
		break;
 8002034:	e00d      	b.n	8002052 <ADC_init+0xf2>
	case 28://ADC CLK 12MHZ
		RCC->CFGR&=~(0b11<<14);
 8002036:	4b6f      	ldr	r3, [pc, #444]	; (80021f4 <ADC_init+0x294>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	4a6e      	ldr	r2, [pc, #440]	; (80021f4 <ADC_init+0x294>)
 800203c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002040:	6053      	str	r3, [r2, #4]
		break;
 8002042:	e006      	b.n	8002052 <ADC_init+0xf2>
	default:
		//the worst case that 72Mhz so i will divde by 6 to ensure that i'm ok
		RCC->CFGR|=(0b10<<14);
 8002044:	4b6b      	ldr	r3, [pc, #428]	; (80021f4 <ADC_init+0x294>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	4a6a      	ldr	r2, [pc, #424]	; (80021f4 <ADC_init+0x294>)
 800204a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800204e:	6053      	str	r3, [r2, #4]
		break;
 8002050:	bf00      	nop
	}
	//It is recommended to perform a calibration after each power-up.
	ADCx->CR2.Bit_Name.CAL=1;
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6893      	ldr	r3, [r2, #8]
 8002056:	f043 0304 	orr.w	r3, r3, #4
 800205a:	6093      	str	r3, [r2, #8]
	//Right alignment of data
	ADCx->CR2.Bit_Name.ALIGN=0;
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	6893      	ldr	r3, [r2, #8]
 8002060:	f36f 23cb 	bfc	r3, #11, #1
 8002064:	6093      	str	r3, [r2, #8]
	/*Tconv = Sampling time + 12.5 cycles
			Example:
		With an ADCCLK = 14 MHz and a sampling time of 1.5 cycles:
		Tconv = 1.5 + 12.5 = 14 cycles = 1 μs
		STM32F103xx performance line devices: 1 μs at 56 MHz (1.17 μs at 72 MHz)*/
	switch(config->CHx_num){
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	2b0f      	cmp	r3, #15
 800206c:	f200 80a8 	bhi.w	80021c0 <ADC_init+0x260>
 8002070:	a201      	add	r2, pc, #4	; (adr r2, 8002078 <ADC_init+0x118>)
 8002072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002076:	bf00      	nop
 8002078:	080020b9 	.word	0x080020b9
 800207c:	080020cf 	.word	0x080020cf
 8002080:	080020e5 	.word	0x080020e5
 8002084:	080020fb 	.word	0x080020fb
 8002088:	08002111 	.word	0x08002111
 800208c:	08002127 	.word	0x08002127
 8002090:	0800213d 	.word	0x0800213d
 8002094:	08002153 	.word	0x08002153
 8002098:	08002169 	.word	0x08002169
 800209c:	0800217f 	.word	0x0800217f
 80020a0:	080021c1 	.word	0x080021c1
 80020a4:	080021c1 	.word	0x080021c1
 80020a8:	080021c1 	.word	0x080021c1
 80020ac:	080021c1 	.word	0x080021c1
 80020b0:	08002195 	.word	0x08002195
 80020b4:	080021ab 	.word	0x080021ab
	case 0:
		ADCx->SMPR2.Bit_Name.SMP0=config->SPT;
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	789b      	ldrb	r3, [r3, #2]
 80020bc:	f003 0307 	and.w	r3, r3, #7
 80020c0:	b2d9      	uxtb	r1, r3
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	6913      	ldr	r3, [r2, #16]
 80020c6:	f361 0302 	bfi	r3, r1, #0, #3
 80020ca:	6113      	str	r3, [r2, #16]
		break;
 80020cc:	e07b      	b.n	80021c6 <ADC_init+0x266>
	case 1:
		ADCx->SMPR2.Bit_Name.SMP1=config->SPT;
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	789b      	ldrb	r3, [r3, #2]
 80020d2:	f003 0307 	and.w	r3, r3, #7
 80020d6:	b2d9      	uxtb	r1, r3
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	6913      	ldr	r3, [r2, #16]
 80020dc:	f361 03c5 	bfi	r3, r1, #3, #3
 80020e0:	6113      	str	r3, [r2, #16]

		break;
 80020e2:	e070      	b.n	80021c6 <ADC_init+0x266>
	case 2:
		ADCx->SMPR2.Bit_Name.SMP2=config->SPT;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	789b      	ldrb	r3, [r3, #2]
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	b2d9      	uxtb	r1, r3
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	6913      	ldr	r3, [r2, #16]
 80020f2:	f361 1388 	bfi	r3, r1, #6, #3
 80020f6:	6113      	str	r3, [r2, #16]

		break;
 80020f8:	e065      	b.n	80021c6 <ADC_init+0x266>
	case 3:
		ADCx->SMPR2.Bit_Name.SMP3=config->SPT;
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	789b      	ldrb	r3, [r3, #2]
 80020fe:	f003 0307 	and.w	r3, r3, #7
 8002102:	b2d9      	uxtb	r1, r3
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	6913      	ldr	r3, [r2, #16]
 8002108:	f361 234b 	bfi	r3, r1, #9, #3
 800210c:	6113      	str	r3, [r2, #16]

		break;
 800210e:	e05a      	b.n	80021c6 <ADC_init+0x266>
	case 4:
		ADCx->SMPR2.Bit_Name.SMP4=config->SPT;
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	789b      	ldrb	r3, [r3, #2]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	b2d9      	uxtb	r1, r3
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	6913      	ldr	r3, [r2, #16]
 800211e:	f361 330e 	bfi	r3, r1, #12, #3
 8002122:	6113      	str	r3, [r2, #16]

		break;
 8002124:	e04f      	b.n	80021c6 <ADC_init+0x266>
	case 5:
		ADCx->SMPR2.Bit_Name.SMP5=config->SPT;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	789b      	ldrb	r3, [r3, #2]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	b2d9      	uxtb	r1, r3
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	6913      	ldr	r3, [r2, #16]
 8002134:	f361 33d1 	bfi	r3, r1, #15, #3
 8002138:	6113      	str	r3, [r2, #16]

		break;
 800213a:	e044      	b.n	80021c6 <ADC_init+0x266>
	case 6:
		ADCx->SMPR2.Bit_Name.SMP6=config->SPT;
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	789b      	ldrb	r3, [r3, #2]
 8002140:	f003 0307 	and.w	r3, r3, #7
 8002144:	b2d9      	uxtb	r1, r3
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	6913      	ldr	r3, [r2, #16]
 800214a:	f361 4394 	bfi	r3, r1, #18, #3
 800214e:	6113      	str	r3, [r2, #16]

		break;
 8002150:	e039      	b.n	80021c6 <ADC_init+0x266>
	case 7:
		ADCx->SMPR2.Bit_Name.SMP7=config->SPT;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	789b      	ldrb	r3, [r3, #2]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	b2d9      	uxtb	r1, r3
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	6913      	ldr	r3, [r2, #16]
 8002160:	f361 5357 	bfi	r3, r1, #21, #3
 8002164:	6113      	str	r3, [r2, #16]

		break;
 8002166:	e02e      	b.n	80021c6 <ADC_init+0x266>
	case 8:
		ADCx->SMPR2.Bit_Name.SMP8=config->SPT;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	789b      	ldrb	r3, [r3, #2]
 800216c:	f003 0307 	and.w	r3, r3, #7
 8002170:	b2d9      	uxtb	r1, r3
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6913      	ldr	r3, [r2, #16]
 8002176:	f361 631a 	bfi	r3, r1, #24, #3
 800217a:	6113      	str	r3, [r2, #16]

		break;
 800217c:	e023      	b.n	80021c6 <ADC_init+0x266>
	case 9:
		ADCx->SMPR2.Bit_Name.SMP9=config->SPT;
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	789b      	ldrb	r3, [r3, #2]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	b2d9      	uxtb	r1, r3
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	6913      	ldr	r3, [r2, #16]
 800218c:	f361 63dd 	bfi	r3, r1, #27, #3
 8002190:	6113      	str	r3, [r2, #16]

		break;
 8002192:	e018      	b.n	80021c6 <ADC_init+0x266>
	case 14:
		ADCx->SMPR1.Bit_Name.SMP14=config->SPT;
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	789b      	ldrb	r3, [r3, #2]
 8002198:	f003 0307 	and.w	r3, r3, #7
 800219c:	b2d9      	uxtb	r1, r3
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	68d3      	ldr	r3, [r2, #12]
 80021a2:	f361 330e 	bfi	r3, r1, #12, #3
 80021a6:	60d3      	str	r3, [r2, #12]

		break;
 80021a8:	e00d      	b.n	80021c6 <ADC_init+0x266>
	case 15:
		ADCx->SMPR1.Bit_Name.SMP15=config->SPT;
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	789b      	ldrb	r3, [r3, #2]
 80021ae:	f003 0307 	and.w	r3, r3, #7
 80021b2:	b2d9      	uxtb	r1, r3
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	68d3      	ldr	r3, [r2, #12]
 80021b8:	f361 33d1 	bfi	r3, r1, #15, #3
 80021bc:	60d3      	str	r3, [r2, #12]
		break;
 80021be:	e002      	b.n	80021c6 <ADC_init+0x266>
	default:
		ADC_ERROR_HANDLER();
 80021c0:	f7ff fdd4 	bl	8001d6c <ADC_ERROR_HANDLER>
		break;
 80021c4:	bf00      	nop


	}

	switch(config->mode){
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	785b      	ldrb	r3, [r3, #1]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d002      	beq.n	80021d4 <ADC_init+0x274>
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d006      	beq.n	80021e0 <ADC_init+0x280>
 80021d2:	e013      	b.n	80021fc <ADC_init+0x29c>
	case ADC_Single_conversion:
		/*In Single conversion mode the ADC does one conversion. This mode is started either by
setting the ADON bit in the ADC_CR2 register (for a regular channel only) or by external
trigger (for a regular or injected channel), while the CONT bit is 0.*/
		ADCx->CR2.Bit_Name.CONT=0;
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	6893      	ldr	r3, [r2, #8]
 80021d8:	f36f 0341 	bfc	r3, #1, #1
 80021dc:	6093      	str	r3, [r2, #8]
		break;
 80021de:	e010      	b.n	8002202 <ADC_init+0x2a2>
	case ADC_Continuous_conversion:
		/*In continuous conversion mode ADC starts another conversion as soon as it finishes one.
This mode is started either by external trigger or by setting the ADON bit in the ADC_CR2
register, while the CONT bit is 1. */
		ADCx->CR2.Bit_Name.CONT=1;
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	6893      	ldr	r3, [r2, #8]
 80021e4:	f043 0302 	orr.w	r3, r3, #2
 80021e8:	6093      	str	r3, [r2, #8]
		break;
 80021ea:	e00a      	b.n	8002202 <ADC_init+0x2a2>
 80021ec:	40012400 	.word	0x40012400
 80021f0:	20004000 	.word	0x20004000
 80021f4:	40021000 	.word	0x40021000
 80021f8:	431bde83 	.word	0x431bde83

	default:
		ADC_ERROR_HANDLER();
 80021fc:	f7ff fdb6 	bl	8001d6c <ADC_ERROR_HANDLER>
		break;
 8002200:	bf00      	nop
	}

	if(config->AWDG->AWGD_Enable){
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	f003 0301 	and.w	r3, r3, #1
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d022      	beq.n	8002258 <ADC_init+0x2f8>
		ADCx->CR1.Bit_Name.AWDEN=1;
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6853      	ldr	r3, [r2, #4]
 8002216:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800221a:	6053      	str	r3, [r2, #4]
		ADCx->CR1.Bit_Name.AWDCH=config->CHx_num;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	f003 031f 	and.w	r3, r3, #31
 8002224:	b2d9      	uxtb	r1, r3
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	6853      	ldr	r3, [r2, #4]
 800222a:	f361 0304 	bfi	r3, r1, #0, #5
 800222e:	6053      	str	r3, [r2, #4]
		if(config->IE ==ADC_interrupt){
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	78db      	ldrb	r3, [r3, #3]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d105      	bne.n	8002244 <ADC_init+0x2e4>
			ADCx->CR1.Bit_Name.AWDIE=1;
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	6853      	ldr	r3, [r2, #4]
 800223c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002240:	6053      	str	r3, [r2, #4]
 8002242:	e004      	b.n	800224e <ADC_init+0x2ee>
		}else{
			ADCx->CR1.Bit_Name.AWDIE=0;
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	6853      	ldr	r3, [r2, #4]
 8002248:	f36f 1386 	bfc	r3, #6, #1
 800224c:	6053      	str	r3, [r2, #4]
		}
		ADCx->CR1.Bit_Name.AWDSGL=1;
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	6853      	ldr	r3, [r2, #4]
 8002252:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002256:	6053      	str	r3, [r2, #4]

	if(config->IE){
 // this will done when ADC_interrupt_Enable(); calles
	}

	ADCx->CR2.Bit_Name.EXTSEL=0b111; //111: SWSTART
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	6893      	ldr	r3, [r2, #8]
 800225c:	f443 3360 	orr.w	r3, r3, #229376	; 0x38000
 8002260:	6093      	str	r3, [r2, #8]
	ADCx->CR2.Bit_Name.SWSTART=1;//1: Starts conversion of regular channels
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	6893      	ldr	r3, [r2, #8]
 8002266:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800226a:	6093      	str	r3, [r2, #8]

	return ADC_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop

08002278 <ADC_read>:

void ADC_read(ADCx_REG *ADCx,uint8_t CH_num,uint16_t *data){
 8002278:	b480      	push	{r7}
 800227a:	b087      	sub	sp, #28
 800227c:	af00      	add	r7, sp, #0
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	460b      	mov	r3, r1
 8002282:	607a      	str	r2, [r7, #4]
 8002284:	72fb      	strb	r3, [r7, #11]
	ADC_CONFIG *ADC_CONFIG_v=NULL;
 8002286:	2300      	movs	r3, #0
 8002288:	617b      	str	r3, [r7, #20]

	//GET the back up sitting from the global sitting
	if(ADCx ==ADC1){
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	4a30      	ldr	r2, [pc, #192]	; (8002350 <ADC_read+0xd8>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d108      	bne.n	80022a4 <ADC_read+0x2c>
		ADC_CONFIG_v=&G_ADC_config[0][CH_num];
 8002292:	7afa      	ldrb	r2, [r7, #11]
 8002294:	4613      	mov	r3, r2
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	4413      	add	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4a2d      	ldr	r2, [pc, #180]	; (8002354 <ADC_read+0xdc>)
 800229e:	4413      	add	r3, r2
 80022a0:	617b      	str	r3, [r7, #20]
 80022a2:	e008      	b.n	80022b6 <ADC_read+0x3e>
	}
	else{
		ADC_CONFIG_v=&G_ADC_config[1][CH_num];
 80022a4:	7afa      	ldrb	r2, [r7, #11]
 80022a6:	4613      	mov	r3, r2
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	4413      	add	r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	33c0      	adds	r3, #192	; 0xc0
 80022b0:	4a28      	ldr	r2, [pc, #160]	; (8002354 <ADC_read+0xdc>)
 80022b2:	4413      	add	r3, r2
 80022b4:	617b      	str	r3, [r7, #20]
	}




	ADCx->SQR1.ALL_Bits=0;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2200      	movs	r2, #0
 80022ba:	62da      	str	r2, [r3, #44]	; 0x2c
	ADCx->SQR2.ALL_Bits=0;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2200      	movs	r2, #0
 80022c0:	631a      	str	r2, [r3, #48]	; 0x30
	ADCx->SQR3.ALL_Bits=0;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	635a      	str	r2, [r3, #52]	; 0x34

	ADCx->SQR3.Bit_Name.SQ1=ADC_CONFIG_v->CHx_num;
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	f003 031f 	and.w	r3, r3, #31
 80022d0:	b2d9      	uxtb	r1, r3
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80022d6:	f361 0304 	bfi	r3, r1, #0, #5
 80022da:	6353      	str	r3, [r2, #52]	; 0x34



	if(ADC_CONFIG_v->mode==ADC_Single_conversion){
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	785b      	ldrb	r3, [r3, #1]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d10c      	bne.n	80022fe <ADC_read+0x86>
		ADCx->CR2.Bit_Name.SWSTART=1;//1: Starts conversion of regular channels
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	6893      	ldr	r3, [r2, #8]
 80022e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022ec:	6093      	str	r3, [r2, #8]
		//		while(ADCx->SR.Bit_Name.STRT==0);
		while(ADCx->SR.Bit_Name.EOC==0);
 80022ee:	bf00      	nop
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d0f8      	beq.n	80022f0 <ADC_read+0x78>

	}

	if(ADC_CONFIG_v->IE){
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	78db      	ldrb	r3, [r3, #3]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d008      	beq.n	8002318 <ADC_read+0xa0>
		*data=ADCx->DR.Bit_Name.Regular_DATA;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800230a:	b29a      	uxth	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	801a      	strh	r2, [r3, #0]
		data++;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	3302      	adds	r3, #2
 8002314:	607b      	str	r3, [r7, #4]
			*data=ADCx->DR.Bit_Name.Regular_DATA;
			data++;
		}
	}

}
 8002316:	e016      	b.n	8002346 <ADC_read+0xce>
		for(uint8_t i=0;i<=ADCx->SQR1.Bit_Name.L;i++){
 8002318:	2300      	movs	r3, #0
 800231a:	74fb      	strb	r3, [r7, #19]
 800231c:	e00a      	b.n	8002334 <ADC_read+0xbc>
			*data=ADCx->DR.Bit_Name.Regular_DATA;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002322:	b29a      	uxth	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	801a      	strh	r2, [r3, #0]
			data++;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3302      	adds	r3, #2
 800232c:	607b      	str	r3, [r7, #4]
		for(uint8_t i=0;i<=ADCx->SQR1.Bit_Name.L;i++){
 800232e:	7cfb      	ldrb	r3, [r7, #19]
 8002330:	3301      	adds	r3, #1
 8002332:	74fb      	strb	r3, [r7, #19]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002338:	f3c3 5303 	ubfx	r3, r3, #20, #4
 800233c:	b2db      	uxtb	r3, r3
 800233e:	461a      	mov	r2, r3
 8002340:	7cfb      	ldrb	r3, [r7, #19]
 8002342:	4293      	cmp	r3, r2
 8002344:	d9eb      	bls.n	800231e <ADC_read+0xa6>
}
 8002346:	bf00      	nop
 8002348:	371c      	adds	r7, #28
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr
 8002350:	40012400 	.word	0x40012400
 8002354:	20004000 	.word	0x20004000

08002358 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(){
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
	if(ADC1->SR.Bit_Name.EOC ==1){
 800235c:	4b13      	ldr	r3, [pc, #76]	; (80023ac <ADC1_2_IRQHandler+0x54>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b01      	cmp	r3, #1
 8002368:	d10f      	bne.n	800238a <ADC1_2_IRQHandler+0x32>

		G_ADC_config[0][(ADC1->SQR3.Bit_Name.SQ1)].g_ADC_callback();
 800236a:	4b10      	ldr	r3, [pc, #64]	; (80023ac <ADC1_2_IRQHandler+0x54>)
 800236c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800236e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8002372:	b2db      	uxtb	r3, r3
 8002374:	4619      	mov	r1, r3
 8002376:	4a0e      	ldr	r2, [pc, #56]	; (80023b0 <ADC1_2_IRQHandler+0x58>)
 8002378:	460b      	mov	r3, r1
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	440b      	add	r3, r1
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	4413      	add	r3, r2
 8002382:	3308      	adds	r3, #8
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4798      	blx	r3
	}else{
		G_ADC_config[1][(ADC2->SQR3.Bit_Name.SQ1)].g_ADC_callback();
	}
}
 8002388:	e00e      	b.n	80023a8 <ADC1_2_IRQHandler+0x50>
		G_ADC_config[1][(ADC2->SQR3.Bit_Name.SQ1)].g_ADC_callback();
 800238a:	4b0a      	ldr	r3, [pc, #40]	; (80023b4 <ADC1_2_IRQHandler+0x5c>)
 800238c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800238e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8002392:	b2db      	uxtb	r3, r3
 8002394:	4619      	mov	r1, r3
 8002396:	4a06      	ldr	r2, [pc, #24]	; (80023b0 <ADC1_2_IRQHandler+0x58>)
 8002398:	460b      	mov	r3, r1
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	440b      	add	r3, r1
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	4413      	add	r3, r2
 80023a2:	33c8      	adds	r3, #200	; 0xc8
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4798      	blx	r3
}
 80023a8:	bf00      	nop
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40012400 	.word	0x40012400
 80023b0:	20004000 	.word	0x20004000
 80023b4:	40012800 	.word	0x40012800

080023b8 <ERROR_HANDLER>:
 */


#include "CAN.h"
CAN_config CAN_SITTING={0};
void ERROR_HANDLER(){
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
	while(1);
 80023bc:	e7fe      	b.n	80023bc <ERROR_HANDLER+0x4>
	...

080023c0 <MCAL_CAN_SET_GPIO>:
}
void MCAL_CAN_SET_GPIO(){
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
	PIN_config PINx={PIN_12,OUTPUT_AF_PP,SPEED_10}; //CAN_TX
 80023c6:	4b0a      	ldr	r3, [pc, #40]	; (80023f0 <MCAL_CAN_SET_GPIO+0x30>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOA, &PINx);
 80023cc:	1d3b      	adds	r3, r7, #4
 80023ce:	4619      	mov	r1, r3
 80023d0:	4808      	ldr	r0, [pc, #32]	; (80023f4 <MCAL_CAN_SET_GPIO+0x34>)
 80023d2:	f000 fc8d 	bl	8002cf0 <MCAL_GPIO_init>
	PINx=(PIN_config){PIN_11,INPUT_FI,0}; //CAN_RX
 80023d6:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <MCAL_CAN_SET_GPIO+0x38>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOA, &PINx);
 80023dc:	1d3b      	adds	r3, r7, #4
 80023de:	4619      	mov	r1, r3
 80023e0:	4804      	ldr	r0, [pc, #16]	; (80023f4 <MCAL_CAN_SET_GPIO+0x34>)
 80023e2:	f000 fc85 	bl	8002cf0 <MCAL_GPIO_init>

}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	0800530c 	.word	0x0800530c
 80023f4:	40010800 	.word	0x40010800
 80023f8:	08005310 	.word	0x08005310

080023fc <MCAL_CAN_init>:
CAN_retrun MCAL_CAN_init(CAN_config *CANx){
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
	CAN_SITTING =(*CANx);
 8002404:	4b84      	ldr	r3, [pc, #528]	; (8002618 <MCAL_CAN_init+0x21c>)
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	ca07      	ldmia	r2, {r0, r1, r2}
 800240a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//Make the Can State ITIALIZATION
	RCC->APB1ENR|=(1<<25);
 800240e:	4b83      	ldr	r3, [pc, #524]	; (800261c <MCAL_CAN_init+0x220>)
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	4a82      	ldr	r2, [pc, #520]	; (800261c <MCAL_CAN_init+0x220>)
 8002414:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002418:	61d3      	str	r3, [r2, #28]
	MCAL_CAN_SET_GPIO();
 800241a:	f7ff ffd1 	bl	80023c0 <MCAL_CAN_SET_GPIO>
	if((CAN1->MSR.Bit_Name.INAK ==0) &&(CAN1->MSR.Bit_Name.SLAK ==1) ){
 800241e:	4b80      	ldr	r3, [pc, #512]	; (8002620 <MCAL_CAN_init+0x224>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002426:	b2db      	uxtb	r3, r3
 8002428:	2b00      	cmp	r3, #0
 800242a:	d11f      	bne.n	800246c <MCAL_CAN_init+0x70>
 800242c:	4b7c      	ldr	r3, [pc, #496]	; (8002620 <MCAL_CAN_init+0x224>)
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002434:	b2db      	uxtb	r3, r3
 8002436:	2b01      	cmp	r3, #1
 8002438:	d118      	bne.n	800246c <MCAL_CAN_init+0x70>
		//this mean the state of can is sleep
		CAN1->MCR.Bit_Name.SLEEP=0;
 800243a:	4a79      	ldr	r2, [pc, #484]	; (8002620 <MCAL_CAN_init+0x224>)
 800243c:	6813      	ldr	r3, [r2, #0]
 800243e:	f36f 0341 	bfc	r3, #1, #1
 8002442:	6013      	str	r3, [r2, #0]
		CAN1->MCR.Bit_Name.INRQ=1;
 8002444:	4a76      	ldr	r2, [pc, #472]	; (8002620 <MCAL_CAN_init+0x224>)
 8002446:	6813      	ldr	r3, [r2, #0]
 8002448:	f043 0301 	orr.w	r3, r3, #1
 800244c:	6013      	str	r3, [r2, #0]
		while(!((CAN1->MSR.Bit_Name.INAK ==1) &&(CAN1->MSR.Bit_Name.SLAK ==0)));
 800244e:	bf00      	nop
 8002450:	4b73      	ldr	r3, [pc, #460]	; (8002620 <MCAL_CAN_init+0x224>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b01      	cmp	r3, #1
 800245c:	d1f8      	bne.n	8002450 <MCAL_CAN_init+0x54>
 800245e:	4b70      	ldr	r3, [pc, #448]	; (8002620 <MCAL_CAN_init+0x224>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1f1      	bne.n	8002450 <MCAL_CAN_init+0x54>
	}
	//Automatic bus-off management
	if(CANx->ABO){
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d005      	beq.n	8002480 <MCAL_CAN_init+0x84>
		CAN1->MCR.Bit_Name.ABOM=1;
 8002474:	4a6a      	ldr	r2, [pc, #424]	; (8002620 <MCAL_CAN_init+0x224>)
 8002476:	6813      	ldr	r3, [r2, #0]
 8002478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800247c:	6013      	str	r3, [r2, #0]
 800247e:	e004      	b.n	800248a <MCAL_CAN_init+0x8e>
	}else{
		CAN1->MCR.Bit_Name.ABOM=0;
 8002480:	4a67      	ldr	r2, [pc, #412]	; (8002620 <MCAL_CAN_init+0x224>)
 8002482:	6813      	ldr	r3, [r2, #0]
 8002484:	f36f 1386 	bfc	r3, #6, #1
 8002488:	6013      	str	r3, [r2, #0]
	}
	//No automatic retransmission
	if(CANx->NAT){
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	785b      	ldrb	r3, [r3, #1]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d005      	beq.n	800249e <MCAL_CAN_init+0xa2>
		CAN1->MCR.Bit_Name.NART=1;
 8002492:	4a63      	ldr	r2, [pc, #396]	; (8002620 <MCAL_CAN_init+0x224>)
 8002494:	6813      	ldr	r3, [r2, #0]
 8002496:	f043 0310 	orr.w	r3, r3, #16
 800249a:	6013      	str	r3, [r2, #0]
 800249c:	e004      	b.n	80024a8 <MCAL_CAN_init+0xac>
	}else{
		CAN1->MCR.Bit_Name.NART=0;
 800249e:	4a60      	ldr	r2, [pc, #384]	; (8002620 <MCAL_CAN_init+0x224>)
 80024a0:	6813      	ldr	r3, [r2, #0]
 80024a2:	f36f 1304 	bfc	r3, #4, #1
 80024a6:	6013      	str	r3, [r2, #0]
	}

	//Transmit FIFO priority by the identifier of the message
	CAN1->MCR.Bit_Name.TXFP=0;
 80024a8:	4a5d      	ldr	r2, [pc, #372]	; (8002620 <MCAL_CAN_init+0x224>)
 80024aa:	6813      	ldr	r3, [r2, #0]
 80024ac:	f36f 0382 	bfc	r3, #2, #1
 80024b0:	6013      	str	r3, [r2, #0]
	//Receive FIFO locked mode Receive FIFO locked against overrun. Once a receive FIFO
	//is full the next incoming message will be discarded.
	if(CANx->RFL){
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	789b      	ldrb	r3, [r3, #2]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d005      	beq.n	80024c6 <MCAL_CAN_init+0xca>
		CAN1->MCR.Bit_Name.RFLM=1;
 80024ba:	4a59      	ldr	r2, [pc, #356]	; (8002620 <MCAL_CAN_init+0x224>)
 80024bc:	6813      	ldr	r3, [r2, #0]
 80024be:	f043 0308 	orr.w	r3, r3, #8
 80024c2:	6013      	str	r3, [r2, #0]
 80024c4:	e004      	b.n	80024d0 <MCAL_CAN_init+0xd4>
	}else{
		CAN1->MCR.Bit_Name.RFLM=0;
 80024c6:	4a56      	ldr	r2, [pc, #344]	; (8002620 <MCAL_CAN_init+0x224>)
 80024c8:	6813      	ldr	r3, [r2, #0]
 80024ca:	f36f 03c3 	bfc	r3, #3, #1
 80024ce:	6013      	str	r3, [r2, #0]

	}

	//from http://www.bittiming.can-wiki.info/ we can get the CAN1->BTR
	switch(MCAL_GET_PCLCK1()){
 80024d0:	f001 f9fe 	bl	80038d0 <MCAL_GET_PCLCK1>
 80024d4:	4603      	mov	r3, r0
 80024d6:	4a53      	ldr	r2, [pc, #332]	; (8002624 <MCAL_CAN_init+0x228>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d003      	beq.n	80024e4 <MCAL_CAN_init+0xe8>
 80024dc:	4a52      	ldr	r2, [pc, #328]	; (8002628 <MCAL_CAN_init+0x22c>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d023      	beq.n	800252a <MCAL_CAN_init+0x12e>

			}

			break;
			default:
				break;
 80024e2:	e045      	b.n	8002570 <MCAL_CAN_init+0x174>
		switch(CANx->SPEED){
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	78db      	ldrb	r3, [r3, #3]
 80024e8:	2b03      	cmp	r3, #3
 80024ea:	d83e      	bhi.n	800256a <MCAL_CAN_init+0x16e>
 80024ec:	a201      	add	r2, pc, #4	; (adr r2, 80024f4 <MCAL_CAN_init+0xf8>)
 80024ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024f2:	bf00      	nop
 80024f4:	08002505 	.word	0x08002505
 80024f8:	0800250f 	.word	0x0800250f
 80024fc:	08002519 	.word	0x08002519
 8002500:	08002521 	.word	0x08002521
			CAN1->BTR.ALL_Bits=0x00050000;
 8002504:	4b46      	ldr	r3, [pc, #280]	; (8002620 <MCAL_CAN_init+0x224>)
 8002506:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800250a:	61da      	str	r2, [r3, #28]
			break;
 800250c:	e00c      	b.n	8002528 <MCAL_CAN_init+0x12c>
			CAN1->BTR.ALL_Bits=0x001c0000;
 800250e:	4b44      	ldr	r3, [pc, #272]	; (8002620 <MCAL_CAN_init+0x224>)
 8002510:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
 8002514:	61da      	str	r2, [r3, #28]
			break;
 8002516:	e007      	b.n	8002528 <MCAL_CAN_init+0x12c>
			CAN1->BTR.ALL_Bits=0x001c0001;
 8002518:	4b41      	ldr	r3, [pc, #260]	; (8002620 <MCAL_CAN_init+0x224>)
 800251a:	4a44      	ldr	r2, [pc, #272]	; (800262c <MCAL_CAN_init+0x230>)
 800251c:	61da      	str	r2, [r3, #28]
			break;
 800251e:	e003      	b.n	8002528 <MCAL_CAN_init+0x12c>
			CAN1->BTR.ALL_Bits=0x001c0004;
 8002520:	4b3f      	ldr	r3, [pc, #252]	; (8002620 <MCAL_CAN_init+0x224>)
 8002522:	4a43      	ldr	r2, [pc, #268]	; (8002630 <MCAL_CAN_init+0x234>)
 8002524:	61da      	str	r2, [r3, #28]
			break;
 8002526:	bf00      	nop
		break;
 8002528:	e01f      	b.n	800256a <MCAL_CAN_init+0x16e>
			switch(CANx->SPEED){
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	78db      	ldrb	r3, [r3, #3]
 800252e:	2b03      	cmp	r3, #3
 8002530:	d81d      	bhi.n	800256e <MCAL_CAN_init+0x172>
 8002532:	a201      	add	r2, pc, #4	; (adr r2, 8002538 <MCAL_CAN_init+0x13c>)
 8002534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002538:	08002549 	.word	0x08002549
 800253c:	08002551 	.word	0x08002551
 8002540:	08002559 	.word	0x08002559
 8002544:	08002561 	.word	0x08002561
				CAN1->BTR.ALL_Bits=0x00090001;
 8002548:	4b35      	ldr	r3, [pc, #212]	; (8002620 <MCAL_CAN_init+0x224>)
 800254a:	4a3a      	ldr	r2, [pc, #232]	; (8002634 <MCAL_CAN_init+0x238>)
 800254c:	61da      	str	r2, [r3, #28]
				break;
 800254e:	e00b      	b.n	8002568 <MCAL_CAN_init+0x16c>
				CAN1->BTR.ALL_Bits=0x001c0002;
 8002550:	4b33      	ldr	r3, [pc, #204]	; (8002620 <MCAL_CAN_init+0x224>)
 8002552:	4a39      	ldr	r2, [pc, #228]	; (8002638 <MCAL_CAN_init+0x23c>)
 8002554:	61da      	str	r2, [r3, #28]
				break;
 8002556:	e007      	b.n	8002568 <MCAL_CAN_init+0x16c>
				CAN1->BTR.ALL_Bits=0x001c0005;
 8002558:	4b31      	ldr	r3, [pc, #196]	; (8002620 <MCAL_CAN_init+0x224>)
 800255a:	4a38      	ldr	r2, [pc, #224]	; (800263c <MCAL_CAN_init+0x240>)
 800255c:	61da      	str	r2, [r3, #28]
				break;
 800255e:	e003      	b.n	8002568 <MCAL_CAN_init+0x16c>
				CAN1->BTR.ALL_Bits=0x001c000e;
 8002560:	4b2f      	ldr	r3, [pc, #188]	; (8002620 <MCAL_CAN_init+0x224>)
 8002562:	4a37      	ldr	r2, [pc, #220]	; (8002640 <MCAL_CAN_init+0x244>)
 8002564:	61da      	str	r2, [r3, #28]
				break;
 8002566:	bf00      	nop
			break;
 8002568:	e001      	b.n	800256e <MCAL_CAN_init+0x172>
		break;
 800256a:	bf00      	nop
 800256c:	e000      	b.n	8002570 <MCAL_CAN_init+0x174>
			break;
 800256e:	bf00      	nop

	}

	switch(CANx->MODE){
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	791b      	ldrb	r3, [r3, #4]
 8002574:	2b03      	cmp	r3, #3
 8002576:	d837      	bhi.n	80025e8 <MCAL_CAN_init+0x1ec>
 8002578:	a201      	add	r2, pc, #4	; (adr r2, 8002580 <MCAL_CAN_init+0x184>)
 800257a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800257e:	bf00      	nop
 8002580:	08002591 	.word	0x08002591
 8002584:	080025a7 	.word	0x080025a7
 8002588:	080025bd 	.word	0x080025bd
 800258c:	080025d3 	.word	0x080025d3
	case CAN_NORMAL:
		CAN1->BTR.Bit_Name.SILM=0;
 8002590:	4a23      	ldr	r2, [pc, #140]	; (8002620 <MCAL_CAN_init+0x224>)
 8002592:	69d3      	ldr	r3, [r2, #28]
 8002594:	f36f 73df 	bfc	r3, #31, #1
 8002598:	61d3      	str	r3, [r2, #28]
		CAN1->BTR.Bit_Name.LBKM=0;
 800259a:	4a21      	ldr	r2, [pc, #132]	; (8002620 <MCAL_CAN_init+0x224>)
 800259c:	69d3      	ldr	r3, [r2, #28]
 800259e:	f36f 739e 	bfc	r3, #30, #1
 80025a2:	61d3      	str	r3, [r2, #28]

		break;
 80025a4:	e023      	b.n	80025ee <MCAL_CAN_init+0x1f2>
	case CAN_Silent:
		CAN1->BTR.Bit_Name.SILM=1;
 80025a6:	4a1e      	ldr	r2, [pc, #120]	; (8002620 <MCAL_CAN_init+0x224>)
 80025a8:	69d3      	ldr	r3, [r2, #28]
 80025aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80025ae:	61d3      	str	r3, [r2, #28]
		CAN1->BTR.Bit_Name.LBKM=0;
 80025b0:	4a1b      	ldr	r2, [pc, #108]	; (8002620 <MCAL_CAN_init+0x224>)
 80025b2:	69d3      	ldr	r3, [r2, #28]
 80025b4:	f36f 739e 	bfc	r3, #30, #1
 80025b8:	61d3      	str	r3, [r2, #28]
		break;
 80025ba:	e018      	b.n	80025ee <MCAL_CAN_init+0x1f2>
	case CAN_Loop_back:
		CAN1->BTR.Bit_Name.SILM=0;
 80025bc:	4a18      	ldr	r2, [pc, #96]	; (8002620 <MCAL_CAN_init+0x224>)
 80025be:	69d3      	ldr	r3, [r2, #28]
 80025c0:	f36f 73df 	bfc	r3, #31, #1
 80025c4:	61d3      	str	r3, [r2, #28]
		CAN1->BTR.Bit_Name.LBKM=1;
 80025c6:	4a16      	ldr	r2, [pc, #88]	; (8002620 <MCAL_CAN_init+0x224>)
 80025c8:	69d3      	ldr	r3, [r2, #28]
 80025ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80025ce:	61d3      	str	r3, [r2, #28]
		break;
 80025d0:	e00d      	b.n	80025ee <MCAL_CAN_init+0x1f2>
	case CAN_Silent_Loop_back:
		CAN1->BTR.Bit_Name.SILM=1;
 80025d2:	4a13      	ldr	r2, [pc, #76]	; (8002620 <MCAL_CAN_init+0x224>)
 80025d4:	69d3      	ldr	r3, [r2, #28]
 80025d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80025da:	61d3      	str	r3, [r2, #28]
		CAN1->BTR.Bit_Name.LBKM=1;
 80025dc:	4a10      	ldr	r2, [pc, #64]	; (8002620 <MCAL_CAN_init+0x224>)
 80025de:	69d3      	ldr	r3, [r2, #28]
 80025e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80025e4:	61d3      	str	r3, [r2, #28]
		break;
 80025e6:	e002      	b.n	80025ee <MCAL_CAN_init+0x1f2>
	default:
		ERROR_HANDLER();
 80025e8:	f7ff fee6 	bl	80023b8 <ERROR_HANDLER>
		break;
 80025ec:	bf00      	nop

	}

	if(CANx->IE){
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	795b      	ldrb	r3, [r3, #5]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d028      	beq.n	8002648 <MCAL_CAN_init+0x24c>
		CAN1->IER.Bit_Name.FMPIE0=1;
 80025f6:	4a0a      	ldr	r2, [pc, #40]	; (8002620 <MCAL_CAN_init+0x224>)
 80025f8:	6953      	ldr	r3, [r2, #20]
 80025fa:	f043 0302 	orr.w	r3, r3, #2
 80025fe:	6153      	str	r3, [r2, #20]
		CAN1->IER.Bit_Name.FMPIE1=1;
 8002600:	4a07      	ldr	r2, [pc, #28]	; (8002620 <MCAL_CAN_init+0x224>)
 8002602:	6953      	ldr	r3, [r2, #20]
 8002604:	f043 0310 	orr.w	r3, r3, #16
 8002608:	6153      	str	r3, [r2, #20]
		NVIC_ISER0|=(1<<20) |(1<<21);
 800260a:	4b0e      	ldr	r3, [pc, #56]	; (8002644 <MCAL_CAN_init+0x248>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a0d      	ldr	r2, [pc, #52]	; (8002644 <MCAL_CAN_init+0x248>)
 8002610:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8002614:	6013      	str	r3, [r2, #0]
 8002616:	e027      	b.n	8002668 <MCAL_CAN_init+0x26c>
 8002618:	20004180 	.word	0x20004180
 800261c:	40021000 	.word	0x40021000
 8002620:	40006400 	.word	0x40006400
 8002624:	007a1200 	.word	0x007a1200
 8002628:	016e3600 	.word	0x016e3600
 800262c:	001c0001 	.word	0x001c0001
 8002630:	001c0004 	.word	0x001c0004
 8002634:	00090001 	.word	0x00090001
 8002638:	001c0002 	.word	0x001c0002
 800263c:	001c0005 	.word	0x001c0005
 8002640:	001c000e 	.word	0x001c000e
 8002644:	e000e100 	.word	0xe000e100
	}else{
		CAN1->IER.Bit_Name.FMPIE0=0;
 8002648:	4a22      	ldr	r2, [pc, #136]	; (80026d4 <MCAL_CAN_init+0x2d8>)
 800264a:	6953      	ldr	r3, [r2, #20]
 800264c:	f36f 0341 	bfc	r3, #1, #1
 8002650:	6153      	str	r3, [r2, #20]
		CAN1->IER.Bit_Name.FMPIE1=0;
 8002652:	4a20      	ldr	r2, [pc, #128]	; (80026d4 <MCAL_CAN_init+0x2d8>)
 8002654:	6953      	ldr	r3, [r2, #20]
 8002656:	f36f 1304 	bfc	r3, #4, #1
 800265a:	6153      	str	r3, [r2, #20]
		NVIC_ICER0|=(1<<20) |(1<<21);
 800265c:	4b1e      	ldr	r3, [pc, #120]	; (80026d8 <MCAL_CAN_init+0x2dc>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a1d      	ldr	r2, [pc, #116]	; (80026d8 <MCAL_CAN_init+0x2dc>)
 8002662:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8002666:	6013      	str	r3, [r2, #0]
	}

	CAN1->IER.Bit_Name.BOFIE=1;
 8002668:	4a1a      	ldr	r2, [pc, #104]	; (80026d4 <MCAL_CAN_init+0x2d8>)
 800266a:	6953      	ldr	r3, [r2, #20]
 800266c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002670:	6153      	str	r3, [r2, #20]
	CAN1->IER.Bit_Name.ERRIE=1;
 8002672:	4a18      	ldr	r2, [pc, #96]	; (80026d4 <MCAL_CAN_init+0x2d8>)
 8002674:	6953      	ldr	r3, [r2, #20]
 8002676:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800267a:	6153      	str	r3, [r2, #20]
	NVIC_ISER0|=(1<<22);
 800267c:	4b17      	ldr	r3, [pc, #92]	; (80026dc <MCAL_CAN_init+0x2e0>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a16      	ldr	r2, [pc, #88]	; (80026dc <MCAL_CAN_init+0x2e0>)
 8002682:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002686:	6013      	str	r3, [r2, #0]
	//Make the Can State Normal
	if((CAN1->MSR.Bit_Name.INAK ==1) &&(CAN1->MSR.Bit_Name.SLAK ==0) ){
 8002688:	4b12      	ldr	r3, [pc, #72]	; (80026d4 <MCAL_CAN_init+0x2d8>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002690:	b2db      	uxtb	r3, r3
 8002692:	2b01      	cmp	r3, #1
 8002694:	d118      	bne.n	80026c8 <MCAL_CAN_init+0x2cc>
 8002696:	4b0f      	ldr	r3, [pc, #60]	; (80026d4 <MCAL_CAN_init+0x2d8>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d111      	bne.n	80026c8 <MCAL_CAN_init+0x2cc>
		//this mean the state of can is sleep
		CAN1->MCR.Bit_Name.SLEEP=0;
 80026a4:	4a0b      	ldr	r2, [pc, #44]	; (80026d4 <MCAL_CAN_init+0x2d8>)
 80026a6:	6813      	ldr	r3, [r2, #0]
 80026a8:	f36f 0341 	bfc	r3, #1, #1
 80026ac:	6013      	str	r3, [r2, #0]
		CAN1->MCR.Bit_Name.INRQ=0;
 80026ae:	4a09      	ldr	r2, [pc, #36]	; (80026d4 <MCAL_CAN_init+0x2d8>)
 80026b0:	6813      	ldr	r3, [r2, #0]
 80026b2:	f36f 0300 	bfc	r3, #0, #1
 80026b6:	6013      	str	r3, [r2, #0]
		while(CAN1->MSR.Bit_Name.INAK ==1);
 80026b8:	bf00      	nop
 80026ba:	4b06      	ldr	r3, [pc, #24]	; (80026d4 <MCAL_CAN_init+0x2d8>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d0f8      	beq.n	80026ba <MCAL_CAN_init+0x2be>
	}


	return CAN_OK;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	40006400 	.word	0x40006400
 80026d8:	e000e180 	.word	0xe000e180
 80026dc:	e000e100 	.word	0xe000e100

080026e0 <MCAL_CAN_RESET>:

	return CAN_OK;

}

void MCAL_CAN_RESET(){
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
	RCC->APB1RSTR|=(1<<25);
 80026e4:	4b07      	ldr	r3, [pc, #28]	; (8002704 <MCAL_CAN_RESET+0x24>)
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	4a06      	ldr	r2, [pc, #24]	; (8002704 <MCAL_CAN_RESET+0x24>)
 80026ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026ee:	6113      	str	r3, [r2, #16]
	RCC->APB1RSTR&=~(1<<25);
 80026f0:	4b04      	ldr	r3, [pc, #16]	; (8002704 <MCAL_CAN_RESET+0x24>)
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	4a03      	ldr	r2, [pc, #12]	; (8002704 <MCAL_CAN_RESET+0x24>)
 80026f6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80026fa:	6113      	str	r3, [r2, #16]

}
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr
 8002704:	40021000 	.word	0x40021000

08002708 <USB_LP_CAN_RX0_IRQHandler>:

void USB_LP_CAN_RX0_IRQHandler(){
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
	CAN_SITTING.g_f_callback();
 800270c:	4b02      	ldr	r3, [pc, #8]	; (8002718 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	4798      	blx	r3
}
 8002712:	bf00      	nop
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	20004180 	.word	0x20004180

0800271c <CAN_RX1_IRQHandler>:
void CAN_RX1_IRQHandler(){
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
	CAN_SITTING.g_f_callback();
 8002720:	4b02      	ldr	r3, [pc, #8]	; (800272c <CAN_RX1_IRQHandler+0x10>)
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	4798      	blx	r3
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	20004180 	.word	0x20004180

08002730 <CAN_SCE_IRQHandler>:

void CAN_SCE_IRQHandler(){
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
	MCAL_CAN_RESET();
 8002734:	f7ff ffd4 	bl	80026e0 <MCAL_CAN_RESET>
	MCAL_CAN_init(&CAN_SITTING);
 8002738:	4802      	ldr	r0, [pc, #8]	; (8002744 <CAN_SCE_IRQHandler+0x14>)
 800273a:	f7ff fe5f 	bl	80023fc <MCAL_CAN_init>
}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	20004180 	.word	0x20004180

08002748 <NVIC_ENABLE>:
 */

#include "EXTI_Driver.h"

void (*g_P_CALLBACK_f[15])();
void NVIC_ENABLE(usint8_t irq){
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	71fb      	strb	r3, [r7, #7]
	switch(irq){
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	2b0f      	cmp	r3, #15
 8002756:	d854      	bhi.n	8002802 <NVIC_ENABLE+0xba>
 8002758:	a201      	add	r2, pc, #4	; (adr r2, 8002760 <NVIC_ENABLE+0x18>)
 800275a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800275e:	bf00      	nop
 8002760:	080027a1 	.word	0x080027a1
 8002764:	080027af 	.word	0x080027af
 8002768:	080027bd 	.word	0x080027bd
 800276c:	080027cb 	.word	0x080027cb
 8002770:	080027d9 	.word	0x080027d9
 8002774:	080027e7 	.word	0x080027e7
 8002778:	080027e7 	.word	0x080027e7
 800277c:	080027e7 	.word	0x080027e7
 8002780:	080027e7 	.word	0x080027e7
 8002784:	080027e7 	.word	0x080027e7
 8002788:	080027f5 	.word	0x080027f5
 800278c:	080027f5 	.word	0x080027f5
 8002790:	080027f5 	.word	0x080027f5
 8002794:	080027f5 	.word	0x080027f5
 8002798:	080027f5 	.word	0x080027f5
 800279c:	080027f5 	.word	0x080027f5
	case 0:
		NVIC_EXTI0_EN;
 80027a0:	4b1a      	ldr	r3, [pc, #104]	; (800280c <NVIC_ENABLE+0xc4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a19      	ldr	r2, [pc, #100]	; (800280c <NVIC_ENABLE+0xc4>)
 80027a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027aa:	6013      	str	r3, [r2, #0]
		break;
 80027ac:	e029      	b.n	8002802 <NVIC_ENABLE+0xba>
	case 1:
		NVIC_EXTI1_EN;
 80027ae:	4b17      	ldr	r3, [pc, #92]	; (800280c <NVIC_ENABLE+0xc4>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a16      	ldr	r2, [pc, #88]	; (800280c <NVIC_ENABLE+0xc4>)
 80027b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027b8:	6013      	str	r3, [r2, #0]
		break;
 80027ba:	e022      	b.n	8002802 <NVIC_ENABLE+0xba>
	case 2:
		NVIC_EXTI2_EN;
 80027bc:	4b13      	ldr	r3, [pc, #76]	; (800280c <NVIC_ENABLE+0xc4>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a12      	ldr	r2, [pc, #72]	; (800280c <NVIC_ENABLE+0xc4>)
 80027c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027c6:	6013      	str	r3, [r2, #0]
		break;
 80027c8:	e01b      	b.n	8002802 <NVIC_ENABLE+0xba>
	case 3:
		NVIC_EXTI3_EN;
 80027ca:	4b10      	ldr	r3, [pc, #64]	; (800280c <NVIC_ENABLE+0xc4>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a0f      	ldr	r2, [pc, #60]	; (800280c <NVIC_ENABLE+0xc4>)
 80027d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027d4:	6013      	str	r3, [r2, #0]
		break;
 80027d6:	e014      	b.n	8002802 <NVIC_ENABLE+0xba>
	case 4:
		NVIC_EXTI4_EN;
 80027d8:	4b0c      	ldr	r3, [pc, #48]	; (800280c <NVIC_ENABLE+0xc4>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a0b      	ldr	r2, [pc, #44]	; (800280c <NVIC_ENABLE+0xc4>)
 80027de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027e2:	6013      	str	r3, [r2, #0]
		break;
 80027e4:	e00d      	b.n	8002802 <NVIC_ENABLE+0xba>
	case 5:
	case 6:
	case 7:
	case 8:
	case 9:
		NVIC_EXTI9_EN;
 80027e6:	4b09      	ldr	r3, [pc, #36]	; (800280c <NVIC_ENABLE+0xc4>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a08      	ldr	r2, [pc, #32]	; (800280c <NVIC_ENABLE+0xc4>)
 80027ec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80027f0:	6013      	str	r3, [r2, #0]
		break;
 80027f2:	e006      	b.n	8002802 <NVIC_ENABLE+0xba>
	case 11:
	case 12:
	case 13:
	case 14:
	case 15:
		NVIC_EXTI15_EN;
 80027f4:	4b06      	ldr	r3, [pc, #24]	; (8002810 <NVIC_ENABLE+0xc8>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a05      	ldr	r2, [pc, #20]	; (8002810 <NVIC_ENABLE+0xc8>)
 80027fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027fe:	6013      	str	r3, [r2, #0]
break;
 8002800:	bf00      	nop

	}
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr
 800280c:	e000e100 	.word	0xe000e100
 8002810:	e000e104 	.word	0xe000e104

08002814 <NVIC_DISABLE>:
void NVIC_DISABLE(usint8_t irq){
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	4603      	mov	r3, r0
 800281c:	71fb      	strb	r3, [r7, #7]
	switch(irq){
 800281e:	79fb      	ldrb	r3, [r7, #7]
 8002820:	2b0f      	cmp	r3, #15
 8002822:	d854      	bhi.n	80028ce <NVIC_DISABLE+0xba>
 8002824:	a201      	add	r2, pc, #4	; (adr r2, 800282c <NVIC_DISABLE+0x18>)
 8002826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800282a:	bf00      	nop
 800282c:	0800286d 	.word	0x0800286d
 8002830:	0800287b 	.word	0x0800287b
 8002834:	08002889 	.word	0x08002889
 8002838:	08002897 	.word	0x08002897
 800283c:	080028a5 	.word	0x080028a5
 8002840:	080028b3 	.word	0x080028b3
 8002844:	080028b3 	.word	0x080028b3
 8002848:	080028b3 	.word	0x080028b3
 800284c:	080028b3 	.word	0x080028b3
 8002850:	080028b3 	.word	0x080028b3
 8002854:	080028c1 	.word	0x080028c1
 8002858:	080028c1 	.word	0x080028c1
 800285c:	080028c1 	.word	0x080028c1
 8002860:	080028c1 	.word	0x080028c1
 8002864:	080028c1 	.word	0x080028c1
 8002868:	080028c1 	.word	0x080028c1
	case 0:
		NVIC_EXTI0_D;
 800286c:	4b1a      	ldr	r3, [pc, #104]	; (80028d8 <NVIC_DISABLE+0xc4>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a19      	ldr	r2, [pc, #100]	; (80028d8 <NVIC_DISABLE+0xc4>)
 8002872:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002876:	6013      	str	r3, [r2, #0]
		break;
 8002878:	e029      	b.n	80028ce <NVIC_DISABLE+0xba>
	case 1:
		NVIC_EXTI1_D;
 800287a:	4b17      	ldr	r3, [pc, #92]	; (80028d8 <NVIC_DISABLE+0xc4>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a16      	ldr	r2, [pc, #88]	; (80028d8 <NVIC_DISABLE+0xc4>)
 8002880:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002884:	6013      	str	r3, [r2, #0]
		break;
 8002886:	e022      	b.n	80028ce <NVIC_DISABLE+0xba>
	case 2:
		NVIC_EXTI2_D;
 8002888:	4b13      	ldr	r3, [pc, #76]	; (80028d8 <NVIC_DISABLE+0xc4>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a12      	ldr	r2, [pc, #72]	; (80028d8 <NVIC_DISABLE+0xc4>)
 800288e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002892:	6013      	str	r3, [r2, #0]
		break;
 8002894:	e01b      	b.n	80028ce <NVIC_DISABLE+0xba>
	case 3:
		NVIC_EXTI3_D;
 8002896:	4b10      	ldr	r3, [pc, #64]	; (80028d8 <NVIC_DISABLE+0xc4>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a0f      	ldr	r2, [pc, #60]	; (80028d8 <NVIC_DISABLE+0xc4>)
 800289c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80028a0:	6013      	str	r3, [r2, #0]
		break;
 80028a2:	e014      	b.n	80028ce <NVIC_DISABLE+0xba>
	case 4:
		NVIC_EXTI4_D;
 80028a4:	4b0c      	ldr	r3, [pc, #48]	; (80028d8 <NVIC_DISABLE+0xc4>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a0b      	ldr	r2, [pc, #44]	; (80028d8 <NVIC_DISABLE+0xc4>)
 80028aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028ae:	6013      	str	r3, [r2, #0]
		break;
 80028b0:	e00d      	b.n	80028ce <NVIC_DISABLE+0xba>
	case 5:
	case 6:
	case 7:
	case 8:
	case 9:
		NVIC_EXTI9_D;
 80028b2:	4b09      	ldr	r3, [pc, #36]	; (80028d8 <NVIC_DISABLE+0xc4>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a08      	ldr	r2, [pc, #32]	; (80028d8 <NVIC_DISABLE+0xc4>)
 80028b8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80028bc:	6013      	str	r3, [r2, #0]
		break;
 80028be:	e006      	b.n	80028ce <NVIC_DISABLE+0xba>
	case 11:
	case 12:
	case 13:
	case 14:
	case 15:
		NVIC_EXTI15_D;
 80028c0:	4b06      	ldr	r3, [pc, #24]	; (80028dc <NVIC_DISABLE+0xc8>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a05      	ldr	r2, [pc, #20]	; (80028dc <NVIC_DISABLE+0xc8>)
 80028c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028ca:	6013      	str	r3, [r2, #0]
break;
 80028cc:	bf00      	nop

	}
}
 80028ce:	bf00      	nop
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr
 80028d8:	e000e100 	.word	0xe000e100
 80028dc:	e000e104 	.word	0xe000e104

080028e0 <MCAL_EXTI_init>:
	void MCAL_EXTI_init(EXTI_config_t *EXTI){
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
		RCC->APB2ENR |=(1<<0);
 80028e8:	4b65      	ldr	r3, [pc, #404]	; (8002a80 <MCAL_EXTI_init+0x1a0>)
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	4a64      	ldr	r2, [pc, #400]	; (8002a80 <MCAL_EXTI_init+0x1a0>)
 80028ee:	f043 0301 	orr.w	r3, r3, #1
 80028f2:	6193      	str	r3, [r2, #24]
		usint8_t AFIO_EXTICR = (EXTI->EXTI_PIN.EXI_LINE /4);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	881b      	ldrh	r3, [r3, #0]
 80028f8:	089b      	lsrs	r3, r3, #2
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	73fb      	strb	r3, [r7, #15]
		usint8_t EXTI_position = (EXTI->EXTI_PIN.EXI_LINE %4)*4;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	881b      	ldrh	r3, [r3, #0]
 8002902:	b2db      	uxtb	r3, r3
 8002904:	f003 0303 	and.w	r3, r3, #3
 8002908:	b2db      	uxtb	r3, r3
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	73bb      	strb	r3, [r7, #14]

		// MAKE THE PIN INPUT FLOATING
		PIN_config pin={EXTI->EXTI_PIN.PIN,INPUT_FI};
 800290e:	2300      	movs	r3, #0
 8002910:	60bb      	str	r3, [r7, #8]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	891b      	ldrh	r3, [r3, #8]
 8002916:	813b      	strh	r3, [r7, #8]
 8002918:	2301      	movs	r3, #1
 800291a:	72bb      	strb	r3, [r7, #10]
		MCAL_GPIO_init(EXTI->EXTI_PIN.GIPO, &pin);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f107 0208 	add.w	r2, r7, #8
 8002924:	4611      	mov	r1, r2
 8002926:	4618      	mov	r0, r3
 8002928:	f000 f9e2 	bl	8002cf0 <MCAL_GPIO_init>

		//MAKE THE SIGNAL RISING OR FALLING OR BOTH
		if(EXTI->EXT_TRIGGER ==FALLING){
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	7b1b      	ldrb	r3, [r3, #12]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d10b      	bne.n	800294c <MCAL_EXTI_init+0x6c>
			EXTI_REG->FTSR |=(1<<EXTI->EXTI_PIN.EXI_LINE);
 8002934:	4b53      	ldr	r3, [pc, #332]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	8812      	ldrh	r2, [r2, #0]
 800293c:	4611      	mov	r1, r2
 800293e:	2201      	movs	r2, #1
 8002940:	408a      	lsls	r2, r1
 8002942:	4611      	mov	r1, r2
 8002944:	4a4f      	ldr	r2, [pc, #316]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 8002946:	430b      	orrs	r3, r1
 8002948:	60d3      	str	r3, [r2, #12]
 800294a:	e029      	b.n	80029a0 <MCAL_EXTI_init+0xc0>
		}else if(EXTI->EXT_TRIGGER ==RISEING){
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	7b1b      	ldrb	r3, [r3, #12]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d10b      	bne.n	800296c <MCAL_EXTI_init+0x8c>
			EXTI_REG->RTSR |=(1<<EXTI->EXTI_PIN.EXI_LINE);
 8002954:	4b4b      	ldr	r3, [pc, #300]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	8812      	ldrh	r2, [r2, #0]
 800295c:	4611      	mov	r1, r2
 800295e:	2201      	movs	r2, #1
 8002960:	408a      	lsls	r2, r1
 8002962:	4611      	mov	r1, r2
 8002964:	4a47      	ldr	r2, [pc, #284]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 8002966:	430b      	orrs	r3, r1
 8002968:	6093      	str	r3, [r2, #8]
 800296a:	e019      	b.n	80029a0 <MCAL_EXTI_init+0xc0>

		}else if(EXTI->EXT_TRIGGER ==FALLING_RISEING){
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	7b1b      	ldrb	r3, [r3, #12]
 8002970:	2b02      	cmp	r3, #2
 8002972:	d115      	bne.n	80029a0 <MCAL_EXTI_init+0xc0>
			EXTI_REG->FTSR |=(1<<EXTI->EXTI_PIN.EXI_LINE);
 8002974:	4b43      	ldr	r3, [pc, #268]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	8812      	ldrh	r2, [r2, #0]
 800297c:	4611      	mov	r1, r2
 800297e:	2201      	movs	r2, #1
 8002980:	408a      	lsls	r2, r1
 8002982:	4611      	mov	r1, r2
 8002984:	4a3f      	ldr	r2, [pc, #252]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 8002986:	430b      	orrs	r3, r1
 8002988:	60d3      	str	r3, [r2, #12]
			EXTI_REG->RTSR |=(1<<EXTI->EXTI_PIN.EXI_LINE);
 800298a:	4b3e      	ldr	r3, [pc, #248]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	8812      	ldrh	r2, [r2, #0]
 8002992:	4611      	mov	r1, r2
 8002994:	2201      	movs	r2, #1
 8002996:	408a      	lsls	r2, r1
 8002998:	4611      	mov	r1, r2
 800299a:	4a3a      	ldr	r2, [pc, #232]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 800299c:	430b      	orrs	r3, r1
 800299e:	6093      	str	r3, [r2, #8]


		}
		//UPDATE THE ALTERNATIVE FUNC
			AFIO->EXTICR[AFIO_EXTICR] &=~(0xF <<EXTI_position);
 80029a0:	4a39      	ldr	r2, [pc, #228]	; (8002a88 <MCAL_EXTI_init+0x1a8>)
 80029a2:	7bfb      	ldrb	r3, [r7, #15]
 80029a4:	3302      	adds	r3, #2
 80029a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80029aa:	7bbb      	ldrb	r3, [r7, #14]
 80029ac:	210f      	movs	r1, #15
 80029ae:	fa01 f303 	lsl.w	r3, r1, r3
 80029b2:	43db      	mvns	r3, r3
 80029b4:	4618      	mov	r0, r3
 80029b6:	4934      	ldr	r1, [pc, #208]	; (8002a88 <MCAL_EXTI_init+0x1a8>)
 80029b8:	7bfb      	ldrb	r3, [r7, #15]
 80029ba:	4002      	ands	r2, r0
 80029bc:	3302      	adds	r3, #2
 80029be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			AFIO->EXTICR[AFIO_EXTICR] |=(PORT_Detector(EXTI->EXTI_PIN.GIPO)<<EXTI_position);
 80029c2:	4a31      	ldr	r2, [pc, #196]	; (8002a88 <MCAL_EXTI_init+0x1a8>)
 80029c4:	7bfb      	ldrb	r3, [r7, #15]
 80029c6:	3302      	adds	r3, #2
 80029c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	492e      	ldr	r1, [pc, #184]	; (8002a8c <MCAL_EXTI_init+0x1ac>)
 80029d2:	428b      	cmp	r3, r1
 80029d4:	d016      	beq.n	8002a04 <MCAL_EXTI_init+0x124>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	492d      	ldr	r1, [pc, #180]	; (8002a90 <MCAL_EXTI_init+0x1b0>)
 80029dc:	428b      	cmp	r3, r1
 80029de:	d00f      	beq.n	8002a00 <MCAL_EXTI_init+0x120>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	492b      	ldr	r1, [pc, #172]	; (8002a94 <MCAL_EXTI_init+0x1b4>)
 80029e6:	428b      	cmp	r3, r1
 80029e8:	d008      	beq.n	80029fc <MCAL_EXTI_init+0x11c>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	492a      	ldr	r1, [pc, #168]	; (8002a98 <MCAL_EXTI_init+0x1b8>)
 80029f0:	428b      	cmp	r3, r1
 80029f2:	d101      	bne.n	80029f8 <MCAL_EXTI_init+0x118>
 80029f4:	2304      	movs	r3, #4
 80029f6:	e006      	b.n	8002a06 <MCAL_EXTI_init+0x126>
 80029f8:	2300      	movs	r3, #0
 80029fa:	e004      	b.n	8002a06 <MCAL_EXTI_init+0x126>
 80029fc:	2303      	movs	r3, #3
 80029fe:	e002      	b.n	8002a06 <MCAL_EXTI_init+0x126>
 8002a00:	2301      	movs	r3, #1
 8002a02:	e000      	b.n	8002a06 <MCAL_EXTI_init+0x126>
 8002a04:	2300      	movs	r3, #0
 8002a06:	7bb9      	ldrb	r1, [r7, #14]
 8002a08:	408b      	lsls	r3, r1
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	491e      	ldr	r1, [pc, #120]	; (8002a88 <MCAL_EXTI_init+0x1a8>)
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
 8002a10:	4302      	orrs	r2, r0
 8002a12:	3302      	adds	r3, #2
 8002a14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		//Update Call Back Func
		g_P_CALLBACK_f[EXTI->EXTI_PIN.EXI_LINE]=EXTI->P_CallBack;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	881b      	ldrh	r3, [r3, #0]
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	4a1e      	ldr	r2, [pc, #120]	; (8002a9c <MCAL_EXTI_init+0x1bc>)
 8002a24:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		//ENABLE THE Interrupt MASK AND NVIC
		if(EXTI->EXT_EN ==ENABLE){
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	7b5b      	ldrb	r3, [r3, #13]
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d111      	bne.n	8002a54 <MCAL_EXTI_init+0x174>
		EXTI_REG->IMR|=(1<<EXTI->EXTI_PIN.EXI_LINE);
 8002a30:	4b14      	ldr	r3, [pc, #80]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	8812      	ldrh	r2, [r2, #0]
 8002a38:	4611      	mov	r1, r2
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	408a      	lsls	r2, r1
 8002a3e:	4611      	mov	r1, r2
 8002a40:	4a10      	ldr	r2, [pc, #64]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 8002a42:	430b      	orrs	r3, r1
 8002a44:	6013      	str	r3, [r2, #0]
		NVIC_ENABLE(EXTI->EXTI_PIN.EXI_LINE);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	881b      	ldrh	r3, [r3, #0]
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff fe7b 	bl	8002748 <NVIC_ENABLE>
		else{
			EXTI_REG->IMR&=~(1<<EXTI->EXTI_PIN.EXI_LINE);
			NVIC_DISABLE(EXTI->EXTI_PIN.EXI_LINE	);
		}

	}
 8002a52:	e011      	b.n	8002a78 <MCAL_EXTI_init+0x198>
			EXTI_REG->IMR&=~(1<<EXTI->EXTI_PIN.EXI_LINE);
 8002a54:	4b0b      	ldr	r3, [pc, #44]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	8812      	ldrh	r2, [r2, #0]
 8002a5c:	4611      	mov	r1, r2
 8002a5e:	2201      	movs	r2, #1
 8002a60:	408a      	lsls	r2, r1
 8002a62:	43d2      	mvns	r2, r2
 8002a64:	4611      	mov	r1, r2
 8002a66:	4a07      	ldr	r2, [pc, #28]	; (8002a84 <MCAL_EXTI_init+0x1a4>)
 8002a68:	400b      	ands	r3, r1
 8002a6a:	6013      	str	r3, [r2, #0]
			NVIC_DISABLE(EXTI->EXTI_PIN.EXI_LINE	);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	881b      	ldrh	r3, [r3, #0]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fece 	bl	8002814 <NVIC_DISABLE>
	}
 8002a78:	bf00      	nop
 8002a7a:	3710      	adds	r7, #16
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40021000 	.word	0x40021000
 8002a84:	40010400 	.word	0x40010400
 8002a88:	40010000 	.word	0x40010000
 8002a8c:	40010800 	.word	0x40010800
 8002a90:	40010c00 	.word	0x40010c00
 8002a94:	40011000 	.word	0x40011000
 8002a98:	40011400 	.word	0x40011400
 8002a9c:	2000418c 	.word	0x2000418c

08002aa0 <EXTI0_IRQHandler>:
	void EXTI0_IRQHandler(){
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
		g_P_CALLBACK_f[0]();
 8002aa4:	4b05      	ldr	r3, [pc, #20]	; (8002abc <EXTI0_IRQHandler+0x1c>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4798      	blx	r3
		EXTI_REG->PR|=(1<<0);
 8002aaa:	4b05      	ldr	r3, [pc, #20]	; (8002ac0 <EXTI0_IRQHandler+0x20>)
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	4a04      	ldr	r2, [pc, #16]	; (8002ac0 <EXTI0_IRQHandler+0x20>)
 8002ab0:	f043 0301 	orr.w	r3, r3, #1
 8002ab4:	6153      	str	r3, [r2, #20]
	}
 8002ab6:	bf00      	nop
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	2000418c 	.word	0x2000418c
 8002ac0:	40010400 	.word	0x40010400

08002ac4 <EXTI1_IRQHandler>:
	void EXTI1_IRQHandler(){
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
		g_P_CALLBACK_f[1]();
 8002ac8:	4b05      	ldr	r3, [pc, #20]	; (8002ae0 <EXTI1_IRQHandler+0x1c>)
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	4798      	blx	r3
		EXTI_REG->PR|=(1<<1);
 8002ace:	4b05      	ldr	r3, [pc, #20]	; (8002ae4 <EXTI1_IRQHandler+0x20>)
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	4a04      	ldr	r2, [pc, #16]	; (8002ae4 <EXTI1_IRQHandler+0x20>)
 8002ad4:	f043 0302 	orr.w	r3, r3, #2
 8002ad8:	6153      	str	r3, [r2, #20]

	}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	2000418c 	.word	0x2000418c
 8002ae4:	40010400 	.word	0x40010400

08002ae8 <EXTI2_IRQHandler>:
	void EXTI2_IRQHandler(){
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
		g_P_CALLBACK_f[2]();
 8002aec:	4b05      	ldr	r3, [pc, #20]	; (8002b04 <EXTI2_IRQHandler+0x1c>)
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	4798      	blx	r3
		EXTI_REG->PR|=(1<<2);
 8002af2:	4b05      	ldr	r3, [pc, #20]	; (8002b08 <EXTI2_IRQHandler+0x20>)
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	4a04      	ldr	r2, [pc, #16]	; (8002b08 <EXTI2_IRQHandler+0x20>)
 8002af8:	f043 0304 	orr.w	r3, r3, #4
 8002afc:	6153      	str	r3, [r2, #20]

	}
 8002afe:	bf00      	nop
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	2000418c 	.word	0x2000418c
 8002b08:	40010400 	.word	0x40010400

08002b0c <EXTI3_IRQHandler>:
	void EXTI3_IRQHandler(){
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
		g_P_CALLBACK_f[3]();
 8002b10:	4b05      	ldr	r3, [pc, #20]	; (8002b28 <EXTI3_IRQHandler+0x1c>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	4798      	blx	r3
		EXTI_REG->PR|=(1<<3);
 8002b16:	4b05      	ldr	r3, [pc, #20]	; (8002b2c <EXTI3_IRQHandler+0x20>)
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	4a04      	ldr	r2, [pc, #16]	; (8002b2c <EXTI3_IRQHandler+0x20>)
 8002b1c:	f043 0308 	orr.w	r3, r3, #8
 8002b20:	6153      	str	r3, [r2, #20]

	}
 8002b22:	bf00      	nop
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	2000418c 	.word	0x2000418c
 8002b2c:	40010400 	.word	0x40010400

08002b30 <EXTI4_IRQHandler>:
	void EXTI4_IRQHandler(){
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
		g_P_CALLBACK_f[4]();
 8002b34:	4b05      	ldr	r3, [pc, #20]	; (8002b4c <EXTI4_IRQHandler+0x1c>)
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	4798      	blx	r3
		EXTI_REG->PR|=(1<<4);
 8002b3a:	4b05      	ldr	r3, [pc, #20]	; (8002b50 <EXTI4_IRQHandler+0x20>)
 8002b3c:	695b      	ldr	r3, [r3, #20]
 8002b3e:	4a04      	ldr	r2, [pc, #16]	; (8002b50 <EXTI4_IRQHandler+0x20>)
 8002b40:	f043 0310 	orr.w	r3, r3, #16
 8002b44:	6153      	str	r3, [r2, #20]

	}
 8002b46:	bf00      	nop
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	2000418c 	.word	0x2000418c
 8002b50:	40010400 	.word	0x40010400

08002b54 <EXTI9_5_IRQHandler>:
	void EXTI9_5_IRQHandler(){
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
		if(EXTI_REG->PR &(1<<5)){EXTI_REG->PR|=(1<<5); 		g_P_CALLBACK_f[5]();}
 8002b58:	4b26      	ldr	r3, [pc, #152]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002b5a:	695b      	ldr	r3, [r3, #20]
 8002b5c:	f003 0320 	and.w	r3, r3, #32
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d008      	beq.n	8002b76 <EXTI9_5_IRQHandler+0x22>
 8002b64:	4b23      	ldr	r3, [pc, #140]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002b66:	695b      	ldr	r3, [r3, #20]
 8002b68:	4a22      	ldr	r2, [pc, #136]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002b6a:	f043 0320 	orr.w	r3, r3, #32
 8002b6e:	6153      	str	r3, [r2, #20]
 8002b70:	4b21      	ldr	r3, [pc, #132]	; (8002bf8 <EXTI9_5_IRQHandler+0xa4>)
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<6)){EXTI_REG->PR|=(1<<6); 		g_P_CALLBACK_f[6]();}
 8002b76:	4b1f      	ldr	r3, [pc, #124]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d008      	beq.n	8002b94 <EXTI9_5_IRQHandler+0x40>
 8002b82:	4b1c      	ldr	r3, [pc, #112]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	4a1b      	ldr	r2, [pc, #108]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b8c:	6153      	str	r3, [r2, #20]
 8002b8e:	4b1a      	ldr	r3, [pc, #104]	; (8002bf8 <EXTI9_5_IRQHandler+0xa4>)
 8002b90:	699b      	ldr	r3, [r3, #24]
 8002b92:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<7)){EXTI_REG->PR|=(1<<7); 		g_P_CALLBACK_f[7]();}
 8002b94:	4b17      	ldr	r3, [pc, #92]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002b96:	695b      	ldr	r3, [r3, #20]
 8002b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d008      	beq.n	8002bb2 <EXTI9_5_IRQHandler+0x5e>
 8002ba0:	4b14      	ldr	r3, [pc, #80]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	4a13      	ldr	r2, [pc, #76]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002ba6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002baa:	6153      	str	r3, [r2, #20]
 8002bac:	4b12      	ldr	r3, [pc, #72]	; (8002bf8 <EXTI9_5_IRQHandler+0xa4>)
 8002bae:	69db      	ldr	r3, [r3, #28]
 8002bb0:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<8)){EXTI_REG->PR|=(1<<8); 		g_P_CALLBACK_f[8]();}
 8002bb2:	4b10      	ldr	r3, [pc, #64]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d008      	beq.n	8002bd0 <EXTI9_5_IRQHandler+0x7c>
 8002bbe:	4b0d      	ldr	r3, [pc, #52]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	4a0c      	ldr	r2, [pc, #48]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002bc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bc8:	6153      	str	r3, [r2, #20]
 8002bca:	4b0b      	ldr	r3, [pc, #44]	; (8002bf8 <EXTI9_5_IRQHandler+0xa4>)
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<9)){EXTI_REG->PR|=(1<<9); 		g_P_CALLBACK_f[9]();}
 8002bd0:	4b08      	ldr	r3, [pc, #32]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d008      	beq.n	8002bee <EXTI9_5_IRQHandler+0x9a>
 8002bdc:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002bde:	695b      	ldr	r3, [r3, #20]
 8002be0:	4a04      	ldr	r2, [pc, #16]	; (8002bf4 <EXTI9_5_IRQHandler+0xa0>)
 8002be2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002be6:	6153      	str	r3, [r2, #20]
 8002be8:	4b03      	ldr	r3, [pc, #12]	; (8002bf8 <EXTI9_5_IRQHandler+0xa4>)
 8002bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bec:	4798      	blx	r3
	}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40010400 	.word	0x40010400
 8002bf8:	2000418c 	.word	0x2000418c

08002bfc <EXTI15_10_IRQHandler>:
	void EXTI15_10_IRQHandler(){
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
		if(EXTI_REG->PR &(1<<10)){EXTI_REG->PR|=(1<<10); 		g_P_CALLBACK_f[10]();}
 8002c00:	4b2d      	ldr	r3, [pc, #180]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c02:	695b      	ldr	r3, [r3, #20]
 8002c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d008      	beq.n	8002c1e <EXTI15_10_IRQHandler+0x22>
 8002c0c:	4b2a      	ldr	r3, [pc, #168]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	4a29      	ldr	r2, [pc, #164]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c16:	6153      	str	r3, [r2, #20]
 8002c18:	4b28      	ldr	r3, [pc, #160]	; (8002cbc <EXTI15_10_IRQHandler+0xc0>)
 8002c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1c:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<11)){EXTI_REG->PR|=(1<<11); 		g_P_CALLBACK_f[11]();}
 8002c1e:	4b26      	ldr	r3, [pc, #152]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d008      	beq.n	8002c3c <EXTI15_10_IRQHandler+0x40>
 8002c2a:	4b23      	ldr	r3, [pc, #140]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	4a22      	ldr	r2, [pc, #136]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c34:	6153      	str	r3, [r2, #20]
 8002c36:	4b21      	ldr	r3, [pc, #132]	; (8002cbc <EXTI15_10_IRQHandler+0xc0>)
 8002c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3a:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<12)){EXTI_REG->PR|=(1<<12); 		g_P_CALLBACK_f[12]();}
 8002c3c:	4b1e      	ldr	r3, [pc, #120]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d008      	beq.n	8002c5a <EXTI15_10_IRQHandler+0x5e>
 8002c48:	4b1b      	ldr	r3, [pc, #108]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c4a:	695b      	ldr	r3, [r3, #20]
 8002c4c:	4a1a      	ldr	r2, [pc, #104]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c4e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c52:	6153      	str	r3, [r2, #20]
 8002c54:	4b19      	ldr	r3, [pc, #100]	; (8002cbc <EXTI15_10_IRQHandler+0xc0>)
 8002c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c58:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<13)){EXTI_REG->PR|=(1<<13); 		g_P_CALLBACK_f[13]();}
 8002c5a:	4b17      	ldr	r3, [pc, #92]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c5c:	695b      	ldr	r3, [r3, #20]
 8002c5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d008      	beq.n	8002c78 <EXTI15_10_IRQHandler+0x7c>
 8002c66:	4b14      	ldr	r3, [pc, #80]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	4a13      	ldr	r2, [pc, #76]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c70:	6153      	str	r3, [r2, #20]
 8002c72:	4b12      	ldr	r3, [pc, #72]	; (8002cbc <EXTI15_10_IRQHandler+0xc0>)
 8002c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c76:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<14)){EXTI_REG->PR|=(1<<14); 		g_P_CALLBACK_f[14]();}
 8002c78:	4b0f      	ldr	r3, [pc, #60]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c7a:	695b      	ldr	r3, [r3, #20]
 8002c7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d008      	beq.n	8002c96 <EXTI15_10_IRQHandler+0x9a>
 8002c84:	4b0c      	ldr	r3, [pc, #48]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c86:	695b      	ldr	r3, [r3, #20]
 8002c88:	4a0b      	ldr	r2, [pc, #44]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c8e:	6153      	str	r3, [r2, #20]
 8002c90:	4b0a      	ldr	r3, [pc, #40]	; (8002cbc <EXTI15_10_IRQHandler+0xc0>)
 8002c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c94:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<15)){EXTI_REG->PR|=(1<<15); 		g_P_CALLBACK_f[15]();}
 8002c96:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d008      	beq.n	8002cb4 <EXTI15_10_IRQHandler+0xb8>
 8002ca2:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002ca4:	695b      	ldr	r3, [r3, #20]
 8002ca6:	4a04      	ldr	r2, [pc, #16]	; (8002cb8 <EXTI15_10_IRQHandler+0xbc>)
 8002ca8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002cac:	6153      	str	r3, [r2, #20]
 8002cae:	4b03      	ldr	r3, [pc, #12]	; (8002cbc <EXTI15_10_IRQHandler+0xc0>)
 8002cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cb2:	4798      	blx	r3

	}
 8002cb4:	bf00      	nop
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40010400 	.word	0x40010400
 8002cbc:	2000418c 	.word	0x2000418c

08002cc0 <Get_PIN_Positon>:
 *      Author: Ahmed
 */


#include "GPIO_Driver.h"
usint16_t Get_PIN_Positon(usint16_t pin){
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	80fb      	strh	r3, [r7, #6]
	usint16_t positon = (pin<8) ? (4*pin) :((pin-8)*4)   ;
 8002cca:	88fb      	ldrh	r3, [r7, #6]
 8002ccc:	2b07      	cmp	r3, #7
 8002cce:	d803      	bhi.n	8002cd8 <Get_PIN_Positon+0x18>
 8002cd0:	88fb      	ldrh	r3, [r7, #6]
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	e004      	b.n	8002ce2 <Get_PIN_Positon+0x22>
 8002cd8:	88fb      	ldrh	r3, [r7, #6]
 8002cda:	3b08      	subs	r3, #8
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	81fb      	strh	r3, [r7, #14]
return positon;
 8002ce4:	89fb      	ldrh	r3, [r7, #14]
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr

08002cf0 <MCAL_GPIO_init>:
void MCAL_GPIO_init(GPIOx_REG* GPIOx,PIN_config* PINx){
 8002cf0:	b590      	push	{r4, r7, lr}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
	if(GPIOx ==GPIOA) RCC->APB2ENR |=(1<<2);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a6b      	ldr	r2, [pc, #428]	; (8002eac <MCAL_GPIO_init+0x1bc>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d106      	bne.n	8002d10 <MCAL_GPIO_init+0x20>
 8002d02:	4b6b      	ldr	r3, [pc, #428]	; (8002eb0 <MCAL_GPIO_init+0x1c0>)
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	4a6a      	ldr	r2, [pc, #424]	; (8002eb0 <MCAL_GPIO_init+0x1c0>)
 8002d08:	f043 0304 	orr.w	r3, r3, #4
 8002d0c:	6193      	str	r3, [r2, #24]
 8002d0e:	e02a      	b.n	8002d66 <MCAL_GPIO_init+0x76>
	else if(GPIOx ==GPIOB)RCC->APB2ENR |=(1<<3);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a68      	ldr	r2, [pc, #416]	; (8002eb4 <MCAL_GPIO_init+0x1c4>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d106      	bne.n	8002d26 <MCAL_GPIO_init+0x36>
 8002d18:	4b65      	ldr	r3, [pc, #404]	; (8002eb0 <MCAL_GPIO_init+0x1c0>)
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	4a64      	ldr	r2, [pc, #400]	; (8002eb0 <MCAL_GPIO_init+0x1c0>)
 8002d1e:	f043 0308 	orr.w	r3, r3, #8
 8002d22:	6193      	str	r3, [r2, #24]
 8002d24:	e01f      	b.n	8002d66 <MCAL_GPIO_init+0x76>
		else if(GPIOx ==GPIOC)RCC->APB2ENR |=(1<<4);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a63      	ldr	r2, [pc, #396]	; (8002eb8 <MCAL_GPIO_init+0x1c8>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d106      	bne.n	8002d3c <MCAL_GPIO_init+0x4c>
 8002d2e:	4b60      	ldr	r3, [pc, #384]	; (8002eb0 <MCAL_GPIO_init+0x1c0>)
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	4a5f      	ldr	r2, [pc, #380]	; (8002eb0 <MCAL_GPIO_init+0x1c0>)
 8002d34:	f043 0310 	orr.w	r3, r3, #16
 8002d38:	6193      	str	r3, [r2, #24]
 8002d3a:	e014      	b.n	8002d66 <MCAL_GPIO_init+0x76>
		else if(GPIOx ==GPIOD)RCC->APB2ENR |=(1<<5);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a5f      	ldr	r2, [pc, #380]	; (8002ebc <MCAL_GPIO_init+0x1cc>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d106      	bne.n	8002d52 <MCAL_GPIO_init+0x62>
 8002d44:	4b5a      	ldr	r3, [pc, #360]	; (8002eb0 <MCAL_GPIO_init+0x1c0>)
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	4a59      	ldr	r2, [pc, #356]	; (8002eb0 <MCAL_GPIO_init+0x1c0>)
 8002d4a:	f043 0320 	orr.w	r3, r3, #32
 8002d4e:	6193      	str	r3, [r2, #24]
 8002d50:	e009      	b.n	8002d66 <MCAL_GPIO_init+0x76>
		else if(GPIOx ==GPIOE)RCC->APB2ENR |=(1<<6);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	4a5a      	ldr	r2, [pc, #360]	; (8002ec0 <MCAL_GPIO_init+0x1d0>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d105      	bne.n	8002d66 <MCAL_GPIO_init+0x76>
 8002d5a:	4b55      	ldr	r3, [pc, #340]	; (8002eb0 <MCAL_GPIO_init+0x1c0>)
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	4a54      	ldr	r2, [pc, #336]	; (8002eb0 <MCAL_GPIO_init+0x1c0>)
 8002d60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d64:	6193      	str	r3, [r2, #24]

	vusint32_t *CONFIG=(PINx->PIN_number < 8) ? &GPIOx->CRL : &GPIOx->CRH ;
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	881b      	ldrh	r3, [r3, #0]
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	2b07      	cmp	r3, #7
 8002d6e:	d801      	bhi.n	8002d74 <MCAL_GPIO_init+0x84>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	e001      	b.n	8002d78 <MCAL_GPIO_init+0x88>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	3304      	adds	r3, #4
 8002d78:	60fb      	str	r3, [r7, #12]
	*(CONFIG) &=~(0xF <<Get_PIN_Positon(PINx->PIN_number));
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	881b      	ldrh	r3, [r3, #0]
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff ff9d 	bl	8002cc0 <Get_PIN_Positon>
 8002d86:	4603      	mov	r3, r0
 8002d88:	461a      	mov	r2, r3
 8002d8a:	230f      	movs	r3, #15
 8002d8c:	4093      	lsls	r3, r2
 8002d8e:	43da      	mvns	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	401a      	ands	r2, r3
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	601a      	str	r2, [r3, #0]
	// CNF0[1:0] MODE0[1:0] CLEAR

	if(PINx->MODE == Analog ||PINx->MODE == INPUT_FI ||PINx->MODE == INPUT_PU ||PINx->MODE == INPUT_PD ){
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	789b      	ldrb	r3, [r3, #2]
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00e      	beq.n	8002dc2 <MCAL_GPIO_init+0xd2>
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	789b      	ldrb	r3, [r3, #2]
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d009      	beq.n	8002dc2 <MCAL_GPIO_init+0xd2>
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	789b      	ldrb	r3, [r3, #2]
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d004      	beq.n	8002dc2 <MCAL_GPIO_init+0xd2>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	789b      	ldrb	r3, [r3, #2]
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b03      	cmp	r3, #3
 8002dc0:	d156      	bne.n	8002e70 <MCAL_GPIO_init+0x180>
		if(PINx->MODE == INPUT_PD){
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	789b      	ldrb	r3, [r3, #2]
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	2b03      	cmp	r3, #3
 8002dca:	d11c      	bne.n	8002e06 <MCAL_GPIO_init+0x116>
			*(CONFIG) |=((INPUT_PU << 2 ) << Get_PIN_Positon(PINx->PIN_number) );
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	881b      	ldrh	r3, [r3, #0]
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff ff74 	bl	8002cc0 <Get_PIN_Positon>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	461a      	mov	r2, r3
 8002ddc:	2308      	movs	r3, #8
 8002dde:	fa03 f202 	lsl.w	r2, r3, r2
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	431a      	orrs	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	601a      	str	r2, [r3, #0]
			GPIOx->ODR &=~(1<< PINx->PIN_number);;
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	881b      	ldrh	r3, [r3, #0]
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	461a      	mov	r2, r3
 8002df4:	2301      	movs	r3, #1
 8002df6:	4093      	lsls	r3, r2
 8002df8:	43da      	mvns	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	401a      	ands	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	60da      	str	r2, [r3, #12]
		if(PINx->MODE == INPUT_PD){
 8002e04:	e04d      	b.n	8002ea2 <MCAL_GPIO_init+0x1b2>
		}

		else if(PINx->MODE == INPUT_PU){
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	789b      	ldrb	r3, [r3, #2]
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d11c      	bne.n	8002e4a <MCAL_GPIO_init+0x15a>
			*(CONFIG) |=((INPUT_PU << 2  ) << Get_PIN_Positon(PINx->PIN_number) );
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	881b      	ldrh	r3, [r3, #0]
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff ff52 	bl	8002cc0 <Get_PIN_Positon>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	461a      	mov	r2, r3
 8002e20:	2308      	movs	r3, #8
 8002e22:	fa03 f202 	lsl.w	r2, r3, r2
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	431a      	orrs	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	601a      	str	r2, [r3, #0]
			GPIOx->ODR |=(1<< PINx->PIN_number);;
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	881b      	ldrh	r3, [r3, #0]
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	461a      	mov	r2, r3
 8002e38:	2301      	movs	r3, #1
 8002e3a:	fa03 f202 	lsl.w	r2, r3, r2
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	431a      	orrs	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	60da      	str	r2, [r3, #12]
		if(PINx->MODE == INPUT_PD){
 8002e48:	e02b      	b.n	8002ea2 <MCAL_GPIO_init+0x1b2>

		}else{
			*(CONFIG) |=((PINx->MODE << 2  ) << Get_PIN_Positon(PINx->PIN_number) );
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	789b      	ldrb	r3, [r3, #2]
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	009c      	lsls	r4, r3, #2
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	881b      	ldrh	r3, [r3, #0]
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f7ff ff31 	bl	8002cc0 <Get_PIN_Positon>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	fa04 f203 	lsl.w	r2, r4, r3
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	431a      	orrs	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	601a      	str	r2, [r3, #0]
		if(PINx->MODE == INPUT_PD){
 8002e6e:	e018      	b.n	8002ea2 <MCAL_GPIO_init+0x1b2>

		}

	}else{
		*(CONFIG) |=((((PINx->MODE -4 ) <<2) | PINx->SPEED ) << Get_PIN_Positon(PINx->PIN_number) );
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	789b      	ldrb	r3, [r3, #2]
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	3b04      	subs	r3, #4
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	78d2      	ldrb	r2, [r2, #3]
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	ea43 0402 	orr.w	r4, r3, r2
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	881b      	ldrh	r3, [r3, #0]
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff ff18 	bl	8002cc0 <Get_PIN_Positon>
 8002e90:	4603      	mov	r3, r0
 8002e92:	fa04 f203 	lsl.w	r2, r4, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	601a      	str	r2, [r3, #0]

	}

}
 8002ea0:	bf00      	nop
 8002ea2:	bf00      	nop
 8002ea4:	3714      	adds	r7, #20
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd90      	pop	{r4, r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40010800 	.word	0x40010800
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	40010c00 	.word	0x40010c00
 8002eb8:	40011000 	.word	0x40011000
 8002ebc:	40011400 	.word	0x40011400
 8002ec0:	40011800 	.word	0x40011800

08002ec4 <MCAL_write_PIN>:

	}


}
void MCAL_write_PIN(GPIOx_REG* GPIOx,vusint16_t PIN_Number,vusint8_t value){
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	807b      	strh	r3, [r7, #2]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	707b      	strb	r3, [r7, #1]
	if(value == LOGIC_HIGH){
 8002ed4:	787b      	ldrb	r3, [r7, #1]
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d10b      	bne.n	8002ef4 <MCAL_write_PIN+0x30>
		GPIOx->ODR |=(1<<PIN_Number);
 8002edc:	887b      	ldrh	r3, [r7, #2]
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	fa03 f202 	lsl.w	r2, r3, r2
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	431a      	orrs	r2, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	60da      	str	r2, [r3, #12]

	}



}
 8002ef2:	e00a      	b.n	8002f0a <MCAL_write_PIN+0x46>
		GPIOx->ODR &=~(1<<PIN_Number);
 8002ef4:	887b      	ldrh	r3, [r7, #2]
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	461a      	mov	r2, r3
 8002efa:	2301      	movs	r3, #1
 8002efc:	4093      	lsls	r3, r2
 8002efe:	43da      	mvns	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	401a      	ands	r2, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	60da      	str	r2, [r3, #12]
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bc80      	pop	{r7}
 8002f12:	4770      	bx	lr

08002f14 <MCAL_Read_PIN>:
void MCAL_write_PORT(GPIOx_REG* GPIOX,vusint16_t value){
	GPIOX->ODR=value;


}
usint16_t MCAL_Read_PIN(GPIOx_REG* GPIOx,vusint16_t PIN_Number){
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	807b      	strh	r3, [r7, #2]

	return ((GPIOx->IDR>>PIN_Number) & 1);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	887a      	ldrh	r2, [r7, #2]
 8002f26:	b292      	uxth	r2, r2
 8002f28:	40d3      	lsrs	r3, r2
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	f003 0301 	and.w	r3, r3, #1
 8002f30:	b29b      	uxth	r3, r3

}
 8002f32:	4618      	mov	r0, r3
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bc80      	pop	{r7}
 8002f3a:	4770      	bx	lr

08002f3c <GP_ERROR_HANDLER>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void GP_ERROR_HANDLER(){
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
	while(1);
 8002f40:	e7fe      	b.n	8002f40 <GP_ERROR_HANDLER+0x4>
	...

08002f44 <MCAL_SET_GP_TIMx_GPIO>:
 * @param [in] - TIM[1 OR 2 OR 3] and the sitting
 * @param [out] - Void
 * @retval -
 * Note-
 */
void MCAL_SET_GP_TIMx_GPIO(GP_TIMx_REG* TIMx,GP_TIMER_Mode MODE,uint8_t CHx){
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b09c      	sub	sp, #112	; 0x70
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	70fb      	strb	r3, [r7, #3]
 8002f50:	4613      	mov	r3, r2
 8002f52:	70bb      	strb	r3, [r7, #2]
	PIN_config pin;
	if(TIMx ==TIM2){
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f5a:	f040 8089 	bne.w	8003070 <MCAL_SET_GP_TIMx_GPIO+0x12c>
		switch (MODE) {
 8002f5e:	78fb      	ldrb	r3, [r7, #3]
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d043      	beq.n	8002fec <MCAL_SET_GP_TIMx_GPIO+0xa8>
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	f300 81bb 	bgt.w	80032e0 <MCAL_SET_GP_TIMx_GPIO+0x39c>
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f000 81ba 	beq.w	80032e4 <MCAL_SET_GP_TIMx_GPIO+0x3a0>
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d000      	beq.n	8002f76 <MCAL_SET_GP_TIMx_GPIO+0x32>
				default:
					GP_ERROR_HANDLER();
				}
				break;
				default:
					break;
 8002f74:	e1b4      	b.n	80032e0 <MCAL_SET_GP_TIMx_GPIO+0x39c>
			switch(CHx){
 8002f76:	78bb      	ldrb	r3, [r7, #2]
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	2b03      	cmp	r3, #3
 8002f7c:	d832      	bhi.n	8002fe4 <MCAL_SET_GP_TIMx_GPIO+0xa0>
 8002f7e:	a201      	add	r2, pc, #4	; (adr r2, 8002f84 <MCAL_SET_GP_TIMx_GPIO+0x40>)
 8002f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f84:	08002f95 	.word	0x08002f95
 8002f88:	08002fa9 	.word	0x08002fa9
 8002f8c:	08002fbd 	.word	0x08002fbd
 8002f90:	08002fd1 	.word	0x08002fd1
				pin=(PIN_config){PIN_0,OUTPUT_AF_PP,SPEED_10};
 8002f94:	4bb0      	ldr	r3, [pc, #704]	; (8003258 <MCAL_SET_GP_TIMx_GPIO+0x314>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOA, &pin);
 8002f9a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	48ae      	ldr	r0, [pc, #696]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 8002fa2:	f7ff fea5 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 8002fa6:	e020      	b.n	8002fea <MCAL_SET_GP_TIMx_GPIO+0xa6>
				pin=(PIN_config){PIN_1,OUTPUT_AF_PP,SPEED_10};
 8002fa8:	4bad      	ldr	r3, [pc, #692]	; (8003260 <MCAL_SET_GP_TIMx_GPIO+0x31c>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOA, &pin);
 8002fae:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	48a9      	ldr	r0, [pc, #676]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 8002fb6:	f7ff fe9b 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 8002fba:	e016      	b.n	8002fea <MCAL_SET_GP_TIMx_GPIO+0xa6>
				pin=(PIN_config){PIN_2,OUTPUT_AF_PP,SPEED_10};
 8002fbc:	4ba9      	ldr	r3, [pc, #676]	; (8003264 <MCAL_SET_GP_TIMx_GPIO+0x320>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOA, &pin);
 8002fc2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	48a4      	ldr	r0, [pc, #656]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 8002fca:	f7ff fe91 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 8002fce:	e00c      	b.n	8002fea <MCAL_SET_GP_TIMx_GPIO+0xa6>
				pin=(PIN_config){PIN_3,OUTPUT_AF_PP,SPEED_10};
 8002fd0:	4ba5      	ldr	r3, [pc, #660]	; (8003268 <MCAL_SET_GP_TIMx_GPIO+0x324>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOA, &pin);
 8002fd6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002fda:	4619      	mov	r1, r3
 8002fdc:	489f      	ldr	r0, [pc, #636]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 8002fde:	f7ff fe87 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 8002fe2:	e002      	b.n	8002fea <MCAL_SET_GP_TIMx_GPIO+0xa6>
				GP_ERROR_HANDLER();
 8002fe4:	f7ff ffaa 	bl	8002f3c <GP_ERROR_HANDLER>
			break;
 8002fe8:	e185      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
 8002fea:	e184      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
				switch(CHx){
 8002fec:	78bb      	ldrb	r3, [r7, #2]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	2b03      	cmp	r3, #3
 8002ff2:	d839      	bhi.n	8003068 <MCAL_SET_GP_TIMx_GPIO+0x124>
 8002ff4:	a201      	add	r2, pc, #4	; (adr r2, 8002ffc <MCAL_SET_GP_TIMx_GPIO+0xb8>)
 8002ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ffa:	bf00      	nop
 8002ffc:	0800300d 	.word	0x0800300d
 8003000:	0800302d 	.word	0x0800302d
 8003004:	08003041 	.word	0x08003041
 8003008:	08003055 	.word	0x08003055
					pin=(PIN_config){PIN_0,INPUT_FI,0};
 800300c:	2300      	movs	r3, #0
 800300e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8003012:	2301      	movs	r3, #1
 8003014:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 8003018:	2300      	movs	r3, #0
 800301a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					MCAL_GPIO_init(GPIOA, &pin);
 800301e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003022:	4619      	mov	r1, r3
 8003024:	488d      	ldr	r0, [pc, #564]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 8003026:	f7ff fe63 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 800302a:	e020      	b.n	800306e <MCAL_SET_GP_TIMx_GPIO+0x12a>
					pin=(PIN_config){PIN_1,INPUT_FI,0};
 800302c:	4b8f      	ldr	r3, [pc, #572]	; (800326c <MCAL_SET_GP_TIMx_GPIO+0x328>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	66fb      	str	r3, [r7, #108]	; 0x6c
					MCAL_GPIO_init(GPIOA, &pin);
 8003032:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003036:	4619      	mov	r1, r3
 8003038:	4888      	ldr	r0, [pc, #544]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 800303a:	f7ff fe59 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 800303e:	e016      	b.n	800306e <MCAL_SET_GP_TIMx_GPIO+0x12a>
					pin=(PIN_config){PIN_2,INPUT_FI,0};
 8003040:	4b8b      	ldr	r3, [pc, #556]	; (8003270 <MCAL_SET_GP_TIMx_GPIO+0x32c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	66fb      	str	r3, [r7, #108]	; 0x6c
					MCAL_GPIO_init(GPIOA, &pin);
 8003046:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800304a:	4619      	mov	r1, r3
 800304c:	4883      	ldr	r0, [pc, #524]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 800304e:	f7ff fe4f 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 8003052:	e00c      	b.n	800306e <MCAL_SET_GP_TIMx_GPIO+0x12a>
					pin=(PIN_config){PIN_3,INPUT_FI,0};
 8003054:	4b87      	ldr	r3, [pc, #540]	; (8003274 <MCAL_SET_GP_TIMx_GPIO+0x330>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	66fb      	str	r3, [r7, #108]	; 0x6c
					MCAL_GPIO_init(GPIOA, &pin);
 800305a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800305e:	4619      	mov	r1, r3
 8003060:	487e      	ldr	r0, [pc, #504]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 8003062:	f7ff fe45 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 8003066:	e002      	b.n	800306e <MCAL_SET_GP_TIMx_GPIO+0x12a>
					GP_ERROR_HANDLER();
 8003068:	f7ff ff68 	bl	8002f3c <GP_ERROR_HANDLER>
				break;
 800306c:	e143      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
 800306e:	e142      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
		}

	}else if(TIMx ==TIM3){
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4a81      	ldr	r2, [pc, #516]	; (8003278 <MCAL_SET_GP_TIMx_GPIO+0x334>)
 8003074:	4293      	cmp	r3, r2
 8003076:	f040 8089 	bne.w	800318c <MCAL_SET_GP_TIMx_GPIO+0x248>
		switch (MODE) {
 800307a:	78fb      	ldrb	r3, [r7, #3]
 800307c:	2b02      	cmp	r3, #2
 800307e:	d043      	beq.n	8003108 <MCAL_SET_GP_TIMx_GPIO+0x1c4>
 8003080:	2b02      	cmp	r3, #2
 8003082:	f300 8131 	bgt.w	80032e8 <MCAL_SET_GP_TIMx_GPIO+0x3a4>
 8003086:	2b00      	cmp	r3, #0
 8003088:	f000 8130 	beq.w	80032ec <MCAL_SET_GP_TIMx_GPIO+0x3a8>
 800308c:	2b01      	cmp	r3, #1
 800308e:	d000      	beq.n	8003092 <MCAL_SET_GP_TIMx_GPIO+0x14e>
				default:
					GP_ERROR_HANDLER();
				}
				break;
				default:
					break;
 8003090:	e12a      	b.n	80032e8 <MCAL_SET_GP_TIMx_GPIO+0x3a4>
			switch(CHx){
 8003092:	78bb      	ldrb	r3, [r7, #2]
 8003094:	3b01      	subs	r3, #1
 8003096:	2b03      	cmp	r3, #3
 8003098:	d832      	bhi.n	8003100 <MCAL_SET_GP_TIMx_GPIO+0x1bc>
 800309a:	a201      	add	r2, pc, #4	; (adr r2, 80030a0 <MCAL_SET_GP_TIMx_GPIO+0x15c>)
 800309c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a0:	080030b1 	.word	0x080030b1
 80030a4:	080030c5 	.word	0x080030c5
 80030a8:	080030d9 	.word	0x080030d9
 80030ac:	080030ed 	.word	0x080030ed
				pin=(PIN_config){PIN_6,OUTPUT_AF_PP,SPEED_10};
 80030b0:	4b72      	ldr	r3, [pc, #456]	; (800327c <MCAL_SET_GP_TIMx_GPIO+0x338>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOA, &pin);
 80030b6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80030ba:	4619      	mov	r1, r3
 80030bc:	4867      	ldr	r0, [pc, #412]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 80030be:	f7ff fe17 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 80030c2:	e020      	b.n	8003106 <MCAL_SET_GP_TIMx_GPIO+0x1c2>
				pin=(PIN_config){PIN_7,OUTPUT_AF_PP,SPEED_10};
 80030c4:	4b6e      	ldr	r3, [pc, #440]	; (8003280 <MCAL_SET_GP_TIMx_GPIO+0x33c>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOA, &pin);
 80030ca:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80030ce:	4619      	mov	r1, r3
 80030d0:	4862      	ldr	r0, [pc, #392]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 80030d2:	f7ff fe0d 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 80030d6:	e016      	b.n	8003106 <MCAL_SET_GP_TIMx_GPIO+0x1c2>
				pin=(PIN_config){PIN_0,OUTPUT_AF_PP,SPEED_10};
 80030d8:	4b5f      	ldr	r3, [pc, #380]	; (8003258 <MCAL_SET_GP_TIMx_GPIO+0x314>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOB, &pin);
 80030de:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80030e2:	4619      	mov	r1, r3
 80030e4:	4867      	ldr	r0, [pc, #412]	; (8003284 <MCAL_SET_GP_TIMx_GPIO+0x340>)
 80030e6:	f7ff fe03 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 80030ea:	e00c      	b.n	8003106 <MCAL_SET_GP_TIMx_GPIO+0x1c2>
				pin=(PIN_config){PIN_1,OUTPUT_AF_PP,SPEED_10};
 80030ec:	4b5c      	ldr	r3, [pc, #368]	; (8003260 <MCAL_SET_GP_TIMx_GPIO+0x31c>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOB, &pin);
 80030f2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80030f6:	4619      	mov	r1, r3
 80030f8:	4862      	ldr	r0, [pc, #392]	; (8003284 <MCAL_SET_GP_TIMx_GPIO+0x340>)
 80030fa:	f7ff fdf9 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 80030fe:	e002      	b.n	8003106 <MCAL_SET_GP_TIMx_GPIO+0x1c2>
				GP_ERROR_HANDLER();
 8003100:	f7ff ff1c 	bl	8002f3c <GP_ERROR_HANDLER>
			break;
 8003104:	e0f7      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
 8003106:	e0f6      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
				switch(CHx){
 8003108:	78bb      	ldrb	r3, [r7, #2]
 800310a:	3b01      	subs	r3, #1
 800310c:	2b03      	cmp	r3, #3
 800310e:	d839      	bhi.n	8003184 <MCAL_SET_GP_TIMx_GPIO+0x240>
 8003110:	a201      	add	r2, pc, #4	; (adr r2, 8003118 <MCAL_SET_GP_TIMx_GPIO+0x1d4>)
 8003112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003116:	bf00      	nop
 8003118:	08003129 	.word	0x08003129
 800311c:	0800313d 	.word	0x0800313d
 8003120:	08003151 	.word	0x08003151
 8003124:	08003171 	.word	0x08003171
					pin=(PIN_config){PIN_6,INPUT_FI,0};
 8003128:	4b57      	ldr	r3, [pc, #348]	; (8003288 <MCAL_SET_GP_TIMx_GPIO+0x344>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	66fb      	str	r3, [r7, #108]	; 0x6c
					MCAL_GPIO_init(GPIOA, &pin);
 800312e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003132:	4619      	mov	r1, r3
 8003134:	4849      	ldr	r0, [pc, #292]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 8003136:	f7ff fddb 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 800313a:	e026      	b.n	800318a <MCAL_SET_GP_TIMx_GPIO+0x246>
					pin=(PIN_config){PIN_7,INPUT_FI,0};
 800313c:	4b53      	ldr	r3, [pc, #332]	; (800328c <MCAL_SET_GP_TIMx_GPIO+0x348>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	66fb      	str	r3, [r7, #108]	; 0x6c
					MCAL_GPIO_init(GPIOA, &pin);
 8003142:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003146:	4619      	mov	r1, r3
 8003148:	4844      	ldr	r0, [pc, #272]	; (800325c <MCAL_SET_GP_TIMx_GPIO+0x318>)
 800314a:	f7ff fdd1 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 800314e:	e01c      	b.n	800318a <MCAL_SET_GP_TIMx_GPIO+0x246>
					pin=(PIN_config){PIN_0,INPUT_FI,0};
 8003150:	2300      	movs	r3, #0
 8003152:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8003156:	2301      	movs	r3, #1
 8003158:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 800315c:	2300      	movs	r3, #0
 800315e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					MCAL_GPIO_init(GPIOB, &pin);
 8003162:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003166:	4619      	mov	r1, r3
 8003168:	4846      	ldr	r0, [pc, #280]	; (8003284 <MCAL_SET_GP_TIMx_GPIO+0x340>)
 800316a:	f7ff fdc1 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 800316e:	e00c      	b.n	800318a <MCAL_SET_GP_TIMx_GPIO+0x246>
					pin=(PIN_config){PIN_1,INPUT_FI,0};
 8003170:	4b3e      	ldr	r3, [pc, #248]	; (800326c <MCAL_SET_GP_TIMx_GPIO+0x328>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	66fb      	str	r3, [r7, #108]	; 0x6c
					MCAL_GPIO_init(GPIOB, &pin);
 8003176:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800317a:	4619      	mov	r1, r3
 800317c:	4841      	ldr	r0, [pc, #260]	; (8003284 <MCAL_SET_GP_TIMx_GPIO+0x340>)
 800317e:	f7ff fdb7 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 8003182:	e002      	b.n	800318a <MCAL_SET_GP_TIMx_GPIO+0x246>
					GP_ERROR_HANDLER();
 8003184:	f7ff feda 	bl	8002f3c <GP_ERROR_HANDLER>
				break;
 8003188:	e0b5      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
 800318a:	e0b4      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
		}



	}else if(TIMx ==TIM4){
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a40      	ldr	r2, [pc, #256]	; (8003290 <MCAL_SET_GP_TIMx_GPIO+0x34c>)
 8003190:	4293      	cmp	r3, r2
 8003192:	f040 80b0 	bne.w	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
		switch (MODE) {
 8003196:	78fb      	ldrb	r3, [r7, #3]
 8003198:	2b02      	cmp	r3, #2
 800319a:	d043      	beq.n	8003224 <MCAL_SET_GP_TIMx_GPIO+0x2e0>
 800319c:	2b02      	cmp	r3, #2
 800319e:	f300 80a7 	bgt.w	80032f0 <MCAL_SET_GP_TIMx_GPIO+0x3ac>
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	f000 80a6 	beq.w	80032f4 <MCAL_SET_GP_TIMx_GPIO+0x3b0>
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d000      	beq.n	80031ae <MCAL_SET_GP_TIMx_GPIO+0x26a>
				default:
					GP_ERROR_HANDLER();
				}
				break;
				default:
					break;
 80031ac:	e0a0      	b.n	80032f0 <MCAL_SET_GP_TIMx_GPIO+0x3ac>
			switch(CHx){
 80031ae:	78bb      	ldrb	r3, [r7, #2]
 80031b0:	3b01      	subs	r3, #1
 80031b2:	2b03      	cmp	r3, #3
 80031b4:	d832      	bhi.n	800321c <MCAL_SET_GP_TIMx_GPIO+0x2d8>
 80031b6:	a201      	add	r2, pc, #4	; (adr r2, 80031bc <MCAL_SET_GP_TIMx_GPIO+0x278>)
 80031b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031bc:	080031cd 	.word	0x080031cd
 80031c0:	080031e1 	.word	0x080031e1
 80031c4:	080031f5 	.word	0x080031f5
 80031c8:	08003209 	.word	0x08003209
				pin=(PIN_config){PIN_6,OUTPUT_AF_PP,SPEED_10};
 80031cc:	4b2b      	ldr	r3, [pc, #172]	; (800327c <MCAL_SET_GP_TIMx_GPIO+0x338>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOB, &pin);
 80031d2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80031d6:	4619      	mov	r1, r3
 80031d8:	482a      	ldr	r0, [pc, #168]	; (8003284 <MCAL_SET_GP_TIMx_GPIO+0x340>)
 80031da:	f7ff fd89 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 80031de:	e020      	b.n	8003222 <MCAL_SET_GP_TIMx_GPIO+0x2de>
				pin=(PIN_config){PIN_7,OUTPUT_AF_PP,SPEED_10};
 80031e0:	4b27      	ldr	r3, [pc, #156]	; (8003280 <MCAL_SET_GP_TIMx_GPIO+0x33c>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOB, &pin);
 80031e6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80031ea:	4619      	mov	r1, r3
 80031ec:	4825      	ldr	r0, [pc, #148]	; (8003284 <MCAL_SET_GP_TIMx_GPIO+0x340>)
 80031ee:	f7ff fd7f 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 80031f2:	e016      	b.n	8003222 <MCAL_SET_GP_TIMx_GPIO+0x2de>
				pin=(PIN_config){PIN_8,OUTPUT_AF_PP,SPEED_10};
 80031f4:	4b27      	ldr	r3, [pc, #156]	; (8003294 <MCAL_SET_GP_TIMx_GPIO+0x350>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOB, &pin);
 80031fa:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80031fe:	4619      	mov	r1, r3
 8003200:	4820      	ldr	r0, [pc, #128]	; (8003284 <MCAL_SET_GP_TIMx_GPIO+0x340>)
 8003202:	f7ff fd75 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 8003206:	e00c      	b.n	8003222 <MCAL_SET_GP_TIMx_GPIO+0x2de>
				pin=(PIN_config){PIN_9,OUTPUT_AF_PP,SPEED_10};
 8003208:	4b23      	ldr	r3, [pc, #140]	; (8003298 <MCAL_SET_GP_TIMx_GPIO+0x354>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	66fb      	str	r3, [r7, #108]	; 0x6c
				MCAL_GPIO_init(GPIOB, &pin);
 800320e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003212:	4619      	mov	r1, r3
 8003214:	481b      	ldr	r0, [pc, #108]	; (8003284 <MCAL_SET_GP_TIMx_GPIO+0x340>)
 8003216:	f7ff fd6b 	bl	8002cf0 <MCAL_GPIO_init>
				break;
 800321a:	e002      	b.n	8003222 <MCAL_SET_GP_TIMx_GPIO+0x2de>
				GP_ERROR_HANDLER();
 800321c:	f7ff fe8e 	bl	8002f3c <GP_ERROR_HANDLER>
			break;
 8003220:	e069      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
 8003222:	e068      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
				switch(CHx){
 8003224:	78bb      	ldrb	r3, [r7, #2]
 8003226:	3b01      	subs	r3, #1
 8003228:	2b03      	cmp	r3, #3
 800322a:	d855      	bhi.n	80032d8 <MCAL_SET_GP_TIMx_GPIO+0x394>
 800322c:	a201      	add	r2, pc, #4	; (adr r2, 8003234 <MCAL_SET_GP_TIMx_GPIO+0x2f0>)
 800322e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003232:	bf00      	nop
 8003234:	08003245 	.word	0x08003245
 8003238:	0800329d 	.word	0x0800329d
 800323c:	080032b1 	.word	0x080032b1
 8003240:	080032c5 	.word	0x080032c5
					pin=(PIN_config){PIN_6,INPUT_FI,0};
 8003244:	4b10      	ldr	r3, [pc, #64]	; (8003288 <MCAL_SET_GP_TIMx_GPIO+0x344>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	66fb      	str	r3, [r7, #108]	; 0x6c
					MCAL_GPIO_init(GPIOB, &pin);
 800324a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800324e:	4619      	mov	r1, r3
 8003250:	480c      	ldr	r0, [pc, #48]	; (8003284 <MCAL_SET_GP_TIMx_GPIO+0x340>)
 8003252:	f7ff fd4d 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 8003256:	e042      	b.n	80032de <MCAL_SET_GP_TIMx_GPIO+0x39a>
 8003258:	08005314 	.word	0x08005314
 800325c:	40010800 	.word	0x40010800
 8003260:	08005318 	.word	0x08005318
 8003264:	0800531c 	.word	0x0800531c
 8003268:	08005320 	.word	0x08005320
 800326c:	08005324 	.word	0x08005324
 8003270:	08005328 	.word	0x08005328
 8003274:	0800532c 	.word	0x0800532c
 8003278:	40000400 	.word	0x40000400
 800327c:	08005330 	.word	0x08005330
 8003280:	08005334 	.word	0x08005334
 8003284:	40010c00 	.word	0x40010c00
 8003288:	08005338 	.word	0x08005338
 800328c:	0800533c 	.word	0x0800533c
 8003290:	40000800 	.word	0x40000800
 8003294:	08005340 	.word	0x08005340
 8003298:	08005344 	.word	0x08005344
					pin=(PIN_config){PIN_7,INPUT_FI,0};
 800329c:	4b18      	ldr	r3, [pc, #96]	; (8003300 <MCAL_SET_GP_TIMx_GPIO+0x3bc>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	66fb      	str	r3, [r7, #108]	; 0x6c
					MCAL_GPIO_init(GPIOB, &pin);
 80032a2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80032a6:	4619      	mov	r1, r3
 80032a8:	4816      	ldr	r0, [pc, #88]	; (8003304 <MCAL_SET_GP_TIMx_GPIO+0x3c0>)
 80032aa:	f7ff fd21 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 80032ae:	e016      	b.n	80032de <MCAL_SET_GP_TIMx_GPIO+0x39a>
					pin=(PIN_config){PIN_8,INPUT_FI,0};
 80032b0:	4b15      	ldr	r3, [pc, #84]	; (8003308 <MCAL_SET_GP_TIMx_GPIO+0x3c4>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	66fb      	str	r3, [r7, #108]	; 0x6c
					MCAL_GPIO_init(GPIOB, &pin);
 80032b6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80032ba:	4619      	mov	r1, r3
 80032bc:	4811      	ldr	r0, [pc, #68]	; (8003304 <MCAL_SET_GP_TIMx_GPIO+0x3c0>)
 80032be:	f7ff fd17 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 80032c2:	e00c      	b.n	80032de <MCAL_SET_GP_TIMx_GPIO+0x39a>
					pin=(PIN_config){PIN_9,INPUT_FI,0};
 80032c4:	4b11      	ldr	r3, [pc, #68]	; (800330c <MCAL_SET_GP_TIMx_GPIO+0x3c8>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	66fb      	str	r3, [r7, #108]	; 0x6c
					MCAL_GPIO_init(GPIOB, &pin);
 80032ca:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80032ce:	4619      	mov	r1, r3
 80032d0:	480c      	ldr	r0, [pc, #48]	; (8003304 <MCAL_SET_GP_TIMx_GPIO+0x3c0>)
 80032d2:	f7ff fd0d 	bl	8002cf0 <MCAL_GPIO_init>
					break;
 80032d6:	e002      	b.n	80032de <MCAL_SET_GP_TIMx_GPIO+0x39a>
					GP_ERROR_HANDLER();
 80032d8:	f7ff fe30 	bl	8002f3c <GP_ERROR_HANDLER>
				break;
 80032dc:	e00b      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
 80032de:	e00a      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
					break;
 80032e0:	bf00      	nop
 80032e2:	e008      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
			break;
 80032e4:	bf00      	nop
 80032e6:	e006      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
					break;
 80032e8:	bf00      	nop
 80032ea:	e004      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
			break;
 80032ec:	bf00      	nop
 80032ee:	e002      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
					break;
 80032f0:	bf00      	nop
 80032f2:	e000      	b.n	80032f6 <MCAL_SET_GP_TIMx_GPIO+0x3b2>
			break;
 80032f4:	bf00      	nop
		//////////



	}
}
 80032f6:	bf00      	nop
 80032f8:	3770      	adds	r7, #112	; 0x70
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	0800533c 	.word	0x0800533c
 8003304:	40010c00 	.word	0x40010c00
 8003308:	08005348 	.word	0x08005348
 800330c:	0800534c 	.word	0x0800534c

08003310 <GP_TIMx_start>:
 * @param [in] - TIM[1 OR 2 OR 3] and the sitting
 * @param [out] - Void
 * @retval -
 * Note-
 */
void GP_TIMx_start(GP_TIMx_REG* TIMx,GP_TIMERx_config* Sitting,GP_TIMERx_NORMAL_config* NORMAL_SITTING){
 8003310:	b590      	push	{r4, r7, lr}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]

	if(Sitting->mode==NORMAL){
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	7a5b      	ldrb	r3, [r3, #9]
 8003320:	2b00      	cmp	r3, #0
 8003322:	f040 80c1 	bne.w	80034a8 <GP_TIMx_start+0x198>
		GP_TIMx_Deint(TIMx);
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 f8d0 	bl	80034cc <GP_TIMx_Deint>

		g_GP_TIMX=TIMx;
 800332c:	4a61      	ldr	r2, [pc, #388]	; (80034b4 <GP_TIMx_start+0x1a4>)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6013      	str	r3, [r2, #0]
		if(TIMx== TIM2){RCC->APB1ENR|=(1<<0);			g_GP_Sitting[0]=(* Sitting);	}
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003338:	d10c      	bne.n	8003354 <GP_TIMx_start+0x44>
 800333a:	4b5f      	ldr	r3, [pc, #380]	; (80034b8 <GP_TIMx_start+0x1a8>)
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	4a5e      	ldr	r2, [pc, #376]	; (80034b8 <GP_TIMx_start+0x1a8>)
 8003340:	f043 0301 	orr.w	r3, r3, #1
 8003344:	61d3      	str	r3, [r2, #28]
 8003346:	4a5d      	ldr	r2, [pc, #372]	; (80034bc <GP_TIMx_start+0x1ac>)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	4614      	mov	r4, r2
 800334c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800334e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003352:	e024      	b.n	800339e <GP_TIMx_start+0x8e>
		else if(TIMx== TIM3) {RCC->APB1ENR|=(1<<1);	g_GP_Sitting[1]=(* Sitting);	}
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	4a5a      	ldr	r2, [pc, #360]	; (80034c0 <GP_TIMx_start+0x1b0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d10e      	bne.n	800337a <GP_TIMx_start+0x6a>
 800335c:	4b56      	ldr	r3, [pc, #344]	; (80034b8 <GP_TIMx_start+0x1a8>)
 800335e:	69db      	ldr	r3, [r3, #28]
 8003360:	4a55      	ldr	r2, [pc, #340]	; (80034b8 <GP_TIMx_start+0x1a8>)
 8003362:	f043 0302 	orr.w	r3, r3, #2
 8003366:	61d3      	str	r3, [r2, #28]
 8003368:	4b54      	ldr	r3, [pc, #336]	; (80034bc <GP_TIMx_start+0x1ac>)
 800336a:	68ba      	ldr	r2, [r7, #8]
 800336c:	f103 0410 	add.w	r4, r3, #16
 8003370:	4613      	mov	r3, r2
 8003372:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003374:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003378:	e011      	b.n	800339e <GP_TIMx_start+0x8e>
		else if(TIMx== TIM4) {RCC->APB1ENR|=(1<<2);		g_GP_Sitting[2]=(* Sitting);}
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	4a51      	ldr	r2, [pc, #324]	; (80034c4 <GP_TIMx_start+0x1b4>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d10d      	bne.n	800339e <GP_TIMx_start+0x8e>
 8003382:	4b4d      	ldr	r3, [pc, #308]	; (80034b8 <GP_TIMx_start+0x1a8>)
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	4a4c      	ldr	r2, [pc, #304]	; (80034b8 <GP_TIMx_start+0x1a8>)
 8003388:	f043 0304 	orr.w	r3, r3, #4
 800338c:	61d3      	str	r3, [r2, #28]
 800338e:	4b4b      	ldr	r3, [pc, #300]	; (80034bc <GP_TIMx_start+0x1ac>)
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	f103 0420 	add.w	r4, r3, #32
 8003396:	4613      	mov	r3, r2
 8003398:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800339a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		// 2.select the pre vale
		TIMx->PSC=Sitting->TIME_PSC -1;
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	881b      	ldrh	r3, [r3, #0]
 80033a2:	3b01      	subs	r3, #1
 80033a4:	461a      	mov	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	629a      	str	r2, [r3, #40]	; 0x28

		TIMx->ARR=Sitting->TIME_ARR;
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	885b      	ldrh	r3, [r3, #2]
 80033ae:	461a      	mov	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	62da      	str	r2, [r3, #44]	; 0x2c

		TIMx->RCR=Sitting->TIME_RCR;
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	889b      	ldrh	r3, [r3, #4]
 80033b8:	461a      	mov	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	631a      	str	r2, [r3, #48]	; 0x30

		if(Sitting->TIME_RCR)
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	889b      	ldrh	r3, [r3, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d004      	beq.n	80033d0 <GP_TIMx_start+0xc0>
			TIMx->CR1.BIT_NAME.ARPE=1;
 80033c6:	68fa      	ldr	r2, [r7, #12]
 80033c8:	6813      	ldr	r3, [r2, #0]
 80033ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033ce:	6013      	str	r3, [r2, #0]

		//1.Select the mode CMS[1:0]
		switch(NORMAL_SITTING->NORMAL_MODE){
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d01c      	beq.n	8003412 <GP_TIMx_start+0x102>
 80033d8:	2b02      	cmp	r3, #2
 80033da:	dc20      	bgt.n	800341e <GP_TIMx_start+0x10e>
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d002      	beq.n	80033e6 <GP_TIMx_start+0xd6>
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d00b      	beq.n	80033fc <GP_TIMx_start+0xec>
 80033e4:	e01b      	b.n	800341e <GP_TIMx_start+0x10e>
		case Up:
			TIMx->CR1.BIT_NAME.CMS=0b00; //00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	6813      	ldr	r3, [r2, #0]
 80033ea:	f36f 1346 	bfc	r3, #5, #2
 80033ee:	6013      	str	r3, [r2, #0]
			TIMx->CR1.BIT_NAME.DIR=0; //0: Counter used as upcounter
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	6813      	ldr	r3, [r2, #0]
 80033f4:	f36f 1304 	bfc	r3, #4, #1
 80033f8:	6013      	str	r3, [r2, #0]
			break;
 80033fa:	e013      	b.n	8003424 <GP_TIMx_start+0x114>
		case DOWN:
			TIMx->CR1.BIT_NAME.CMS=0b00; //00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).
 80033fc:	68fa      	ldr	r2, [r7, #12]
 80033fe:	6813      	ldr	r3, [r2, #0]
 8003400:	f36f 1346 	bfc	r3, #5, #2
 8003404:	6013      	str	r3, [r2, #0]
			TIMx->CR1.BIT_NAME.DIR=1; //1: Counter used as downcounter
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	6813      	ldr	r3, [r2, #0]
 800340a:	f043 0310 	orr.w	r3, r3, #16
 800340e:	6013      	str	r3, [r2, #0]
			break;
 8003410:	e008      	b.n	8003424 <GP_TIMx_start+0x114>
		case Up_Down:
			TIMx->CR1.BIT_NAME.CMS=0b11;
 8003412:	68fa      	ldr	r2, [r7, #12]
 8003414:	6813      	ldr	r3, [r2, #0]
 8003416:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800341a:	6013      	str	r3, [r2, #0]
			/*11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare
		interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
		both when the counter is counting up or down*/
			break;
 800341c:	e002      	b.n	8003424 <GP_TIMx_start+0x114>
		default:
			GP_ERROR_HANDLER();
 800341e:	f7ff fd8d 	bl	8002f3c <GP_ERROR_HANDLER>
			break;
 8003422:	bf00      	nop
		}
		MCAL_SET_GP_TIMx_GPIO(TIMx,NORMAL,0);
 8003424:	2200      	movs	r2, #0
 8003426:	2100      	movs	r1, #0
 8003428:	68f8      	ldr	r0, [r7, #12]
 800342a:	f7ff fd8b 	bl	8002f44 <MCAL_SET_GP_TIMx_GPIO>
		TIMx->CR1.BIT_NAME.CEN=1;
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	6813      	ldr	r3, [r2, #0]
 8003432:	f043 0301 	orr.w	r3, r3, #1
 8003436:	6013      	str	r3, [r2, #0]

		if(Sitting->INT_EN_DIS==INT_EN){
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	7a1b      	ldrb	r3, [r3, #8]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d125      	bne.n	800348c <GP_TIMx_start+0x17c>
			TIMx->DIER.BIT_NAME.UIE=1;
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	68d3      	ldr	r3, [r2, #12]
 8003444:	f043 0301 	orr.w	r3, r3, #1
 8003448:	60d3      	str	r3, [r2, #12]
			if(TIMx== TIM2) 	NVIC_ISER0|=(1<<28);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003450:	d106      	bne.n	8003460 <GP_TIMx_start+0x150>
 8003452:	4b1d      	ldr	r3, [pc, #116]	; (80034c8 <GP_TIMx_start+0x1b8>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a1c      	ldr	r2, [pc, #112]	; (80034c8 <GP_TIMx_start+0x1b8>)
 8003458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800345c:	6013      	str	r3, [r2, #0]
			TIMx->SR.BIT_NAME.UIF=0;
		}
	}else{
		GP_ERROR_HANDLER();
	}
}
 800345e:	e025      	b.n	80034ac <GP_TIMx_start+0x19c>
			else if(TIMx== TIM3) NVIC_ISER0|=(1<<29);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4a17      	ldr	r2, [pc, #92]	; (80034c0 <GP_TIMx_start+0x1b0>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d106      	bne.n	8003476 <GP_TIMx_start+0x166>
 8003468:	4b17      	ldr	r3, [pc, #92]	; (80034c8 <GP_TIMx_start+0x1b8>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a16      	ldr	r2, [pc, #88]	; (80034c8 <GP_TIMx_start+0x1b8>)
 800346e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003472:	6013      	str	r3, [r2, #0]
}
 8003474:	e01a      	b.n	80034ac <GP_TIMx_start+0x19c>
			else if(TIMx== TIM4) NVIC_ISER0|=(1<<30);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	4a12      	ldr	r2, [pc, #72]	; (80034c4 <GP_TIMx_start+0x1b4>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d116      	bne.n	80034ac <GP_TIMx_start+0x19c>
 800347e:	4b12      	ldr	r3, [pc, #72]	; (80034c8 <GP_TIMx_start+0x1b8>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a11      	ldr	r2, [pc, #68]	; (80034c8 <GP_TIMx_start+0x1b8>)
 8003484:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003488:	6013      	str	r3, [r2, #0]
}
 800348a:	e00f      	b.n	80034ac <GP_TIMx_start+0x19c>
			while(!TIMx->SR.BIT_NAME.UIF);
 800348c:	bf00      	nop
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0f8      	beq.n	800348e <GP_TIMx_start+0x17e>
			TIMx->SR.BIT_NAME.UIF=0;
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	6913      	ldr	r3, [r2, #16]
 80034a0:	f36f 0300 	bfc	r3, #0, #1
 80034a4:	6113      	str	r3, [r2, #16]
}
 80034a6:	e001      	b.n	80034ac <GP_TIMx_start+0x19c>
		GP_ERROR_HANDLER();
 80034a8:	f7ff fd48 	bl	8002f3c <GP_ERROR_HANDLER>
}
 80034ac:	bf00      	nop
 80034ae:	3714      	adds	r7, #20
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd90      	pop	{r4, r7, pc}
 80034b4:	200041f8 	.word	0x200041f8
 80034b8:	40021000 	.word	0x40021000
 80034bc:	200041c8 	.word	0x200041c8
 80034c0:	40000400 	.word	0x40000400
 80034c4:	40000800 	.word	0x40000800
 80034c8:	e000e100 	.word	0xe000e100

080034cc <GP_TIMx_Deint>:

void GP_TIMX_Clear(GP_TIMx_REG* TIMx){

	TIMx->CNT=0;
}
void GP_TIMx_Deint(GP_TIMx_REG* TIMx){
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
	if(TIMx== TIM2)			{RCC->APB1ENR|=(1<<0);			}
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034da:	d106      	bne.n	80034ea <GP_TIMx_Deint+0x1e>
 80034dc:	4b3b      	ldr	r3, [pc, #236]	; (80035cc <GP_TIMx_Deint+0x100>)
 80034de:	69db      	ldr	r3, [r3, #28]
 80034e0:	4a3a      	ldr	r2, [pc, #232]	; (80035cc <GP_TIMx_Deint+0x100>)
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	61d3      	str	r3, [r2, #28]
 80034e8:	e014      	b.n	8003514 <GP_TIMx_Deint+0x48>
	else if(TIMx== TIM3)	{RCC->APB1ENR|=(1<<1);			}
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a38      	ldr	r2, [pc, #224]	; (80035d0 <GP_TIMx_Deint+0x104>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d106      	bne.n	8003500 <GP_TIMx_Deint+0x34>
 80034f2:	4b36      	ldr	r3, [pc, #216]	; (80035cc <GP_TIMx_Deint+0x100>)
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	4a35      	ldr	r2, [pc, #212]	; (80035cc <GP_TIMx_Deint+0x100>)
 80034f8:	f043 0302 	orr.w	r3, r3, #2
 80034fc:	61d3      	str	r3, [r2, #28]
 80034fe:	e009      	b.n	8003514 <GP_TIMx_Deint+0x48>
	else if(TIMx== TIM4)	{RCC->APB1ENR|=(1<<2);		}
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a34      	ldr	r2, [pc, #208]	; (80035d4 <GP_TIMx_Deint+0x108>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d105      	bne.n	8003514 <GP_TIMx_Deint+0x48>
 8003508:	4b30      	ldr	r3, [pc, #192]	; (80035cc <GP_TIMx_Deint+0x100>)
 800350a:	69db      	ldr	r3, [r3, #28]
 800350c:	4a2f      	ldr	r2, [pc, #188]	; (80035cc <GP_TIMx_Deint+0x100>)
 800350e:	f043 0304 	orr.w	r3, r3, #4
 8003512:	61d3      	str	r3, [r2, #28]

	TIMx->CR1.ALL_BITS=0;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	601a      	str	r2, [r3, #0]
	TIMx->ARR=0;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	62da      	str	r2, [r3, #44]	; 0x2c
	TIMx->CCER.ALL_BITS=0;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	621a      	str	r2, [r3, #32]
	TIMx->CCMR1.ALL_BITS=0;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	619a      	str	r2, [r3, #24]
	TIMx->CCMR2.ALL_BITS=0;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	61da      	str	r2, [r3, #28]
	TIMx->CCR1=0;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	635a      	str	r2, [r3, #52]	; 0x34
	TIMx->CCR2=0;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	639a      	str	r2, [r3, #56]	; 0x38
	TIMx->CCR3=0;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	63da      	str	r2, [r3, #60]	; 0x3c
	TIMx->CCR4=0;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	641a      	str	r2, [r3, #64]	; 0x40
	TIMx->CNT=0;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	625a      	str	r2, [r3, #36]	; 0x24
	TIMx->CR2.ALL_BITS=0;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	605a      	str	r2, [r3, #4]
	TIMx->PSC=0;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	629a      	str	r2, [r3, #40]	; 0x28
	if(TIMx== TIM2)			{RCC->APB1RSTR|=(1<<0);		RCC->APB1RSTR&=~(1<<0);	}
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003562:	d10c      	bne.n	800357e <GP_TIMx_Deint+0xb2>
 8003564:	4b19      	ldr	r3, [pc, #100]	; (80035cc <GP_TIMx_Deint+0x100>)
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	4a18      	ldr	r2, [pc, #96]	; (80035cc <GP_TIMx_Deint+0x100>)
 800356a:	f043 0301 	orr.w	r3, r3, #1
 800356e:	6113      	str	r3, [r2, #16]
 8003570:	4b16      	ldr	r3, [pc, #88]	; (80035cc <GP_TIMx_Deint+0x100>)
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	4a15      	ldr	r2, [pc, #84]	; (80035cc <GP_TIMx_Deint+0x100>)
 8003576:	f023 0301 	bic.w	r3, r3, #1
 800357a:	6113      	str	r3, [r2, #16]
	else if(TIMx== TIM3)	{RCC->APB1RSTR|=(1<<1);		RCC->APB1RSTR&=~(1<<1);	}
	else if(TIMx== TIM4)	{RCC->APB1RSTR|=(1<<2);		RCC->APB1RSTR&=~(1<<2);	}
}
 800357c:	e020      	b.n	80035c0 <GP_TIMx_Deint+0xf4>
	else if(TIMx== TIM3)	{RCC->APB1RSTR|=(1<<1);		RCC->APB1RSTR&=~(1<<1);	}
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a13      	ldr	r2, [pc, #76]	; (80035d0 <GP_TIMx_Deint+0x104>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d10c      	bne.n	80035a0 <GP_TIMx_Deint+0xd4>
 8003586:	4b11      	ldr	r3, [pc, #68]	; (80035cc <GP_TIMx_Deint+0x100>)
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	4a10      	ldr	r2, [pc, #64]	; (80035cc <GP_TIMx_Deint+0x100>)
 800358c:	f043 0302 	orr.w	r3, r3, #2
 8003590:	6113      	str	r3, [r2, #16]
 8003592:	4b0e      	ldr	r3, [pc, #56]	; (80035cc <GP_TIMx_Deint+0x100>)
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	4a0d      	ldr	r2, [pc, #52]	; (80035cc <GP_TIMx_Deint+0x100>)
 8003598:	f023 0302 	bic.w	r3, r3, #2
 800359c:	6113      	str	r3, [r2, #16]
}
 800359e:	e00f      	b.n	80035c0 <GP_TIMx_Deint+0xf4>
	else if(TIMx== TIM4)	{RCC->APB1RSTR|=(1<<2);		RCC->APB1RSTR&=~(1<<2);	}
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a0c      	ldr	r2, [pc, #48]	; (80035d4 <GP_TIMx_Deint+0x108>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d10b      	bne.n	80035c0 <GP_TIMx_Deint+0xf4>
 80035a8:	4b08      	ldr	r3, [pc, #32]	; (80035cc <GP_TIMx_Deint+0x100>)
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	4a07      	ldr	r2, [pc, #28]	; (80035cc <GP_TIMx_Deint+0x100>)
 80035ae:	f043 0304 	orr.w	r3, r3, #4
 80035b2:	6113      	str	r3, [r2, #16]
 80035b4:	4b05      	ldr	r3, [pc, #20]	; (80035cc <GP_TIMx_Deint+0x100>)
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	4a04      	ldr	r2, [pc, #16]	; (80035cc <GP_TIMx_Deint+0x100>)
 80035ba:	f023 0304 	bic.w	r3, r3, #4
 80035be:	6113      	str	r3, [r2, #16]
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bc80      	pop	{r7}
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	40021000 	.word	0x40021000
 80035d0:	40000400 	.word	0x40000400
 80035d4:	40000800 	.word	0x40000800

080035d8 <TIM2_IRQHandler>:

void TIM2_IRQHandler(){
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
	GP_TIMx_ERROR_src *ERROR;
	if(TIM2->SR.BIT_NAME.UIF){
 80035de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00b      	beq.n	8003606 <TIM2_IRQHandler+0x2e>
		ERROR->UIF=1;
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	7813      	ldrb	r3, [r2, #0]
 80035f2:	f043 0301 	orr.w	r3, r3, #1
 80035f6:	7013      	strb	r3, [r2, #0]
		TIM2->SR.BIT_NAME.UIF=0;
 80035f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80035fc:	6913      	ldr	r3, [r2, #16]
 80035fe:	f36f 0300 	bfc	r3, #0, #1
 8003602:	6113      	str	r3, [r2, #16]
 8003604:	e04e      	b.n	80036a4 <TIM2_IRQHandler+0xcc>
	}

	else if(TIM2->SR.BIT_NAME.CC1IF){
 8003606:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00b      	beq.n	800362e <TIM2_IRQHandler+0x56>
		ERROR->CC1IF=1;
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	7813      	ldrb	r3, [r2, #0]
 800361a:	f043 0302 	orr.w	r3, r3, #2
 800361e:	7013      	strb	r3, [r2, #0]
		TIM2->SR.BIT_NAME.CC1IF=0;
 8003620:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003624:	6913      	ldr	r3, [r2, #16]
 8003626:	f36f 0341 	bfc	r3, #1, #1
 800362a:	6113      	str	r3, [r2, #16]
 800362c:	e03a      	b.n	80036a4 <TIM2_IRQHandler+0xcc>


	}
	else if(TIM2->SR.BIT_NAME.CC2IF){
 800362e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003632:	691b      	ldr	r3, [r3, #16]
 8003634:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00b      	beq.n	8003656 <TIM2_IRQHandler+0x7e>
		ERROR->CC2IF=1;
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	7813      	ldrb	r3, [r2, #0]
 8003642:	f043 0304 	orr.w	r3, r3, #4
 8003646:	7013      	strb	r3, [r2, #0]
		TIM2->SR.BIT_NAME.CC2IF=0;
 8003648:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800364c:	6913      	ldr	r3, [r2, #16]
 800364e:	f36f 0382 	bfc	r3, #2, #1
 8003652:	6113      	str	r3, [r2, #16]
 8003654:	e026      	b.n	80036a4 <TIM2_IRQHandler+0xcc>

	}
	else if(TIM2->SR.BIT_NAME.CC3IF){
 8003656:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00b      	beq.n	800367e <TIM2_IRQHandler+0xa6>
		ERROR->CC3IF=1;
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	7813      	ldrb	r3, [r2, #0]
 800366a:	f043 0308 	orr.w	r3, r3, #8
 800366e:	7013      	strb	r3, [r2, #0]
		TIM2->SR.BIT_NAME.CC3IF=0;
 8003670:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003674:	6913      	ldr	r3, [r2, #16]
 8003676:	f36f 03c3 	bfc	r3, #3, #1
 800367a:	6113      	str	r3, [r2, #16]
 800367c:	e012      	b.n	80036a4 <TIM2_IRQHandler+0xcc>

	}
	else if(TIM2->SR.BIT_NAME.CC4IF){
 800367e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00a      	beq.n	80036a4 <TIM2_IRQHandler+0xcc>
		ERROR->CC4IF=1;
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	7813      	ldrb	r3, [r2, #0]
 8003692:	f043 0310 	orr.w	r3, r3, #16
 8003696:	7013      	strb	r3, [r2, #0]
		TIM2->SR.BIT_NAME.CC4IF=0;
 8003698:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800369c:	6913      	ldr	r3, [r2, #16]
 800369e:	f36f 1304 	bfc	r3, #4, #1
 80036a2:	6113      	str	r3, [r2, #16]

	}
	g_GP_Sitting[0].f_callback(ERROR);
 80036a4:	4b03      	ldr	r3, [pc, #12]	; (80036b4 <TIM2_IRQHandler+0xdc>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	4798      	blx	r3

}
 80036ac:	bf00      	nop
 80036ae:	3708      	adds	r7, #8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	200041c8 	.word	0x200041c8

080036b8 <TIM3_IRQHandler>:
void TIM3_IRQHandler(){
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
	GP_TIMx_ERROR_src *ERROR;
	if(TIM3->SR.BIT_NAME.UIF){
 80036be:	4b30      	ldr	r3, [pc, #192]	; (8003780 <TIM3_IRQHandler+0xc8>)
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d00a      	beq.n	80036e2 <TIM3_IRQHandler+0x2a>
		ERROR->UIF=1;
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	7813      	ldrb	r3, [r2, #0]
 80036d0:	f043 0301 	orr.w	r3, r3, #1
 80036d4:	7013      	strb	r3, [r2, #0]
		TIM3->SR.BIT_NAME.UIF=0;
 80036d6:	4a2a      	ldr	r2, [pc, #168]	; (8003780 <TIM3_IRQHandler+0xc8>)
 80036d8:	6913      	ldr	r3, [r2, #16]
 80036da:	f36f 0300 	bfc	r3, #0, #1
 80036de:	6113      	str	r3, [r2, #16]
 80036e0:	e046      	b.n	8003770 <TIM3_IRQHandler+0xb8>
	}

	else if(TIM3->SR.BIT_NAME.CC1IF){
 80036e2:	4b27      	ldr	r3, [pc, #156]	; (8003780 <TIM3_IRQHandler+0xc8>)
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00a      	beq.n	8003706 <TIM3_IRQHandler+0x4e>
		ERROR->CC1IF=1;
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	7813      	ldrb	r3, [r2, #0]
 80036f4:	f043 0302 	orr.w	r3, r3, #2
 80036f8:	7013      	strb	r3, [r2, #0]
		TIM3->SR.BIT_NAME.CC1IF=0;
 80036fa:	4a21      	ldr	r2, [pc, #132]	; (8003780 <TIM3_IRQHandler+0xc8>)
 80036fc:	6913      	ldr	r3, [r2, #16]
 80036fe:	f36f 0341 	bfc	r3, #1, #1
 8003702:	6113      	str	r3, [r2, #16]
 8003704:	e034      	b.n	8003770 <TIM3_IRQHandler+0xb8>


	}
	else if(TIM3->SR.BIT_NAME.CC2IF){
 8003706:	4b1e      	ldr	r3, [pc, #120]	; (8003780 <TIM3_IRQHandler+0xc8>)
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00a      	beq.n	800372a <TIM3_IRQHandler+0x72>
		ERROR->CC2IF=1;
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	7813      	ldrb	r3, [r2, #0]
 8003718:	f043 0304 	orr.w	r3, r3, #4
 800371c:	7013      	strb	r3, [r2, #0]
		TIM3->SR.BIT_NAME.CC2IF=0;
 800371e:	4a18      	ldr	r2, [pc, #96]	; (8003780 <TIM3_IRQHandler+0xc8>)
 8003720:	6913      	ldr	r3, [r2, #16]
 8003722:	f36f 0382 	bfc	r3, #2, #1
 8003726:	6113      	str	r3, [r2, #16]
 8003728:	e022      	b.n	8003770 <TIM3_IRQHandler+0xb8>

	}
	else if(TIM3->SR.BIT_NAME.CC3IF){
 800372a:	4b15      	ldr	r3, [pc, #84]	; (8003780 <TIM3_IRQHandler+0xc8>)
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003732:	b2db      	uxtb	r3, r3
 8003734:	2b00      	cmp	r3, #0
 8003736:	d00a      	beq.n	800374e <TIM3_IRQHandler+0x96>
		ERROR->CC3IF=1;
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	7813      	ldrb	r3, [r2, #0]
 800373c:	f043 0308 	orr.w	r3, r3, #8
 8003740:	7013      	strb	r3, [r2, #0]
		TIM3->SR.BIT_NAME.CC3IF=0;
 8003742:	4a0f      	ldr	r2, [pc, #60]	; (8003780 <TIM3_IRQHandler+0xc8>)
 8003744:	6913      	ldr	r3, [r2, #16]
 8003746:	f36f 03c3 	bfc	r3, #3, #1
 800374a:	6113      	str	r3, [r2, #16]
 800374c:	e010      	b.n	8003770 <TIM3_IRQHandler+0xb8>

	}
	else if(TIM3->SR.BIT_NAME.CC4IF){
 800374e:	4b0c      	ldr	r3, [pc, #48]	; (8003780 <TIM3_IRQHandler+0xc8>)
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2b00      	cmp	r3, #0
 800375a:	d009      	beq.n	8003770 <TIM3_IRQHandler+0xb8>
		ERROR->CC4IF=1;
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	7813      	ldrb	r3, [r2, #0]
 8003760:	f043 0310 	orr.w	r3, r3, #16
 8003764:	7013      	strb	r3, [r2, #0]
		TIM3->SR.BIT_NAME.CC4IF=0;
 8003766:	4a06      	ldr	r2, [pc, #24]	; (8003780 <TIM3_IRQHandler+0xc8>)
 8003768:	6913      	ldr	r3, [r2, #16]
 800376a:	f36f 1304 	bfc	r3, #4, #1
 800376e:	6113      	str	r3, [r2, #16]

	}
	g_GP_Sitting[1].f_callback(ERROR);
 8003770:	4b04      	ldr	r3, [pc, #16]	; (8003784 <TIM3_IRQHandler+0xcc>)
 8003772:	69db      	ldr	r3, [r3, #28]
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	4798      	blx	r3


}void TIM4_IRQHandler(){
 8003778:	bf00      	nop
 800377a:	3708      	adds	r7, #8
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	40000400 	.word	0x40000400
 8003784:	200041c8 	.word	0x200041c8

08003788 <TIM4_IRQHandler>:
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
	volatile  GP_TIMx_ERROR_src *ERROR;
	if(TIM4->SR.BIT_NAME.UIF){
 800378e:	4b33      	ldr	r3, [pc, #204]	; (800385c <TIM4_IRQHandler+0xd4>)
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <TIM4_IRQHandler+0x2a>
		ERROR->UIF=1;
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	7813      	ldrb	r3, [r2, #0]
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	7013      	strb	r3, [r2, #0]
		TIM4->SR.BIT_NAME.UIF=0;
 80037a6:	4a2d      	ldr	r2, [pc, #180]	; (800385c <TIM4_IRQHandler+0xd4>)
 80037a8:	6913      	ldr	r3, [r2, #16]
 80037aa:	f36f 0300 	bfc	r3, #0, #1
 80037ae:	6113      	str	r3, [r2, #16]
 80037b0:	e04b      	b.n	800384a <TIM4_IRQHandler+0xc2>
	}

	else if(TIM4->SR.BIT_NAME.CC1IF){
 80037b2:	4b2a      	ldr	r3, [pc, #168]	; (800385c <TIM4_IRQHandler+0xd4>)
 80037b4:	691b      	ldr	r3, [r3, #16]
 80037b6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d00a      	beq.n	80037d6 <TIM4_IRQHandler+0x4e>
		ERROR->CC1IF=1;
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	7813      	ldrb	r3, [r2, #0]
 80037c4:	f043 0302 	orr.w	r3, r3, #2
 80037c8:	7013      	strb	r3, [r2, #0]
		TIM4->SR.BIT_NAME.CC1IF=0;
 80037ca:	4a24      	ldr	r2, [pc, #144]	; (800385c <TIM4_IRQHandler+0xd4>)
 80037cc:	6913      	ldr	r3, [r2, #16]
 80037ce:	f36f 0341 	bfc	r3, #1, #1
 80037d2:	6113      	str	r3, [r2, #16]
 80037d4:	e039      	b.n	800384a <TIM4_IRQHandler+0xc2>


	}
	else if(TIM4->SR.BIT_NAME.CC2IF){
 80037d6:	4b21      	ldr	r3, [pc, #132]	; (800385c <TIM4_IRQHandler+0xd4>)
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00f      	beq.n	8003804 <TIM4_IRQHandler+0x7c>
		ERROR->CC2IF=1;
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	7813      	ldrb	r3, [r2, #0]
 80037e8:	f043 0304 	orr.w	r3, r3, #4
 80037ec:	7013      	strb	r3, [r2, #0]
		TIM4->SR.BIT_NAME.CC2IF=0;
 80037ee:	4a1b      	ldr	r2, [pc, #108]	; (800385c <TIM4_IRQHandler+0xd4>)
 80037f0:	6913      	ldr	r3, [r2, #16]
 80037f2:	f36f 0382 	bfc	r3, #2, #1
 80037f6:	6113      	str	r3, [r2, #16]
		ERROR->UIF=1;
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	7813      	ldrb	r3, [r2, #0]
 80037fc:	f043 0301 	orr.w	r3, r3, #1
 8003800:	7013      	strb	r3, [r2, #0]
 8003802:	e022      	b.n	800384a <TIM4_IRQHandler+0xc2>

	}
	else if(TIM4->SR.BIT_NAME.CC3IF){
 8003804:	4b15      	ldr	r3, [pc, #84]	; (800385c <TIM4_IRQHandler+0xd4>)
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00a      	beq.n	8003828 <TIM4_IRQHandler+0xa0>
		ERROR->CC3IF=1;
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	7813      	ldrb	r3, [r2, #0]
 8003816:	f043 0308 	orr.w	r3, r3, #8
 800381a:	7013      	strb	r3, [r2, #0]
		TIM4->SR.BIT_NAME.CC3IF=0;
 800381c:	4a0f      	ldr	r2, [pc, #60]	; (800385c <TIM4_IRQHandler+0xd4>)
 800381e:	6913      	ldr	r3, [r2, #16]
 8003820:	f36f 03c3 	bfc	r3, #3, #1
 8003824:	6113      	str	r3, [r2, #16]
 8003826:	e010      	b.n	800384a <TIM4_IRQHandler+0xc2>

	}
	else if(TIM4->SR.BIT_NAME.CC4IF){
 8003828:	4b0c      	ldr	r3, [pc, #48]	; (800385c <TIM4_IRQHandler+0xd4>)
 800382a:	691b      	ldr	r3, [r3, #16]
 800382c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d009      	beq.n	800384a <TIM4_IRQHandler+0xc2>
		ERROR->CC4IF=1;
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	7813      	ldrb	r3, [r2, #0]
 800383a:	f043 0310 	orr.w	r3, r3, #16
 800383e:	7013      	strb	r3, [r2, #0]
		TIM4->SR.BIT_NAME.CC4IF=0;
 8003840:	4a06      	ldr	r2, [pc, #24]	; (800385c <TIM4_IRQHandler+0xd4>)
 8003842:	6913      	ldr	r3, [r2, #16]
 8003844:	f36f 1304 	bfc	r3, #4, #1
 8003848:	6113      	str	r3, [r2, #16]

	}
	g_GP_Sitting[2].f_callback(ERROR);
 800384a:	4b05      	ldr	r3, [pc, #20]	; (8003860 <TIM4_IRQHandler+0xd8>)
 800384c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	4798      	blx	r3


}
 8003852:	bf00      	nop
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	40000800 	.word	0x40000800
 8003860:	200041c8 	.word	0x200041c8

08003864 <MCAL_GET_SYS_CLCK>:
 */
#include "RCC.h"
uint8_t APB_Prescaler[]={0,0,0,0,1,2,3,4};
uint8_t AHB_Prescaler[]={0,0,0,0,0,0,0,0,1,2,3,4,5,6,7,8,9};

uint32_t MCAL_GET_SYS_CLCK(){
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
	switch((RCC->CFGR >>2) &0b11){
 8003868:	4b0b      	ldr	r3, [pc, #44]	; (8003898 <MCAL_GET_SYS_CLCK+0x34>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	089b      	lsrs	r3, r3, #2
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	2b02      	cmp	r3, #2
 8003874:	d00a      	beq.n	800388c <MCAL_GET_SYS_CLCK+0x28>
 8003876:	2b02      	cmp	r3, #2
 8003878:	d80a      	bhi.n	8003890 <MCAL_GET_SYS_CLCK+0x2c>
 800387a:	2b00      	cmp	r3, #0
 800387c:	d002      	beq.n	8003884 <MCAL_GET_SYS_CLCK+0x20>
 800387e:	2b01      	cmp	r3, #1
 8003880:	d002      	beq.n	8003888 <MCAL_GET_SYS_CLCK+0x24>
 8003882:	e005      	b.n	8003890 <MCAL_GET_SYS_CLCK+0x2c>
	case 0:
		return HSI_CLOCK;
 8003884:	4b05      	ldr	r3, [pc, #20]	; (800389c <MCAL_GET_SYS_CLCK+0x38>)
 8003886:	e003      	b.n	8003890 <MCAL_GET_SYS_CLCK+0x2c>
		break;
	case 1:
		return HSE_CLOCK;
 8003888:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <MCAL_GET_SYS_CLCK+0x3c>)
 800388a:	e001      	b.n	8003890 <MCAL_GET_SYS_CLCK+0x2c>
		break;
	case 2:
		return PLL_CLOCK;
 800388c:	4b05      	ldr	r3, [pc, #20]	; (80038a4 <MCAL_GET_SYS_CLCK+0x40>)
 800388e:	e7ff      	b.n	8003890 <MCAL_GET_SYS_CLCK+0x2c>

		break;
	}

}
 8003890:	4618      	mov	r0, r3
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr
 8003898:	40021000 	.word	0x40021000
 800389c:	007a1200 	.word	0x007a1200
 80038a0:	00f42400 	.word	0x00f42400
 80038a4:	01ab3f00 	.word	0x01ab3f00

080038a8 <MCAL_GET_H_CLCK>:
uint32_t MCAL_GET_H_CLCK(){
 80038a8:	b580      	push	{r7, lr}
 80038aa:	af00      	add	r7, sp, #0

	return (MCAL_GET_SYS_CLCK() >> AHB_Prescaler[ (RCC->CFGR >>4) &0xF]) ;
 80038ac:	f7ff ffda 	bl	8003864 <MCAL_GET_SYS_CLCK>
 80038b0:	4602      	mov	r2, r0
 80038b2:	4b05      	ldr	r3, [pc, #20]	; (80038c8 <MCAL_GET_H_CLCK+0x20>)
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	091b      	lsrs	r3, r3, #4
 80038b8:	f003 030f 	and.w	r3, r3, #15
 80038bc:	4903      	ldr	r1, [pc, #12]	; (80038cc <MCAL_GET_H_CLCK+0x24>)
 80038be:	5ccb      	ldrb	r3, [r1, r3]
 80038c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	40021000 	.word	0x40021000
 80038cc:	20000038 	.word	0x20000038

080038d0 <MCAL_GET_PCLCK1>:
uint32_t MCAL_GET_PCLCK1(){
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
	return (MCAL_GET_H_CLCK() >> APB_Prescaler[ (RCC->CFGR >>8) &0b111] );
 80038d4:	f7ff ffe8 	bl	80038a8 <MCAL_GET_H_CLCK>
 80038d8:	4602      	mov	r2, r0
 80038da:	4b05      	ldr	r3, [pc, #20]	; (80038f0 <MCAL_GET_PCLCK1+0x20>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	0a1b      	lsrs	r3, r3, #8
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	4903      	ldr	r1, [pc, #12]	; (80038f4 <MCAL_GET_PCLCK1+0x24>)
 80038e6:	5ccb      	ldrb	r3, [r1, r3]
 80038e8:	fa22 f303 	lsr.w	r3, r2, r3

}
 80038ec:	4618      	mov	r0, r3
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	40021000 	.word	0x40021000
 80038f4:	20000030 	.word	0x20000030

080038f8 <MCAL_GET_PCLCK2>:
uint32_t MCAL_GET_PCLCK2(){
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
	return (MCAL_GET_H_CLCK() >> APB_Prescaler[ (RCC->CFGR >>11) &0b111] );
 80038fc:	f7ff ffd4 	bl	80038a8 <MCAL_GET_H_CLCK>
 8003900:	4602      	mov	r2, r0
 8003902:	4b05      	ldr	r3, [pc, #20]	; (8003918 <MCAL_GET_PCLCK2+0x20>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	0adb      	lsrs	r3, r3, #11
 8003908:	f003 0307 	and.w	r3, r3, #7
 800390c:	4903      	ldr	r1, [pc, #12]	; (800391c <MCAL_GET_PCLCK2+0x24>)
 800390e:	5ccb      	ldrb	r3, [r1, r3]
 8003910:	fa22 f303 	lsr.w	r3, r2, r3

}
 8003914:	4618      	mov	r0, r3
 8003916:	bd80      	pop	{r7, pc}
 8003918:	40021000 	.word	0x40021000
 800391c:	20000030 	.word	0x20000030

08003920 <MCAL_SPI_init>:
 */

#include "SPI.h"
SPI_Config_t G_P_Config_t[2]={0}; // index 0 for SPI0 index 1 for SPI1

void MCAL_SPI_init(SPI_Reg * SPIx,SPI_Config_t *Config){
 8003920:	b590      	push	{r4, r7, lr}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
	// make a global backup for the configuration of the SPI
	if(SPIx == SPI1){ G_P_Config_t[0]= *Config; 	RCC->APB2ENR |=(1<<12); }
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a57      	ldr	r2, [pc, #348]	; (8003a8c <MCAL_SPI_init+0x16c>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d10c      	bne.n	800394c <MCAL_SPI_init+0x2c>
 8003932:	4a57      	ldr	r2, [pc, #348]	; (8003a90 <MCAL_SPI_init+0x170>)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	4614      	mov	r4, r2
 8003938:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800393a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800393e:	4b55      	ldr	r3, [pc, #340]	; (8003a94 <MCAL_SPI_init+0x174>)
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	4a54      	ldr	r2, [pc, #336]	; (8003a94 <MCAL_SPI_init+0x174>)
 8003944:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003948:	6193      	str	r3, [r2, #24]
 800394a:	e011      	b.n	8003970 <MCAL_SPI_init+0x50>
	else if(SPIx == SPI2){ G_P_Config_t[1]= *Config;RCC->APB1ENR |=(1<<14); }
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a52      	ldr	r2, [pc, #328]	; (8003a98 <MCAL_SPI_init+0x178>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d10d      	bne.n	8003970 <MCAL_SPI_init+0x50>
 8003954:	4b4e      	ldr	r3, [pc, #312]	; (8003a90 <MCAL_SPI_init+0x170>)
 8003956:	683a      	ldr	r2, [r7, #0]
 8003958:	f103 0410 	add.w	r4, r3, #16
 800395c:	4613      	mov	r3, r2
 800395e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003960:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003964:	4b4b      	ldr	r3, [pc, #300]	; (8003a94 <MCAL_SPI_init+0x174>)
 8003966:	69db      	ldr	r3, [r3, #28]
 8003968:	4a4a      	ldr	r2, [pc, #296]	; (8003a94 <MCAL_SPI_init+0x174>)
 800396a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800396e:	61d3      	str	r3, [r2, #28]
	//1. Set the DFF bit to define 8- or 16-bit data frame format
	SPIx->SPI_CR1.Bit_Name.DFF = Config->DATA;
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	789b      	ldrb	r3, [r3, #2]
 8003974:	f003 0301 	and.w	r3, r3, #1
 8003978:	b2d9      	uxtb	r1, r3
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	8813      	ldrh	r3, [r2, #0]
 800397e:	f361 23cb 	bfi	r3, r1, #11, #1
 8003982:	8013      	strh	r3, [r2, #0]
		/*2. Select the CPOL and CPHA bits to define one of the four relationships between the
		data transfer and the serial clock (see Figure 240). For correct data transfer, the CPOL
		and CPHA bits must be configured in the same way in the slave device and the master
		device*/
	SPIx->SPI_CR1.Bit_Name.CPOL = Config->POL;
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	799b      	ldrb	r3, [r3, #6]
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	b2d9      	uxtb	r1, r3
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	8813      	ldrh	r3, [r2, #0]
 8003992:	f361 0341 	bfi	r3, r1, #1, #1
 8003996:	8013      	strh	r3, [r2, #0]
	SPIx->SPI_CR1.Bit_Name.CPHA = Config->PHA;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	79db      	ldrb	r3, [r3, #7]
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	b2d9      	uxtb	r1, r3
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	8813      	ldrh	r3, [r2, #0]
 80039a6:	f361 0300 	bfi	r3, r1, #0, #1
 80039aa:	8013      	strh	r3, [r2, #0]
		/*3. The frame format (MSB-first or LSB-first depending on the value of the LSBFIRST bit in
		the SPI_CR1 register) must be the same as the master device.*/
	SPIx->SPI_CR1.Bit_Name.LSBFIRST = Config->FRAME;
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	78db      	ldrb	r3, [r3, #3]
 80039b0:	f003 0301 	and.w	r3, r3, #1
 80039b4:	b2d9      	uxtb	r1, r3
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	8813      	ldrh	r3, [r2, #0]
 80039ba:	f361 13c7 	bfi	r3, r1, #7, #1
 80039be:	8013      	strh	r3, [r2, #0]
	/*4. In Hardware mode (refer to Slave select (NSS) pin management), the NSS pin must be
		connected to a low level signal during the complete byte transmit sequence. In NSS
		software mode, set the SSM bit and clear the SSI bit in the SPI_CR1 register.*/
	if(Config->NSS_SELC ==SW) 	SPIx->SPI_CR1.Bit_Name.SSM = 1;
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	791b      	ldrb	r3, [r3, #4]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d105      	bne.n	80039d4 <MCAL_SPI_init+0xb4>
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	8813      	ldrh	r3, [r2, #0]
 80039cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039d0:	8013      	strh	r3, [r2, #0]
 80039d2:	e01c      	b.n	8003a0e <MCAL_SPI_init+0xee>
	else if(Config->NSS_SELC ==HW_OUT ){ SPIx->SPI_CR1.Bit_Name.SSM = 0; SPIx->SPI_CR2.Bit_Name.SSOE =1;}
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	791b      	ldrb	r3, [r3, #4]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d10a      	bne.n	80039f2 <MCAL_SPI_init+0xd2>
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	8813      	ldrh	r3, [r2, #0]
 80039e0:	f36f 2349 	bfc	r3, #9, #1
 80039e4:	8013      	strh	r3, [r2, #0]
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	7913      	ldrb	r3, [r2, #4]
 80039ea:	f043 0304 	orr.w	r3, r3, #4
 80039ee:	7113      	strb	r3, [r2, #4]
 80039f0:	e00d      	b.n	8003a0e <MCAL_SPI_init+0xee>
	else if(Config->NSS_SELC ==HW_IN ){ SPIx->SPI_CR1.Bit_Name.SSM = 0; SPIx->SPI_CR2.Bit_Name.SSOE =0;}
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	791b      	ldrb	r3, [r3, #4]
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d109      	bne.n	8003a0e <MCAL_SPI_init+0xee>
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	8813      	ldrh	r3, [r2, #0]
 80039fe:	f36f 2349 	bfc	r3, #9, #1
 8003a02:	8013      	strh	r3, [r2, #0]
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	7913      	ldrb	r3, [r2, #4]
 8003a08:	f36f 0382 	bfc	r3, #2, #1
 8003a0c:	7113      	strb	r3, [r2, #4]
	//5. Clear the MSTR bit and set the SPE bit (both in the SPI_CR1 register) to assign the pins to alternate functions.
	SPIx->SPI_CR1.Bit_Name.MSTR = Config->M_S;
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	785b      	ldrb	r3, [r3, #1]
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	b2d9      	uxtb	r1, r3
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	8813      	ldrh	r3, [r2, #0]
 8003a1c:	f361 0382 	bfi	r3, r1, #2, #1
 8003a20:	8013      	strh	r3, [r2, #0]
	//6. Select the BR[2:0] bits to define the serial clock baud rate (see SPI_CR1 register)
	SPIx->SPI_CR1.Bit_Name.BR = Config->BAUD_R;
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	795b      	ldrb	r3, [r3, #5]
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	b2d9      	uxtb	r1, r3
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	8813      	ldrh	r3, [r2, #0]
 8003a30:	f361 03c5 	bfi	r3, r1, #3, #3
 8003a34:	8013      	strh	r3, [r2, #0]

	// 7.check if the interrupt is enabled or not
	if(Config->IN_EN ==interrupt_EN){
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	7a1b      	ldrb	r3, [r3, #8]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d114      	bne.n	8003a68 <MCAL_SPI_init+0x148>

		if(SPIx == SPI1)    	NVIC_ISER1 |=(1<< (SPI1_IRQ-32));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a12      	ldr	r2, [pc, #72]	; (8003a8c <MCAL_SPI_init+0x16c>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d106      	bne.n	8003a54 <MCAL_SPI_init+0x134>
 8003a46:	4b15      	ldr	r3, [pc, #84]	; (8003a9c <MCAL_SPI_init+0x17c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a14      	ldr	r2, [pc, #80]	; (8003a9c <MCAL_SPI_init+0x17c>)
 8003a4c:	f043 0308 	orr.w	r3, r3, #8
 8003a50:	6013      	str	r3, [r2, #0]
 8003a52:	e009      	b.n	8003a68 <MCAL_SPI_init+0x148>
		else if(SPIx == SPI2)   NVIC_ISER1 |=(1<< (SPI2_IRQ-32));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a10      	ldr	r2, [pc, #64]	; (8003a98 <MCAL_SPI_init+0x178>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d105      	bne.n	8003a68 <MCAL_SPI_init+0x148>
 8003a5c:	4b0f      	ldr	r3, [pc, #60]	; (8003a9c <MCAL_SPI_init+0x17c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a0e      	ldr	r2, [pc, #56]	; (8003a9c <MCAL_SPI_init+0x17c>)
 8003a62:	f043 0310 	orr.w	r3, r3, #16
 8003a66:	6013      	str	r3, [r2, #0]
}
	// set the SPE bit
	 MCAL_SET_GPIO(SPIx);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 f853 	bl	8003b14 <MCAL_SET_GPIO>
	 SPIx->SPI_CR1.Bit_Name.SPE =Config->SP_EN;
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	b2d9      	uxtb	r1, r3
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	8813      	ldrh	r3, [r2, #0]
 8003a7c:	f361 1386 	bfi	r3, r1, #6, #1
 8003a80:	8013      	strh	r3, [r2, #0]




}
 8003a82:	bf00      	nop
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd90      	pop	{r4, r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	40013000 	.word	0x40013000
 8003a90:	200041fc 	.word	0x200041fc
 8003a94:	40021000 	.word	0x40021000
 8003a98:	40003800 	.word	0x40003800
 8003a9c:	e000e104 	.word	0xe000e104

08003aa0 <MCAL_SPI_SendData>:
	if(SPIx == SPI1)   {	NVIC_ICER1 |=(1<< (SPI1_IRQ-32));	RCC->APB2RSTR |=(1<<12); }
	else if(SPIx == SPI2) {NVIC_ICER1 |=(1<< (SPI2_IRQ-32));	RCC->APB1RSTR |=(1<<14); }
}


uint8_t MCAL_SPI_SendData(SPI_Reg *SPIx,uint8_t data){
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	70fb      	strb	r3, [r7, #3]
	SPI_Config_t *L_P_config_t=NULL;
 8003aac:	2300      	movs	r3, #0
 8003aae:	60fb      	str	r3, [r7, #12]
	if(SPIx == SPI1) L_P_config_t =&G_P_Config_t[0];
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a14      	ldr	r2, [pc, #80]	; (8003b04 <MCAL_SPI_SendData+0x64>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d102      	bne.n	8003abe <MCAL_SPI_SendData+0x1e>
 8003ab8:	4b13      	ldr	r3, [pc, #76]	; (8003b08 <MCAL_SPI_SendData+0x68>)
 8003aba:	60fb      	str	r3, [r7, #12]
 8003abc:	e005      	b.n	8003aca <MCAL_SPI_SendData+0x2a>
	else if(SPIx == SPI2) L_P_config_t =&G_P_Config_t[1];
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a12      	ldr	r2, [pc, #72]	; (8003b0c <MCAL_SPI_SendData+0x6c>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d101      	bne.n	8003aca <MCAL_SPI_SendData+0x2a>
 8003ac6:	4b12      	ldr	r3, [pc, #72]	; (8003b10 <MCAL_SPI_SendData+0x70>)
 8003ac8:	60fb      	str	r3, [r7, #12]
	// check if the configuration is polling or interrupt
	if(L_P_config_t->IN_EN ==interrupt_EN){ // do nothing the cpu will jump to isr
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	7a1b      	ldrb	r3, [r3, #8]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d105      	bne.n	8003ade <MCAL_SPI_SendData+0x3e>
		SPIx->SPI_CR2.Bit_Name.TXEIE = 1;
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	7913      	ldrb	r3, [r2, #4]
 8003ad6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ada:	7113      	strb	r3, [r2, #4]
 8003adc:	e007      	b.n	8003aee <MCAL_SPI_SendData+0x4e>

	}else{
		while(!SPIx->SPI_SR.Bit_Name.TXE);
 8003ade:	bf00      	nop
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d0f8      	beq.n	8003ae0 <MCAL_SPI_SendData+0x40>
	}
	SPIx->DR_reg.ALL_REG=(uint8_t)data;
 8003aee:	78fa      	ldrb	r2, [r7, #3]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	60da      	str	r2, [r3, #12]

	return SPIx->DR_reg.ALL_REG;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	b2db      	uxtb	r3, r3

}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3714      	adds	r7, #20
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bc80      	pop	{r7}
 8003b02:	4770      	bx	lr
 8003b04:	40013000 	.word	0x40013000
 8003b08:	200041fc 	.word	0x200041fc
 8003b0c:	40003800 	.word	0x40003800
 8003b10:	2000420c 	.word	0x2000420c

08003b14 <MCAL_SET_GPIO>:
	(*data)=(SPIx->DR_reg.ALL_REG &0xFF);


}

void MCAL_SET_GPIO(SPI_Reg *SPIx){
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b096      	sub	sp, #88	; 0x58
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
	SPI_Config_t *L_P_config_t=NULL;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	657b      	str	r3, [r7, #84]	; 0x54
	PIN_config SPI_PIN_CONFIG;
	if(SPIx == SPI1) {
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	4a6c      	ldr	r2, [pc, #432]	; (8003cd4 <MCAL_SET_GPIO+0x1c0>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d169      	bne.n	8003bfc <MCAL_SET_GPIO+0xe8>
		L_P_config_t =&G_P_Config_t[0];
 8003b28:	4b6b      	ldr	r3, [pc, #428]	; (8003cd8 <MCAL_SET_GPIO+0x1c4>)
 8003b2a:	657b      	str	r3, [r7, #84]	; 0x54
		RCC->APB2ENR|=(1<<2); // ENABLE CLOCK FOR PROTA
 8003b2c:	4b6b      	ldr	r3, [pc, #428]	; (8003cdc <MCAL_SET_GPIO+0x1c8>)
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	4a6a      	ldr	r2, [pc, #424]	; (8003cdc <MCAL_SET_GPIO+0x1c8>)
 8003b32:	f043 0304 	orr.w	r3, r3, #4
 8003b36:	6193      	str	r3, [r2, #24]
		//PA4 SPI1_NSS
		if(L_P_config_t ->NSS_SELC ==SW){ SPI_PIN_CONFIG=(PIN_config) {PIN_4,OUTPUT_PP,SPEED_10};  		SPI1->SPI_CR1.Bit_Name.SSI=1;}//Not used. Can be used as a GPIO
 8003b38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b3a:	791b      	ldrb	r3, [r3, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d108      	bne.n	8003b52 <MCAL_SET_GPIO+0x3e>
 8003b40:	4b67      	ldr	r3, [pc, #412]	; (8003ce0 <MCAL_SET_GPIO+0x1cc>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	653b      	str	r3, [r7, #80]	; 0x50
 8003b46:	4a63      	ldr	r2, [pc, #396]	; (8003cd4 <MCAL_SET_GPIO+0x1c0>)
 8003b48:	8813      	ldrh	r3, [r2, #0]
 8003b4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b4e:	8013      	strh	r3, [r2, #0]
 8003b50:	e00e      	b.n	8003b70 <MCAL_SET_GPIO+0x5c>
		else if(L_P_config_t ->NSS_SELC ==HW_OUT) SPI_PIN_CONFIG=(PIN_config) {PIN_4,OUTPUT_AF_PP,SPEED_10}; //Alternate function push-pull
 8003b52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b54:	791b      	ldrb	r3, [r3, #4]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d103      	bne.n	8003b62 <MCAL_SET_GPIO+0x4e>
 8003b5a:	4b62      	ldr	r3, [pc, #392]	; (8003ce4 <MCAL_SET_GPIO+0x1d0>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	653b      	str	r3, [r7, #80]	; 0x50
 8003b60:	e006      	b.n	8003b70 <MCAL_SET_GPIO+0x5c>
		else if(L_P_config_t ->NSS_SELC ==HW_IN) SPI_PIN_CONFIG=(PIN_config) {PIN_4,INPUT_FI,0}; //Input floating/ Input pull-up / Input pull-down
 8003b62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b64:	791b      	ldrb	r3, [r3, #4]
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d102      	bne.n	8003b70 <MCAL_SET_GPIO+0x5c>
 8003b6a:	4b5f      	ldr	r3, [pc, #380]	; (8003ce8 <MCAL_SET_GPIO+0x1d4>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	653b      	str	r3, [r7, #80]	; 0x50
		MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003b70:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003b74:	4619      	mov	r1, r3
 8003b76:	485d      	ldr	r0, [pc, #372]	; (8003cec <MCAL_SET_GPIO+0x1d8>)
 8003b78:	f7ff f8ba 	bl	8002cf0 <MCAL_GPIO_init>
		//PA5 SPI1_SCK
		if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_5,OUTPUT_AF_PP,SPEED_10};
 8003b7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b7e:	785b      	ldrb	r3, [r3, #1]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d103      	bne.n	8003b8c <MCAL_SET_GPIO+0x78>
 8003b84:	4b5a      	ldr	r3, [pc, #360]	; (8003cf0 <MCAL_SET_GPIO+0x1dc>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	653b      	str	r3, [r7, #80]	; 0x50
 8003b8a:	e006      	b.n	8003b9a <MCAL_SET_GPIO+0x86>
		else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_5,INPUT_FI,0};
 8003b8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b8e:	785b      	ldrb	r3, [r3, #1]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d102      	bne.n	8003b9a <MCAL_SET_GPIO+0x86>
 8003b94:	4b57      	ldr	r3, [pc, #348]	; (8003cf4 <MCAL_SET_GPIO+0x1e0>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	653b      	str	r3, [r7, #80]	; 0x50
		MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003b9a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	4852      	ldr	r0, [pc, #328]	; (8003cec <MCAL_SET_GPIO+0x1d8>)
 8003ba2:	f7ff f8a5 	bl	8002cf0 <MCAL_GPIO_init>
		//PA6 SPI1_MISO
		if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_6,INPUT_FI,0};
 8003ba6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ba8:	785b      	ldrb	r3, [r3, #1]
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d103      	bne.n	8003bb6 <MCAL_SET_GPIO+0xa2>
 8003bae:	4b52      	ldr	r3, [pc, #328]	; (8003cf8 <MCAL_SET_GPIO+0x1e4>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	653b      	str	r3, [r7, #80]	; 0x50
 8003bb4:	e006      	b.n	8003bc4 <MCAL_SET_GPIO+0xb0>
		else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_6,OUTPUT_AF_PP,SPEED_10};
 8003bb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bb8:	785b      	ldrb	r3, [r3, #1]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d102      	bne.n	8003bc4 <MCAL_SET_GPIO+0xb0>
 8003bbe:	4b4f      	ldr	r3, [pc, #316]	; (8003cfc <MCAL_SET_GPIO+0x1e8>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	653b      	str	r3, [r7, #80]	; 0x50
		MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003bc4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003bc8:	4619      	mov	r1, r3
 8003bca:	4848      	ldr	r0, [pc, #288]	; (8003cec <MCAL_SET_GPIO+0x1d8>)
 8003bcc:	f7ff f890 	bl	8002cf0 <MCAL_GPIO_init>
		//PA7 SPI1_MOSI
		if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_7,OUTPUT_AF_PP,SPEED_10};
 8003bd0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bd2:	785b      	ldrb	r3, [r3, #1]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d103      	bne.n	8003be0 <MCAL_SET_GPIO+0xcc>
 8003bd8:	4b49      	ldr	r3, [pc, #292]	; (8003d00 <MCAL_SET_GPIO+0x1ec>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	653b      	str	r3, [r7, #80]	; 0x50
 8003bde:	e006      	b.n	8003bee <MCAL_SET_GPIO+0xda>
		else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_7,INPUT_FI,0};
 8003be0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003be2:	785b      	ldrb	r3, [r3, #1]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d102      	bne.n	8003bee <MCAL_SET_GPIO+0xda>
 8003be8:	4b46      	ldr	r3, [pc, #280]	; (8003d04 <MCAL_SET_GPIO+0x1f0>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	653b      	str	r3, [r7, #80]	; 0x50
		MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003bee:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	483d      	ldr	r0, [pc, #244]	; (8003cec <MCAL_SET_GPIO+0x1d8>)
 8003bf6:	f7ff f87b 	bl	8002cf0 <MCAL_GPIO_init>
							MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
	}



}
 8003bfa:	e067      	b.n	8003ccc <MCAL_SET_GPIO+0x1b8>
	else if(SPIx == SPI2){
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a42      	ldr	r2, [pc, #264]	; (8003d08 <MCAL_SET_GPIO+0x1f4>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d163      	bne.n	8003ccc <MCAL_SET_GPIO+0x1b8>
		L_P_config_t =&G_P_Config_t[1];
 8003c04:	4b41      	ldr	r3, [pc, #260]	; (8003d0c <MCAL_SET_GPIO+0x1f8>)
 8003c06:	657b      	str	r3, [r7, #84]	; 0x54
		RCC->APB2ENR|=(1<<3); // ENABLE CLOCK FOR PROTA
 8003c08:	4b34      	ldr	r3, [pc, #208]	; (8003cdc <MCAL_SET_GPIO+0x1c8>)
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	4a33      	ldr	r2, [pc, #204]	; (8003cdc <MCAL_SET_GPIO+0x1c8>)
 8003c0e:	f043 0308 	orr.w	r3, r3, #8
 8003c12:	6193      	str	r3, [r2, #24]
		if(L_P_config_t ->NSS_SELC ==SW) SPI_PIN_CONFIG=(PIN_config) {PIN_12,OUTPUT_AF_PP,SPEED_10}; //Not used. Can be used as a GPIO
 8003c14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c16:	791b      	ldrb	r3, [r3, #4]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d103      	bne.n	8003c24 <MCAL_SET_GPIO+0x110>
 8003c1c:	4b3c      	ldr	r3, [pc, #240]	; (8003d10 <MCAL_SET_GPIO+0x1fc>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	653b      	str	r3, [r7, #80]	; 0x50
 8003c22:	e00e      	b.n	8003c42 <MCAL_SET_GPIO+0x12e>
			else if(L_P_config_t ->NSS_SELC ==HW_OUT) SPI_PIN_CONFIG=(PIN_config) {PIN_12,OUTPUT_AF_PP,SPEED_10}; //Alternate function push-pull
 8003c24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c26:	791b      	ldrb	r3, [r3, #4]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d103      	bne.n	8003c34 <MCAL_SET_GPIO+0x120>
 8003c2c:	4b38      	ldr	r3, [pc, #224]	; (8003d10 <MCAL_SET_GPIO+0x1fc>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	653b      	str	r3, [r7, #80]	; 0x50
 8003c32:	e006      	b.n	8003c42 <MCAL_SET_GPIO+0x12e>
			else if(L_P_config_t ->NSS_SELC ==HW_IN) SPI_PIN_CONFIG=(PIN_config) {PIN_12,INPUT_FI,0}; //Input floating/ Input pull-up / Input pull-down
 8003c34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c36:	791b      	ldrb	r3, [r3, #4]
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d102      	bne.n	8003c42 <MCAL_SET_GPIO+0x12e>
 8003c3c:	4b35      	ldr	r3, [pc, #212]	; (8003d14 <MCAL_SET_GPIO+0x200>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	653b      	str	r3, [r7, #80]	; 0x50
			MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003c42:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003c46:	4619      	mov	r1, r3
 8003c48:	4828      	ldr	r0, [pc, #160]	; (8003cec <MCAL_SET_GPIO+0x1d8>)
 8003c4a:	f7ff f851 	bl	8002cf0 <MCAL_GPIO_init>
				if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_13,OUTPUT_AF_PP,SPEED_10};
 8003c4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c50:	785b      	ldrb	r3, [r3, #1]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d103      	bne.n	8003c5e <MCAL_SET_GPIO+0x14a>
 8003c56:	4b30      	ldr	r3, [pc, #192]	; (8003d18 <MCAL_SET_GPIO+0x204>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	653b      	str	r3, [r7, #80]	; 0x50
 8003c5c:	e006      	b.n	8003c6c <MCAL_SET_GPIO+0x158>
				else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_13,INPUT_FI,0};
 8003c5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c60:	785b      	ldrb	r3, [r3, #1]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d102      	bne.n	8003c6c <MCAL_SET_GPIO+0x158>
 8003c66:	4b2d      	ldr	r3, [pc, #180]	; (8003d1c <MCAL_SET_GPIO+0x208>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	653b      	str	r3, [r7, #80]	; 0x50
				MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003c6c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003c70:	4619      	mov	r1, r3
 8003c72:	481e      	ldr	r0, [pc, #120]	; (8003cec <MCAL_SET_GPIO+0x1d8>)
 8003c74:	f7ff f83c 	bl	8002cf0 <MCAL_GPIO_init>
				if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_14,INPUT_FI,0};
 8003c78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c7a:	785b      	ldrb	r3, [r3, #1]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d103      	bne.n	8003c88 <MCAL_SET_GPIO+0x174>
 8003c80:	4b27      	ldr	r3, [pc, #156]	; (8003d20 <MCAL_SET_GPIO+0x20c>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	653b      	str	r3, [r7, #80]	; 0x50
 8003c86:	e006      	b.n	8003c96 <MCAL_SET_GPIO+0x182>
					else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_14,OUTPUT_AF_PP,SPEED_10};
 8003c88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c8a:	785b      	ldrb	r3, [r3, #1]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d102      	bne.n	8003c96 <MCAL_SET_GPIO+0x182>
 8003c90:	4b24      	ldr	r3, [pc, #144]	; (8003d24 <MCAL_SET_GPIO+0x210>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	653b      	str	r3, [r7, #80]	; 0x50
					MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003c96:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	4813      	ldr	r0, [pc, #76]	; (8003cec <MCAL_SET_GPIO+0x1d8>)
 8003c9e:	f7ff f827 	bl	8002cf0 <MCAL_GPIO_init>
					if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_15,OUTPUT_AF_PP,SPEED_10};
 8003ca2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ca4:	785b      	ldrb	r3, [r3, #1]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d103      	bne.n	8003cb2 <MCAL_SET_GPIO+0x19e>
 8003caa:	4b1f      	ldr	r3, [pc, #124]	; (8003d28 <MCAL_SET_GPIO+0x214>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	653b      	str	r3, [r7, #80]	; 0x50
 8003cb0:	e006      	b.n	8003cc0 <MCAL_SET_GPIO+0x1ac>
							else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_15,INPUT_FI,0};
 8003cb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cb4:	785b      	ldrb	r3, [r3, #1]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d102      	bne.n	8003cc0 <MCAL_SET_GPIO+0x1ac>
 8003cba:	4b1c      	ldr	r3, [pc, #112]	; (8003d2c <MCAL_SET_GPIO+0x218>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	653b      	str	r3, [r7, #80]	; 0x50
							MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003cc0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	4809      	ldr	r0, [pc, #36]	; (8003cec <MCAL_SET_GPIO+0x1d8>)
 8003cc8:	f7ff f812 	bl	8002cf0 <MCAL_GPIO_init>
}
 8003ccc:	bf00      	nop
 8003cce:	3758      	adds	r7, #88	; 0x58
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40013000 	.word	0x40013000
 8003cd8:	200041fc 	.word	0x200041fc
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	08005350 	.word	0x08005350
 8003ce4:	08005354 	.word	0x08005354
 8003ce8:	08005358 	.word	0x08005358
 8003cec:	40010800 	.word	0x40010800
 8003cf0:	0800535c 	.word	0x0800535c
 8003cf4:	08005360 	.word	0x08005360
 8003cf8:	08005364 	.word	0x08005364
 8003cfc:	08005368 	.word	0x08005368
 8003d00:	0800536c 	.word	0x0800536c
 8003d04:	08005370 	.word	0x08005370
 8003d08:	40003800 	.word	0x40003800
 8003d0c:	2000420c 	.word	0x2000420c
 8003d10:	08005374 	.word	0x08005374
 8003d14:	08005378 	.word	0x08005378
 8003d18:	0800537c 	.word	0x0800537c
 8003d1c:	08005380 	.word	0x08005380
 8003d20:	08005384 	.word	0x08005384
 8003d24:	08005388 	.word	0x08005388
 8003d28:	0800538c 	.word	0x0800538c
 8003d2c:	08005390 	.word	0x08005390

08003d30 <SPI1_IRQHandler>:


void SPI1_IRQHandler(void){
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
	Flag_source flagv2;
	get_flag_source(&flagv2,SPI1);
 8003d36:	1d3b      	adds	r3, r7, #4
 8003d38:	4905      	ldr	r1, [pc, #20]	; (8003d50 <SPI1_IRQHandler+0x20>)
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f000 f80c 	bl	8003d58 <get_flag_source>
	G_P_Config_t[0].P_CallBack(flagv2);
 8003d40:	4b04      	ldr	r3, [pc, #16]	; (8003d54 <SPI1_IRQHandler+0x24>)
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	7938      	ldrb	r0, [r7, #4]
 8003d46:	4798      	blx	r3
}
 8003d48:	bf00      	nop
 8003d4a:	3708      	adds	r7, #8
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	40013000 	.word	0x40013000
 8003d54:	200041fc 	.word	0x200041fc

08003d58 <get_flag_source>:
void get_flag_source(Flag_source *flag,SPI_Reg* SPIx){
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]

	if(SPIx->SPI_SR.Bit_Name.RXNE){
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d00f      	beq.n	8003d90 <get_flag_source+0x38>
			flag->TXE_FLAG=0;
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	7813      	ldrb	r3, [r2, #0]
 8003d74:	f36f 0300 	bfc	r3, #0, #1
 8003d78:	7013      	strb	r3, [r2, #0]
			flag->RXNE_FLAG=1;
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	7813      	ldrb	r3, [r2, #0]
 8003d7e:	f043 0302 	orr.w	r3, r3, #2
 8003d82:	7013      	strb	r3, [r2, #0]
			SPIx->SPI_CR2.Bit_Name.RXNEIE=0;
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	7913      	ldrb	r3, [r2, #4]
 8003d88:	f36f 1386 	bfc	r3, #6, #1
 8003d8c:	7113      	strb	r3, [r2, #4]
		}else if(SPIx->SPI_SR.Bit_Name.TXE){
		flag->TXE_FLAG=1;
		flag->RXNE_FLAG=0;
		SPIx->SPI_CR2.Bit_Name.TXEIE=0;
	}
}
 8003d8e:	e015      	b.n	8003dbc <get_flag_source+0x64>
		}else if(SPIx->SPI_SR.Bit_Name.TXE){
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00e      	beq.n	8003dbc <get_flag_source+0x64>
		flag->TXE_FLAG=1;
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	7813      	ldrb	r3, [r2, #0]
 8003da2:	f043 0301 	orr.w	r3, r3, #1
 8003da6:	7013      	strb	r3, [r2, #0]
		flag->RXNE_FLAG=0;
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	7813      	ldrb	r3, [r2, #0]
 8003dac:	f36f 0341 	bfc	r3, #1, #1
 8003db0:	7013      	strb	r3, [r2, #0]
		SPIx->SPI_CR2.Bit_Name.TXEIE=0;
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	7913      	ldrb	r3, [r2, #4]
 8003db6:	f36f 13c7 	bfc	r3, #7, #1
 8003dba:	7113      	strb	r3, [r2, #4]
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bc80      	pop	{r7}
 8003dc4:	4770      	bx	lr
	...

08003dc8 <MCAL_SET_TIMx_GPIO>:
#include "Timer1_8.h"
TIMERx_type g_Sitting;
TIM1_8_REG* g_TIMX;


void MCAL_SET_TIMx_GPIO(TIM1_8_REG* TIMx){
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
	PIN_config pin={PIN_8,OUTPUT_AF_PP,SPEED_10};
 8003dd0:	4b06      	ldr	r3, [pc, #24]	; (8003dec <MCAL_SET_TIMx_GPIO+0x24>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_init(GPIOA, &pin);
 8003dd6:	f107 030c 	add.w	r3, r7, #12
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4804      	ldr	r0, [pc, #16]	; (8003df0 <MCAL_SET_TIMx_GPIO+0x28>)
 8003dde:	f7fe ff87 	bl	8002cf0 <MCAL_GPIO_init>
}
 8003de2:	bf00      	nop
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	08005394 	.word	0x08005394
 8003df0:	40010800 	.word	0x40010800

08003df4 <TIMER_1_8_start>:
void TIMER_1_8_start(TIM1_8_REG* TIMx,TIMERx_type* Sitting){
 8003df4:	b590      	push	{r4, r7, lr}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	6039      	str	r1, [r7, #0]
	g_Sitting=(* Sitting);
 8003dfe:	4a3d      	ldr	r2, [pc, #244]	; (8003ef4 <TIMER_1_8_start+0x100>)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	4614      	mov	r4, r2
 8003e04:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e06:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	g_TIMX=TIMx;
 8003e0a:	4a3b      	ldr	r2, [pc, #236]	; (8003ef8 <TIMER_1_8_start+0x104>)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6013      	str	r3, [r2, #0]
	if(TIMx== TIM1) RCC->APB2ENR|=(1<<11);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a3a      	ldr	r2, [pc, #232]	; (8003efc <TIMER_1_8_start+0x108>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d105      	bne.n	8003e24 <TIMER_1_8_start+0x30>
 8003e18:	4b39      	ldr	r3, [pc, #228]	; (8003f00 <TIMER_1_8_start+0x10c>)
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	4a38      	ldr	r2, [pc, #224]	; (8003f00 <TIMER_1_8_start+0x10c>)
 8003e1e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e22:	6193      	str	r3, [r2, #24]



	// 2.select the pre vale
	TIMx->PSC=Sitting->TIME_PSC;
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	881b      	ldrh	r3, [r3, #0]
 8003e28:	461a      	mov	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	629a      	str	r2, [r3, #40]	; 0x28

	TIMx->CR1.BIT_NAME.ARPE=1;
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6813      	ldr	r3, [r2, #0]
 8003e32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e36:	6013      	str	r3, [r2, #0]

	TIMx->ARR=Sitting->TIME_ARR;
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	885b      	ldrh	r3, [r3, #2]
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	62da      	str	r2, [r3, #44]	; 0x2c

		TIMx->RCR=Sitting->TIME_RCR;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	889b      	ldrh	r3, [r3, #4]
 8003e46:	461a      	mov	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	631a      	str	r2, [r3, #48]	; 0x30
	//1.Select the mode CMS[1:0]
	switch(Sitting->mode){
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	7a5b      	ldrb	r3, [r3, #9]
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d01c      	beq.n	8003e8e <TIMER_1_8_start+0x9a>
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	dc20      	bgt.n	8003e9a <TIMER_1_8_start+0xa6>
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d002      	beq.n	8003e62 <TIMER_1_8_start+0x6e>
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d00b      	beq.n	8003e78 <TIMER_1_8_start+0x84>
 8003e60:	e01b      	b.n	8003e9a <TIMER_1_8_start+0xa6>
	case TIM1_Up:
		TIMx->CR1.BIT_NAME.CMS=0b00; //00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	6813      	ldr	r3, [r2, #0]
 8003e66:	f36f 1346 	bfc	r3, #5, #2
 8003e6a:	6013      	str	r3, [r2, #0]
		TIMx->CR1.BIT_NAME.DIR=0; //0: Counter used as upcounter
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	6813      	ldr	r3, [r2, #0]
 8003e70:	f36f 1304 	bfc	r3, #4, #1
 8003e74:	6013      	str	r3, [r2, #0]
		break;
 8003e76:	e013      	b.n	8003ea0 <TIMER_1_8_start+0xac>
	case TIM1_DOWN:
		TIMx->CR1.BIT_NAME.CMS=0b00; //00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	6813      	ldr	r3, [r2, #0]
 8003e7c:	f36f 1346 	bfc	r3, #5, #2
 8003e80:	6013      	str	r3, [r2, #0]
		TIMx->CR1.BIT_NAME.DIR=1; //1: Counter used as downcounter
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	6813      	ldr	r3, [r2, #0]
 8003e86:	f043 0310 	orr.w	r3, r3, #16
 8003e8a:	6013      	str	r3, [r2, #0]
		break;
 8003e8c:	e008      	b.n	8003ea0 <TIMER_1_8_start+0xac>
	case TIM1_Up_Down:
		TIMx->CR1.BIT_NAME.CMS=0b11;
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6813      	ldr	r3, [r2, #0]
 8003e92:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003e96:	6013      	str	r3, [r2, #0]
		/*11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare
		interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
		both when the counter is counting up or down*/
		break;
 8003e98:	e002      	b.n	8003ea0 <TIMER_1_8_start+0xac>
	default:
		ERROR_HANDLER();
 8003e9a:	f7fe fa8d 	bl	80023b8 <ERROR_HANDLER>
		break;
 8003e9e:	bf00      	nop
	}
	MCAL_SET_TIMx_GPIO(TIMx);
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f7ff ff91 	bl	8003dc8 <MCAL_SET_TIMx_GPIO>
	TIMx->CR1.BIT_NAME.CEN=1;
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	6813      	ldr	r3, [r2, #0]
 8003eaa:	f043 0301 	orr.w	r3, r3, #1
 8003eae:	6013      	str	r3, [r2, #0]

	if(Sitting->INT_EN_DIS==TIM1_INT_EN){
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	7a1b      	ldrb	r3, [r3, #8]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d10b      	bne.n	8003ed0 <TIMER_1_8_start+0xdc>

		TIMx->DIER.BIT_NAME.UIE=1;
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	68d3      	ldr	r3, [r2, #12]
 8003ebc:	f043 0301 	orr.w	r3, r3, #1
 8003ec0:	60d3      	str	r3, [r2, #12]
		NVIC_ISER0|=(1<<25);
 8003ec2:	4b10      	ldr	r3, [pc, #64]	; (8003f04 <TIMER_1_8_start+0x110>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a0f      	ldr	r2, [pc, #60]	; (8003f04 <TIMER_1_8_start+0x110>)
 8003ec8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003ecc:	6013      	str	r3, [r2, #0]
	}else{
 		while(!TIMx->SR.BIT_NAME.UIF);
		TIMx->SR.BIT_NAME.UIF=0;
	}

}
 8003ece:	e00c      	b.n	8003eea <TIMER_1_8_start+0xf6>
 		while(!TIMx->SR.BIT_NAME.UIF);
 8003ed0:	bf00      	nop
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d0f8      	beq.n	8003ed2 <TIMER_1_8_start+0xde>
		TIMx->SR.BIT_NAME.UIF=0;
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	6913      	ldr	r3, [r2, #16]
 8003ee4:	f36f 0300 	bfc	r3, #0, #1
 8003ee8:	6113      	str	r3, [r2, #16]
}
 8003eea:	bf00      	nop
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd90      	pop	{r4, r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	2000421c 	.word	0x2000421c
 8003ef8:	2000422c 	.word	0x2000422c
 8003efc:	40012c00 	.word	0x40012c00
 8003f00:	40021000 	.word	0x40021000
 8003f04:	e000e100 	.word	0xe000e100

08003f08 <TIM1_UP_IRQHandler>:

}



void TIM1_UP_IRQHandler(){
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
	g_Sitting.f_callback();
 8003f0c:	4b05      	ldr	r3, [pc, #20]	; (8003f24 <TIM1_UP_IRQHandler+0x1c>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	4798      	blx	r3
	g_TIMX->SR.BIT_NAME.UIF=0;
 8003f12:	4b05      	ldr	r3, [pc, #20]	; (8003f28 <TIM1_UP_IRQHandler+0x20>)
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	6913      	ldr	r3, [r2, #16]
 8003f18:	f36f 0300 	bfc	r3, #0, #1
 8003f1c:	6113      	str	r3, [r2, #16]

}
 8003f1e:	bf00      	nop
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	2000421c 	.word	0x2000421c
 8003f28:	2000422c 	.word	0x2000422c

08003f2c <TIM1_CC_IRQHandler>:


void TIM1_CC_IRQHandler(){
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
	g_Sitting.f_callback();
 8003f30:	4b05      	ldr	r3, [pc, #20]	; (8003f48 <TIM1_CC_IRQHandler+0x1c>)
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	4798      	blx	r3
	g_TIMX->SR.BIT_NAME.CC1IF=0;
 8003f36:	4b05      	ldr	r3, [pc, #20]	; (8003f4c <TIM1_CC_IRQHandler+0x20>)
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	6913      	ldr	r3, [r2, #16]
 8003f3c:	f36f 0341 	bfc	r3, #1, #1
 8003f40:	6113      	str	r3, [r2, #16]

}
 8003f42:	bf00      	nop
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	2000421c 	.word	0x2000421c
 8003f4c:	2000422c 	.word	0x2000422c

08003f50 <TIM1_BRK_IRQHandler>:
void TIM1_BRK_IRQHandler(){
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
	g_Sitting.f_callback();
 8003f54:	4b05      	ldr	r3, [pc, #20]	; (8003f6c <TIM1_BRK_IRQHandler+0x1c>)
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	4798      	blx	r3
	g_TIMX->SR.BIT_NAME.UIF=0;
 8003f5a:	4b05      	ldr	r3, [pc, #20]	; (8003f70 <TIM1_BRK_IRQHandler+0x20>)
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	6913      	ldr	r3, [r2, #16]
 8003f60:	f36f 0300 	bfc	r3, #0, #1
 8003f64:	6113      	str	r3, [r2, #16]

}
 8003f66:	bf00      	nop
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	2000421c 	.word	0x2000421c
 8003f70:	2000422c 	.word	0x2000422c

08003f74 <TIM1_TRG_COM_IRQHandler>:
void TIM1_TRG_COM_IRQHandler(){
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
	g_Sitting.f_callback();
 8003f78:	4b05      	ldr	r3, [pc, #20]	; (8003f90 <TIM1_TRG_COM_IRQHandler+0x1c>)
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	4798      	blx	r3
	g_TIMX->SR.BIT_NAME.UIF=0;
 8003f7e:	4b05      	ldr	r3, [pc, #20]	; (8003f94 <TIM1_TRG_COM_IRQHandler+0x20>)
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	6913      	ldr	r3, [r2, #16]
 8003f84:	f36f 0300 	bfc	r3, #0, #1
 8003f88:	6113      	str	r3, [r2, #16]

}
 8003f8a:	bf00      	nop
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	2000421c 	.word	0x2000421c
 8003f94:	2000422c 	.word	0x2000422c

08003f98 <_TIM1_delay_us>:

void _TIM1_delay_us(uint16_t delay){
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	80fb      	strh	r3, [r7, #6]
	TIMERx_type l_t_delay={((MCAL_GET_PCLCK2()/1000000)-1),((delay)-1),0,0,TIM1_INT_DIS,TIM1_Up,NULL};
 8003fa2:	f7ff fca9 	bl	80038f8 <MCAL_GET_PCLCK2>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	4a0f      	ldr	r2, [pc, #60]	; (8003fe8 <_TIM1_delay_us+0x50>)
 8003faa:	fba2 2303 	umull	r2, r3, r2, r3
 8003fae:	0c9b      	lsrs	r3, r3, #18
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	813b      	strh	r3, [r7, #8]
 8003fb8:	88fb      	ldrh	r3, [r7, #6]
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	817b      	strh	r3, [r7, #10]
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	81bb      	strh	r3, [r7, #12]
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	81fb      	strh	r3, [r7, #14]
 8003fc8:	2301      	movs	r3, #1
 8003fca:	743b      	strb	r3, [r7, #16]
 8003fcc:	2300      	movs	r3, #0
 8003fce:	747b      	strb	r3, [r7, #17]
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	617b      	str	r3, [r7, #20]
	TIMER_1_8_start(TIM1,&l_t_delay);
 8003fd4:	f107 0308 	add.w	r3, r7, #8
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4804      	ldr	r0, [pc, #16]	; (8003fec <_TIM1_delay_us+0x54>)
 8003fdc:	f7ff ff0a 	bl	8003df4 <TIMER_1_8_start>

}
 8003fe0:	bf00      	nop
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	431bde83 	.word	0x431bde83
 8003fec:	40012c00 	.word	0x40012c00

08003ff0 <_TIM1_delay_ms>:

void _TIM1_delay_ms(uint16_t delay){
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	80fb      	strh	r3, [r7, #6]


		for(uint32_t i=0;i<delay;i++)
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	60fb      	str	r3, [r7, #12]
 8003ffe:	e006      	b.n	800400e <_TIM1_delay_ms+0x1e>
			_TIM1_delay_us(1000);
 8004000:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004004:	f7ff ffc8 	bl	8003f98 <_TIM1_delay_us>
		for(uint32_t i=0;i<delay;i++)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	3301      	adds	r3, #1
 800400c:	60fb      	str	r3, [r7, #12]
 800400e:	88fb      	ldrh	r3, [r7, #6]
 8004010:	68fa      	ldr	r2, [r7, #12]
 8004012:	429a      	cmp	r2, r3
 8004014:	d3f4      	bcc.n	8004000 <_TIM1_delay_ms+0x10>

}
 8004016:	bf00      	nop
 8004018:	bf00      	nop
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <MCAL_USART_init>:
 *  Created on: Aug 8, 2023
 *      Author: Ahmed
 */
#include "USART_Driver.h"
USART_Config_t G_P_config[3];
void MCAL_USART_init(USART_REG *USARTx,USART_Config_t *PIN){
 8004020:	b5b0      	push	{r4, r5, r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]
	if(USARTx==USART1){ // MAKE A BACKUP AND ENABLE THE CLOCK
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a8d      	ldr	r2, [pc, #564]	; (8004264 <MCAL_USART_init+0x244>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d10c      	bne.n	800404c <MCAL_USART_init+0x2c>
		G_P_config[0]=*PIN;
 8004032:	4a8d      	ldr	r2, [pc, #564]	; (8004268 <MCAL_USART_init+0x248>)
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	4614      	mov	r4, r2
 8004038:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800403a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		RCC->APB2ENR |=(1<<14);
 800403e:	4b8b      	ldr	r3, [pc, #556]	; (800426c <MCAL_USART_init+0x24c>)
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	4a8a      	ldr	r2, [pc, #552]	; (800426c <MCAL_USART_init+0x24c>)
 8004044:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004048:	6193      	str	r3, [r2, #24]
 800404a:	e024      	b.n	8004096 <MCAL_USART_init+0x76>
	}else if(USARTx==USART2){
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a88      	ldr	r2, [pc, #544]	; (8004270 <MCAL_USART_init+0x250>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d10e      	bne.n	8004072 <MCAL_USART_init+0x52>
		G_P_config[1]=*PIN;
 8004054:	4b84      	ldr	r3, [pc, #528]	; (8004268 <MCAL_USART_init+0x248>)
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	f103 0410 	add.w	r4, r3, #16
 800405c:	4613      	mov	r3, r2
 800405e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004060:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		RCC->APB1ENR |=(1<<17);
 8004064:	4b81      	ldr	r3, [pc, #516]	; (800426c <MCAL_USART_init+0x24c>)
 8004066:	69db      	ldr	r3, [r3, #28]
 8004068:	4a80      	ldr	r2, [pc, #512]	; (800426c <MCAL_USART_init+0x24c>)
 800406a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800406e:	61d3      	str	r3, [r2, #28]
 8004070:	e011      	b.n	8004096 <MCAL_USART_init+0x76>
}else if(USARTx==USART3){
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a7f      	ldr	r2, [pc, #508]	; (8004274 <MCAL_USART_init+0x254>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d10d      	bne.n	8004096 <MCAL_USART_init+0x76>
		G_P_config[2]=*PIN;
 800407a:	4b7b      	ldr	r3, [pc, #492]	; (8004268 <MCAL_USART_init+0x248>)
 800407c:	683a      	ldr	r2, [r7, #0]
 800407e:	f103 0420 	add.w	r4, r3, #32
 8004082:	4613      	mov	r3, r2
 8004084:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004086:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		RCC->APB1ENR |=(1<<18);
 800408a:	4b78      	ldr	r3, [pc, #480]	; (800426c <MCAL_USART_init+0x24c>)
 800408c:	69db      	ldr	r3, [r3, #28]
 800408e:	4a77      	ldr	r2, [pc, #476]	; (800426c <MCAL_USART_init+0x24c>)
 8004090:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004094:	61d3      	str	r3, [r2, #28]


	}
	// 1. Enable the USART by writing the UE bit in USART_CR1 register to 1.
	USARTx->CR1 |=(1<<13);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	60da      	str	r2, [r3, #12]
	//2. Program the M bit in USART_CR1 to define the word length.
	USARTx->CR1 |=(PIN->Word<<12);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	683a      	ldr	r2, [r7, #0]
 80040a8:	7912      	ldrb	r2, [r2, #4]
 80040aa:	0312      	lsls	r2, r2, #12
 80040ac:	431a      	orrs	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	60da      	str	r2, [r3, #12]
	//3. Program the number of stop bits in USART_CR2
	USARTx->CR2 |=(PIN->STOP<<12);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	79d2      	ldrb	r2, [r2, #7]
 80040ba:	0312      	lsls	r2, r2, #12
 80040bc:	431a      	orrs	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	611a      	str	r2, [r3, #16]
	if(PIN->MODE ==Asynchronous){
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	7a5b      	ldrb	r3, [r3, #9]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10b      	bne.n	80040e2 <MCAL_USART_init+0xc2>
		//	6. Set the TE bit in USART_CR1 to send an idle frame as first transmission
		USARTx->CR1 |=(1<<3);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f043 0208 	orr.w	r2, r3, #8
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	60da      	str	r2, [r3, #12]
		//	7. Set the RE bit in USART_CR1 to send an idle frame as first transmission
		USARTx->CR1 |=(1<<2);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	f043 0204 	orr.w	r2, r3, #4
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	60da      	str	r2, [r3, #12]
	}else{ // will modified later

	}
	//	8. Set the CTSE&RTSE bit in USART_CR3 to enable CTS&RTS hardware flow control

	switch( PIN->HW ){
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	7a1b      	ldrb	r3, [r3, #8]
 80040e6:	2b03      	cmp	r3, #3
 80040e8:	d826      	bhi.n	8004138 <MCAL_USART_init+0x118>
 80040ea:	a201      	add	r2, pc, #4	; (adr r2, 80040f0 <MCAL_USART_init+0xd0>)
 80040ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f0:	08004101 	.word	0x08004101
 80040f4:	0800410f 	.word	0x0800410f
 80040f8:	0800411d 	.word	0x0800411d
 80040fc:	0800412b 	.word	0x0800412b
	case Disabled:
		USARTx->CR3 &=~(RTS_EN |CTS_EN);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	615a      	str	r2, [r3, #20]
		break;
 800410c:	e014      	b.n	8004138 <MCAL_USART_init+0x118>
	case RTSE:
		USARTx->CR3 |=RTS_EN;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	615a      	str	r2, [r3, #20]
		break;
 800411a:	e00d      	b.n	8004138 <MCAL_USART_init+0x118>
	case CTSE:
		USARTx->CR3 |=CTS_EN;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	695b      	ldr	r3, [r3, #20]
 8004120:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	615a      	str	r2, [r3, #20]
		break;
 8004128:	e006      	b.n	8004138 <MCAL_USART_init+0x118>
	case BOTH:
		USARTx->CR3 |=CTS_EN |RTS_EN;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	615a      	str	r2, [r3, #20]
		break;
 8004136:	bf00      	nop

	}
	//	9. Set the PCE &PS bit in USART_CR1 to send an idle frame as first transmission
	USARTx->CR1 |=(PIN->Parity<<9);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	683a      	ldr	r2, [r7, #0]
 800413e:	7952      	ldrb	r2, [r2, #5]
 8004140:	0252      	lsls	r2, r2, #9
 8004142:	431a      	orrs	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	60da      	str	r2, [r3, #12]
	if(PIN->MEC ==Interrupt){
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	799b      	ldrb	r3, [r3, #6]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d125      	bne.n	800419c <MCAL_USART_init+0x17c>



		//ENABLE NVIC 	ISER1 32-63
		if(USARTx==USART1){
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a44      	ldr	r2, [pc, #272]	; (8004264 <MCAL_USART_init+0x244>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d106      	bne.n	8004166 <MCAL_USART_init+0x146>

			NVIC_ISER1 |=(1<<(USART1_IRQ-32));
 8004158:	4b47      	ldr	r3, [pc, #284]	; (8004278 <MCAL_USART_init+0x258>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a46      	ldr	r2, [pc, #280]	; (8004278 <MCAL_USART_init+0x258>)
 800415e:	f043 0320 	orr.w	r3, r3, #32
 8004162:	6013      	str	r3, [r2, #0]
 8004164:	e014      	b.n	8004190 <MCAL_USART_init+0x170>
		}
		else if(USARTx==USART2){
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a41      	ldr	r2, [pc, #260]	; (8004270 <MCAL_USART_init+0x250>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d106      	bne.n	800417c <MCAL_USART_init+0x15c>
			NVIC_ISER1 |=(1<<(USART2_IRQ-32));
 800416e:	4b42      	ldr	r3, [pc, #264]	; (8004278 <MCAL_USART_init+0x258>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a41      	ldr	r2, [pc, #260]	; (8004278 <MCAL_USART_init+0x258>)
 8004174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004178:	6013      	str	r3, [r2, #0]
 800417a:	e009      	b.n	8004190 <MCAL_USART_init+0x170>

		}
		else if(USARTx==USART3){
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a3d      	ldr	r2, [pc, #244]	; (8004274 <MCAL_USART_init+0x254>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d105      	bne.n	8004190 <MCAL_USART_init+0x170>
			NVIC_ISER1 |=(1<<(USART3_IRQ-32));
 8004184:	4b3c      	ldr	r3, [pc, #240]	; (8004278 <MCAL_USART_init+0x258>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a3b      	ldr	r2, [pc, #236]	; (8004278 <MCAL_USART_init+0x258>)
 800418a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800418e:	6013      	str	r3, [r2, #0]

		}
		//Bit 7 TXEIE: TXE interrupt enable				//		Bit 5 RXNEIE: RXNE interrupt enable

				USARTx->CR1 |=(1<<5) ;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	f043 0220 	orr.w	r2, r3, #32
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	60da      	str	r2, [r3, #12]

		}
	if(USARTx==USART1){ // MAKE A BACKUP AND ENABLE THE CLOCK
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a31      	ldr	r2, [pc, #196]	; (8004264 <MCAL_USART_init+0x244>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d12d      	bne.n	8004200 <MCAL_USART_init+0x1e0>
				USARTx->BRR=BRR(MCAL_GET_PCLCK2(),PIN->Baud_Rate);
 80041a4:	f7ff fba8 	bl	80038f8 <MCAL_GET_PCLCK2>
 80041a8:	4602      	mov	r2, r0
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041b4:	011c      	lsls	r4, r3, #4
 80041b6:	f7ff fb9f 	bl	80038f8 <MCAL_GET_PCLCK2>
 80041ba:	4602      	mov	r2, r0
 80041bc:	4613      	mov	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	4413      	add	r3, r2
 80041c2:	009a      	lsls	r2, r3, #2
 80041c4:	441a      	add	r2, r3
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	fbb2 f5f3 	udiv	r5, r2, r3
 80041d0:	f7ff fb92 	bl	80038f8 <MCAL_GET_PCLCK2>
 80041d4:	4602      	mov	r2, r0
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	011b      	lsls	r3, r3, #4
 80041dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e0:	2264      	movs	r2, #100	; 0x64
 80041e2:	fb02 f303 	mul.w	r3, r2, r3
 80041e6:	1aeb      	subs	r3, r5, r3
 80041e8:	011b      	lsls	r3, r3, #4
 80041ea:	4a24      	ldr	r2, [pc, #144]	; (800427c <MCAL_USART_init+0x25c>)
 80041ec:	fba2 2303 	umull	r2, r3, r2, r3
 80041f0:	095b      	lsrs	r3, r3, #5
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	ea44 0203 	orr.w	r2, r4, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	609a      	str	r2, [r3, #8]
 80041fe:	e070      	b.n	80042e2 <MCAL_USART_init+0x2c2>
			}else if(USARTx==USART2){
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a1b      	ldr	r2, [pc, #108]	; (8004270 <MCAL_USART_init+0x250>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d13b      	bne.n	8004280 <MCAL_USART_init+0x260>
				USARTx->BRR=	BRR(MCAL_GET_PCLCK1(),PIN->Baud_Rate);
 8004208:	f7ff fb62 	bl	80038d0 <MCAL_GET_PCLCK1>
 800420c:	4602      	mov	r2, r0
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	011b      	lsls	r3, r3, #4
 8004214:	fbb2 f3f3 	udiv	r3, r2, r3
 8004218:	011c      	lsls	r4, r3, #4
 800421a:	f7ff fb59 	bl	80038d0 <MCAL_GET_PCLCK1>
 800421e:	4602      	mov	r2, r0
 8004220:	4613      	mov	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	4413      	add	r3, r2
 8004226:	009a      	lsls	r2, r3, #2
 8004228:	441a      	add	r2, r3
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	fbb2 f5f3 	udiv	r5, r2, r3
 8004234:	f7ff fb4c 	bl	80038d0 <MCAL_GET_PCLCK1>
 8004238:	4602      	mov	r2, r0
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	011b      	lsls	r3, r3, #4
 8004240:	fbb2 f3f3 	udiv	r3, r2, r3
 8004244:	2264      	movs	r2, #100	; 0x64
 8004246:	fb02 f303 	mul.w	r3, r2, r3
 800424a:	1aeb      	subs	r3, r5, r3
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	4a0b      	ldr	r2, [pc, #44]	; (800427c <MCAL_USART_init+0x25c>)
 8004250:	fba2 2303 	umull	r2, r3, r2, r3
 8004254:	095b      	lsrs	r3, r3, #5
 8004256:	f003 030f 	and.w	r3, r3, #15
 800425a:	ea44 0203 	orr.w	r2, r4, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	609a      	str	r2, [r3, #8]
 8004262:	e03e      	b.n	80042e2 <MCAL_USART_init+0x2c2>
 8004264:	40013800 	.word	0x40013800
 8004268:	20004230 	.word	0x20004230
 800426c:	40021000 	.word	0x40021000
 8004270:	40004400 	.word	0x40004400
 8004274:	40004800 	.word	0x40004800
 8004278:	e000e104 	.word	0xe000e104
 800427c:	51eb851f 	.word	0x51eb851f

		}else if(USARTx==USART3){
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	4a1b      	ldr	r2, [pc, #108]	; (80042f0 <MCAL_USART_init+0x2d0>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d12c      	bne.n	80042e2 <MCAL_USART_init+0x2c2>
			USARTx->BRR=	BRR(MCAL_GET_PCLCK1(),PIN->Baud_Rate);
 8004288:	f7ff fb22 	bl	80038d0 <MCAL_GET_PCLCK1>
 800428c:	4602      	mov	r2, r0
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	fbb2 f3f3 	udiv	r3, r2, r3
 8004298:	011c      	lsls	r4, r3, #4
 800429a:	f7ff fb19 	bl	80038d0 <MCAL_GET_PCLCK1>
 800429e:	4602      	mov	r2, r0
 80042a0:	4613      	mov	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	4413      	add	r3, r2
 80042a6:	009a      	lsls	r2, r3, #2
 80042a8:	441a      	add	r2, r3
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	fbb2 f5f3 	udiv	r5, r2, r3
 80042b4:	f7ff fb0c 	bl	80038d0 <MCAL_GET_PCLCK1>
 80042b8:	4602      	mov	r2, r0
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	011b      	lsls	r3, r3, #4
 80042c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c4:	2264      	movs	r2, #100	; 0x64
 80042c6:	fb02 f303 	mul.w	r3, r2, r3
 80042ca:	1aeb      	subs	r3, r5, r3
 80042cc:	011b      	lsls	r3, r3, #4
 80042ce:	4a09      	ldr	r2, [pc, #36]	; (80042f4 <MCAL_USART_init+0x2d4>)
 80042d0:	fba2 2303 	umull	r2, r3, r2, r3
 80042d4:	095b      	lsrs	r3, r3, #5
 80042d6:	f003 030f 	and.w	r3, r3, #15
 80042da:	ea44 0203 	orr.w	r2, r4, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	609a      	str	r2, [r3, #8]
		}
	SET_GPIO(USARTx);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 f892 	bl	800440c <SET_GPIO>
	}
 80042e8:	bf00      	nop
 80042ea:	3708      	adds	r7, #8
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bdb0      	pop	{r4, r5, r7, pc}
 80042f0:	40004800 	.word	0x40004800
 80042f4:	51eb851f 	.word	0x51eb851f

080042f8 <MCAL_USART_SendData>:
		RCC	->APB1RSTR |=(1<<18);
		NVIC_ICER1 |=(1<<(USART3_IRQ-32));
	}
	}

void MCAL_USART_SendData(USART_REG *USARTx,uint8_t data){
 80042f8:	b480      	push	{r7}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	460b      	mov	r3, r1
 8004302:	70fb      	strb	r3, [r7, #3]
	USART_Config_t * L_P_config_pin=NULL;
 8004304:	2300      	movs	r3, #0
 8004306:	60fb      	str	r3, [r7, #12]
//	USARTx->DR=0;
	if(USARTx==USART1){
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a15      	ldr	r2, [pc, #84]	; (8004360 <MCAL_USART_SendData+0x68>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d102      	bne.n	8004316 <MCAL_USART_SendData+0x1e>
		L_P_config_pin=&G_P_config[0];
 8004310:	4b14      	ldr	r3, [pc, #80]	; (8004364 <MCAL_USART_SendData+0x6c>)
 8004312:	60fb      	str	r3, [r7, #12]
 8004314:	e00c      	b.n	8004330 <MCAL_USART_SendData+0x38>
	}		else if(USARTx==USART2){
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a13      	ldr	r2, [pc, #76]	; (8004368 <MCAL_USART_SendData+0x70>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d102      	bne.n	8004324 <MCAL_USART_SendData+0x2c>
		L_P_config_pin=&G_P_config[1];
 800431e:	4b13      	ldr	r3, [pc, #76]	; (800436c <MCAL_USART_SendData+0x74>)
 8004320:	60fb      	str	r3, [r7, #12]
 8004322:	e005      	b.n	8004330 <MCAL_USART_SendData+0x38>
	}
	else if(USARTx==USART3){
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a12      	ldr	r2, [pc, #72]	; (8004370 <MCAL_USART_SendData+0x78>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d101      	bne.n	8004330 <MCAL_USART_SendData+0x38>
		L_P_config_pin=&G_P_config[2];
 800432c:	4b11      	ldr	r3, [pc, #68]	; (8004374 <MCAL_USART_SendData+0x7c>)
 800432e:	60fb      	str	r3, [r7, #12]
	}
	while(!(USARTx->SR & (1<<7)));
 8004330:	bf00      	nop
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0f9      	beq.n	8004332 <MCAL_USART_SendData+0x3a>



	// check if the word size if 9B or 8B
	if(L_P_config_pin->Word ==NINE_BITS)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	791b      	ldrb	r3, [r3, #4]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d103      	bne.n	800434e <MCAL_USART_SendData+0x56>
	{
		USARTx->DR =((uint8_t)data & (uint8_t)0x1FF);
 8004346:	78fa      	ldrb	r2, [r7, #3]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	605a      	str	r2, [r3, #4]
	}else{
		USARTx->DR =((uint8_t)data & (uint8_t)0xFF);

	}

}
 800434c:	e002      	b.n	8004354 <MCAL_USART_SendData+0x5c>
		USARTx->DR =((uint8_t)data & (uint8_t)0xFF);
 800434e:	78fa      	ldrb	r2, [r7, #3]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	605a      	str	r2, [r3, #4]
}
 8004354:	bf00      	nop
 8004356:	3714      	adds	r7, #20
 8004358:	46bd      	mov	sp, r7
 800435a:	bc80      	pop	{r7}
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	40013800 	.word	0x40013800
 8004364:	20004230 	.word	0x20004230
 8004368:	40004400 	.word	0x40004400
 800436c:	20004240 	.word	0x20004240
 8004370:	40004800 	.word	0x40004800
 8004374:	20004250 	.word	0x20004250

08004378 <MCAL_USART_ReciveData>:
uint16_t MCAL_USART_ReciveData(USART_REG *USARTx){
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
	USART_Config_t * L_P_config_pin=NULL;
 8004380:	2300      	movs	r3, #0
 8004382:	60fb      	str	r3, [r7, #12]
	if(USARTx==USART1){
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a1b      	ldr	r2, [pc, #108]	; (80043f4 <MCAL_USART_ReciveData+0x7c>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d102      	bne.n	8004392 <MCAL_USART_ReciveData+0x1a>
		L_P_config_pin=&G_P_config[0];
 800438c:	4b1a      	ldr	r3, [pc, #104]	; (80043f8 <MCAL_USART_ReciveData+0x80>)
 800438e:	60fb      	str	r3, [r7, #12]
 8004390:	e00c      	b.n	80043ac <MCAL_USART_ReciveData+0x34>
	}		else if(USARTx==USART2){
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a19      	ldr	r2, [pc, #100]	; (80043fc <MCAL_USART_ReciveData+0x84>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d102      	bne.n	80043a0 <MCAL_USART_ReciveData+0x28>
		L_P_config_pin=&G_P_config[1];
 800439a:	4b19      	ldr	r3, [pc, #100]	; (8004400 <MCAL_USART_ReciveData+0x88>)
 800439c:	60fb      	str	r3, [r7, #12]
 800439e:	e005      	b.n	80043ac <MCAL_USART_ReciveData+0x34>
	}
	else if(USARTx==USART3){
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a18      	ldr	r2, [pc, #96]	; (8004404 <MCAL_USART_ReciveData+0x8c>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d101      	bne.n	80043ac <MCAL_USART_ReciveData+0x34>
		L_P_config_pin=&G_P_config[2];
 80043a8:	4b17      	ldr	r3, [pc, #92]	; (8004408 <MCAL_USART_ReciveData+0x90>)
 80043aa:	60fb      	str	r3, [r7, #12]
	}

		if(L_P_config_pin->MEC ==POLLING){
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	799b      	ldrb	r3, [r3, #6]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d107      	bne.n	80043c4 <MCAL_USART_ReciveData+0x4c>
			while(!(USARTx->SR & (1<<5)));
 80043b4:	bf00      	nop
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0320 	and.w	r3, r3, #32
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d0f9      	beq.n	80043b6 <MCAL_USART_ReciveData+0x3e>
 80043c2:	e002      	b.n	80043ca <MCAL_USART_ReciveData+0x52>
		}else if(L_P_config_pin->MEC ==Interrupt){ // Do nothing the cpu will jump to isr
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	799b      	ldrb	r3, [r3, #6]
 80043c8:	2b01      	cmp	r3, #1

		}else if(L_P_config_pin->MEC ==DMA){ // will modified later

		}
		if(L_P_config_pin->Parity ==Parity_DISABLE){
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	795b      	ldrb	r3, [r3, #5]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d104      	bne.n	80043dc <MCAL_USART_ReciveData+0x64>
			return ((uint8_t)USARTx->DR& (uint8_t)0xFF);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	b29b      	uxth	r3, r3
 80043da:	e006      	b.n	80043ea <MCAL_USART_ReciveData+0x72>
		}else{
			return ((uint8_t)USARTx->DR &(uint8_t)0x7F);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043e8:	b29b      	uxth	r3, r3

		}

}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3714      	adds	r7, #20
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr
 80043f4:	40013800 	.word	0x40013800
 80043f8:	20004230 	.word	0x20004230
 80043fc:	40004400 	.word	0x40004400
 8004400:	20004240 	.word	0x20004240
 8004404:	40004800 	.word	0x40004800
 8004408:	20004250 	.word	0x20004250

0800440c <SET_GPIO>:

void SET_GPIO(USART_REG *USARTx){
 800440c:	b580      	push	{r7, lr}
 800440e:	b088      	sub	sp, #32
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
	PIN_config GPIO={PIN_9,OUTPUT_AF_PP,SPEED_2}; // CONFIGRATION OF TX PIN
 8004414:	4b2c      	ldr	r3, [pc, #176]	; (80044c8 <SET_GPIO+0xbc>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	61fb      	str	r3, [r7, #28]
	if(USARTx==USART1){
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a2b      	ldr	r2, [pc, #172]	; (80044cc <SET_GPIO+0xc0>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d115      	bne.n	800444e <SET_GPIO+0x42>
		RCC->APB2ENR |=(1<<2); // Enable Colck to write on GPIOA
 8004422:	4b2b      	ldr	r3, [pc, #172]	; (80044d0 <SET_GPIO+0xc4>)
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	4a2a      	ldr	r2, [pc, #168]	; (80044d0 <SET_GPIO+0xc4>)
 8004428:	f043 0304 	orr.w	r3, r3, #4
 800442c:	6193      	str	r3, [r2, #24]
		MCAL_GPIO_init(GPIOA, &GPIO);
 800442e:	f107 031c 	add.w	r3, r7, #28
 8004432:	4619      	mov	r1, r3
 8004434:	4827      	ldr	r0, [pc, #156]	; (80044d4 <SET_GPIO+0xc8>)
 8004436:	f7fe fc5b 	bl	8002cf0 <MCAL_GPIO_init>
		GPIO =(PIN_config) {PIN_10,INPUT_FI,0}; //CONFIGRATION OF RX PIN
 800443a:	4b27      	ldr	r3, [pc, #156]	; (80044d8 <SET_GPIO+0xcc>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	61fb      	str	r3, [r7, #28]
		MCAL_GPIO_init(GPIOA, &GPIO);
 8004440:	f107 031c 	add.w	r3, r7, #28
 8004444:	4619      	mov	r1, r3
 8004446:	4823      	ldr	r0, [pc, #140]	; (80044d4 <SET_GPIO+0xc8>)
 8004448:	f7fe fc52 	bl	8002cf0 <MCAL_GPIO_init>
		GPIO=(PIN_config){PIN_10,OUTPUT_AF_PP,SPEED_2};// CONFIGRATION OF TX PIN
		MCAL_GPIO_init(GPIOB, &GPIO);
		GPIO =(PIN_config) {PIN_11,INPUT_FI,0}; //CONFIGRATION OF RX PIN
		MCAL_GPIO_init(GPIOB, &GPIO);
		}
}
 800444c:	e038      	b.n	80044c0 <SET_GPIO+0xb4>
	else if(USARTx==USART2){
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a22      	ldr	r2, [pc, #136]	; (80044dc <SET_GPIO+0xd0>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d118      	bne.n	8004488 <SET_GPIO+0x7c>
		RCC->APB2ENR |=(1<<2); // Enable Colck to write on GPIOA
 8004456:	4b1e      	ldr	r3, [pc, #120]	; (80044d0 <SET_GPIO+0xc4>)
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	4a1d      	ldr	r2, [pc, #116]	; (80044d0 <SET_GPIO+0xc4>)
 800445c:	f043 0304 	orr.w	r3, r3, #4
 8004460:	6193      	str	r3, [r2, #24]
		GPIO=(PIN_config){PIN_2,OUTPUT_AF_PP,SPEED_2};// CONFIGRATION OF TX PIN
 8004462:	4b1f      	ldr	r3, [pc, #124]	; (80044e0 <SET_GPIO+0xd4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	61fb      	str	r3, [r7, #28]
		MCAL_GPIO_init(GPIOA, &GPIO);
 8004468:	f107 031c 	add.w	r3, r7, #28
 800446c:	4619      	mov	r1, r3
 800446e:	4819      	ldr	r0, [pc, #100]	; (80044d4 <SET_GPIO+0xc8>)
 8004470:	f7fe fc3e 	bl	8002cf0 <MCAL_GPIO_init>
		GPIO =(PIN_config) {PIN_3,INPUT_FI,0}; //CONFIGRATION OF RX PIN
 8004474:	4b1b      	ldr	r3, [pc, #108]	; (80044e4 <SET_GPIO+0xd8>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	61fb      	str	r3, [r7, #28]
		MCAL_GPIO_init(GPIOA, &GPIO);
 800447a:	f107 031c 	add.w	r3, r7, #28
 800447e:	4619      	mov	r1, r3
 8004480:	4814      	ldr	r0, [pc, #80]	; (80044d4 <SET_GPIO+0xc8>)
 8004482:	f7fe fc35 	bl	8002cf0 <MCAL_GPIO_init>
}
 8004486:	e01b      	b.n	80044c0 <SET_GPIO+0xb4>
	else if(USARTx==USART3){
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a17      	ldr	r2, [pc, #92]	; (80044e8 <SET_GPIO+0xdc>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d117      	bne.n	80044c0 <SET_GPIO+0xb4>
		RCC->APB2ENR |=(1<<3); // Enable Colck to write on GPIOA
 8004490:	4b0f      	ldr	r3, [pc, #60]	; (80044d0 <SET_GPIO+0xc4>)
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	4a0e      	ldr	r2, [pc, #56]	; (80044d0 <SET_GPIO+0xc4>)
 8004496:	f043 0308 	orr.w	r3, r3, #8
 800449a:	6193      	str	r3, [r2, #24]
		GPIO=(PIN_config){PIN_10,OUTPUT_AF_PP,SPEED_2};// CONFIGRATION OF TX PIN
 800449c:	4b13      	ldr	r3, [pc, #76]	; (80044ec <SET_GPIO+0xe0>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	61fb      	str	r3, [r7, #28]
		MCAL_GPIO_init(GPIOB, &GPIO);
 80044a2:	f107 031c 	add.w	r3, r7, #28
 80044a6:	4619      	mov	r1, r3
 80044a8:	4811      	ldr	r0, [pc, #68]	; (80044f0 <SET_GPIO+0xe4>)
 80044aa:	f7fe fc21 	bl	8002cf0 <MCAL_GPIO_init>
		GPIO =(PIN_config) {PIN_11,INPUT_FI,0}; //CONFIGRATION OF RX PIN
 80044ae:	4b11      	ldr	r3, [pc, #68]	; (80044f4 <SET_GPIO+0xe8>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	61fb      	str	r3, [r7, #28]
		MCAL_GPIO_init(GPIOB, &GPIO);
 80044b4:	f107 031c 	add.w	r3, r7, #28
 80044b8:	4619      	mov	r1, r3
 80044ba:	480d      	ldr	r0, [pc, #52]	; (80044f0 <SET_GPIO+0xe4>)
 80044bc:	f7fe fc18 	bl	8002cf0 <MCAL_GPIO_init>
}
 80044c0:	bf00      	nop
 80044c2:	3720      	adds	r7, #32
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	08005398 	.word	0x08005398
 80044cc:	40013800 	.word	0x40013800
 80044d0:	40021000 	.word	0x40021000
 80044d4:	40010800 	.word	0x40010800
 80044d8:	0800539c 	.word	0x0800539c
 80044dc:	40004400 	.word	0x40004400
 80044e0:	080053a0 	.word	0x080053a0
 80044e4:	080053a4 	.word	0x080053a4
 80044e8:	40004800 	.word	0x40004800
 80044ec:	080053a8 	.word	0x080053a8
 80044f0:	40010c00 	.word	0x40010c00
 80044f4:	080053ac 	.word	0x080053ac

080044f8 <USART1_IRQHandler>:
void USART1_IRQHandler(void){
 80044f8:	b580      	push	{r7, lr}
 80044fa:	af00      	add	r7, sp, #0
	if( UART_STATUS_CHECK(USART1)){
 80044fc:	4b05      	ldr	r3, [pc, #20]	; (8004514 <USART1_IRQHandler+0x1c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 0320 	and.w	r3, r3, #32
 8004504:	2b00      	cmp	r3, #0
 8004506:	d002      	beq.n	800450e <USART1_IRQHandler+0x16>
		G_P_config[0].P_Call_Back();
 8004508:	4b03      	ldr	r3, [pc, #12]	; (8004518 <USART1_IRQHandler+0x20>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	4798      	blx	r3

	}
}
 800450e:	bf00      	nop
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	40013800 	.word	0x40013800
 8004518:	20004230 	.word	0x20004230

0800451c <USART2_IRQHandler>:
void USART2_IRQHandler(void){
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
	if( UART_STATUS_CHECK(USART2)){
 8004520:	4b05      	ldr	r3, [pc, #20]	; (8004538 <USART2_IRQHandler+0x1c>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0320 	and.w	r3, r3, #32
 8004528:	2b00      	cmp	r3, #0
 800452a:	d002      	beq.n	8004532 <USART2_IRQHandler+0x16>
		G_P_config[1].P_Call_Back();
 800452c:	4b03      	ldr	r3, [pc, #12]	; (800453c <USART2_IRQHandler+0x20>)
 800452e:	69db      	ldr	r3, [r3, #28]
 8004530:	4798      	blx	r3
	}
}void USART3_IRQHandler(void){
 8004532:	bf00      	nop
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	40004400 	.word	0x40004400
 800453c:	20004230 	.word	0x20004230

08004540 <USART3_IRQHandler>:
 8004540:	b580      	push	{r7, lr}
 8004542:	af00      	add	r7, sp, #0
	if( UART_STATUS_CHECK(USART3)){
 8004544:	4b05      	ldr	r3, [pc, #20]	; (800455c <USART3_IRQHandler+0x1c>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0320 	and.w	r3, r3, #32
 800454c:	2b00      	cmp	r3, #0
 800454e:	d002      	beq.n	8004556 <USART3_IRQHandler+0x16>
		G_P_config[2].P_Call_Back();
 8004550:	4b03      	ldr	r3, [pc, #12]	; (8004560 <USART3_IRQHandler+0x20>)
 8004552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004554:	4798      	blx	r3
	}
}
 8004556:	bf00      	nop
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	40004800 	.word	0x40004800
 8004560:	20004230 	.word	0x20004230

08004564 <Error_Handller>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void Error_Handller(){
 8004564:	b480      	push	{r7}
 8004566:	af00      	add	r7, sp, #0
	while(1);
 8004568:	e7fe      	b.n	8004568 <Error_Handller+0x4>
	...

0800456c <Sys_Clk_init>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void Sys_Clk_init(){
 800456c:	b480      	push	{r7}
 800456e:	af00      	add	r7, sp, #0
	// system speed 36Mhz
	RCC->CFGR |=(0b0101 <<18); //1111: PLL input clock x 16
 8004570:	4b0a      	ldr	r3, [pc, #40]	; (800459c <Sys_Clk_init+0x30>)
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	4a09      	ldr	r2, [pc, #36]	; (800459c <Sys_Clk_init+0x30>)
 8004576:	f443 13a0 	orr.w	r3, r3, #1310720	; 0x140000
 800457a:	6053      	str	r3, [r2, #4]
//	RCC->CFGR |=(0b100<<8); //100: HCLK divided by 2
//	RCC->CFGR |=(1 <<16); //PLL entry clock source
//	RCC->CR|=(1<<16); //HSE clock enable

	RCC->CR|=(1<<24); //PLL ON
 800457c:	4b07      	ldr	r3, [pc, #28]	; (800459c <Sys_Clk_init+0x30>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a06      	ldr	r2, [pc, #24]	; (800459c <Sys_Clk_init+0x30>)
 8004582:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004586:	6013      	str	r3, [r2, #0]
	RCC->CFGR |=(0b10 <<0); //10: PLL selected as system clock
 8004588:	4b04      	ldr	r3, [pc, #16]	; (800459c <Sys_Clk_init+0x30>)
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	4a03      	ldr	r2, [pc, #12]	; (800459c <Sys_Clk_init+0x30>)
 800458e:	f043 0302 	orr.w	r3, r3, #2
 8004592:	6053      	str	r3, [r2, #4]


}
 8004594:	bf00      	nop
 8004596:	46bd      	mov	sp, r7
 8004598:	bc80      	pop	{r7}
 800459a:	4770      	bx	lr
 800459c:	40021000 	.word	0x40021000

080045a0 <HALL_EFFECT_TIMER_ENABLE>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void HALL_EFFECT_TIMER_ENABLE(){
 80045a0:	b480      	push	{r7}
 80045a2:	af00      	add	r7, sp, #0
	HALL_TIMER_EN ^=1;
 80045a4:	4b05      	ldr	r3, [pc, #20]	; (80045bc <HALL_EFFECT_TIMER_ENABLE+0x1c>)
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	f083 0301 	eor.w	r3, r3, #1
 80045ac:	b2da      	uxtb	r2, r3
 80045ae:	4b03      	ldr	r3, [pc, #12]	; (80045bc <HALL_EFFECT_TIMER_ENABLE+0x1c>)
 80045b0:	701a      	strb	r2, [r3, #0]

}
 80045b2:	bf00      	nop
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bc80      	pop	{r7}
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	20004260 	.word	0x20004260

080045c0 <HALL_EFFECT_HANDLLER>:
 * @param [out] - Void
 * @retval -
 * Note- this fun called every rissing edege from hall effect sensor
 * and update the HALL_EFFECT_KM_H every 1sec and caluclate it from HALL_EFFECT_N_PULSES
 */
void HALL_EFFECT_HANDLLER(){
 80045c0:	b580      	push	{r7, lr}
 80045c2:	af00      	add	r7, sp, #0
	if(HALL_TIMER_EN){
 80045c4:	4b1b      	ldr	r3, [pc, #108]	; (8004634 <HALL_EFFECT_HANDLLER+0x74>)
 80045c6:	781b      	ldrb	r3, [r3, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d005      	beq.n	80045d8 <HALL_EFFECT_HANDLLER+0x18>
		HALL_EFFECT_COUNTER++;
 80045cc:	4b1a      	ldr	r3, [pc, #104]	; (8004638 <HALL_EFFECT_HANDLLER+0x78>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	3301      	adds	r3, #1
 80045d2:	4a19      	ldr	r2, [pc, #100]	; (8004638 <HALL_EFFECT_HANDLLER+0x78>)
 80045d4:	6013      	str	r3, [r2, #0]
		_TIM1_delay_ms(1);
		HALL_EFFECT_COUNTER=0;
		}
	}

}
 80045d6:	e02b      	b.n	8004630 <HALL_EFFECT_HANDLLER+0x70>
		if(HALL_EFFECT_COUNTER){
 80045d8:	4b17      	ldr	r3, [pc, #92]	; (8004638 <HALL_EFFECT_HANDLLER+0x78>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d027      	beq.n	8004630 <HALL_EFFECT_HANDLLER+0x70>
		HALL_EFFECT_N_PULSES=HALL_EFFECT_COUNTER;
 80045e0:	4b15      	ldr	r3, [pc, #84]	; (8004638 <HALL_EFFECT_HANDLLER+0x78>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a15      	ldr	r2, [pc, #84]	; (800463c <HALL_EFFECT_HANDLLER+0x7c>)
 80045e6:	6013      	str	r3, [r2, #0]
		HALL_EFFECT_RPS=((HALL_EFFECT_N_PULSES*HALL_EFFECT_TIME_CONVERSION)/HALL_EFFECT_REV_PER_PULSES);
 80045e8:	4b14      	ldr	r3, [pc, #80]	; (800463c <HALL_EFFECT_HANDLLER+0x7c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	089b      	lsrs	r3, r3, #2
 80045ee:	4a14      	ldr	r2, [pc, #80]	; (8004640 <HALL_EFFECT_HANDLLER+0x80>)
 80045f0:	fba2 2303 	umull	r2, r3, r2, r3
 80045f4:	461a      	mov	r2, r3
 80045f6:	4b13      	ldr	r3, [pc, #76]	; (8004644 <HALL_EFFECT_HANDLLER+0x84>)
 80045f8:	601a      	str	r2, [r3, #0]
		HALL_EFFECT_RPM=HALL_EFFECT_RPS *60;
 80045fa:	4b12      	ldr	r3, [pc, #72]	; (8004644 <HALL_EFFECT_HANDLLER+0x84>)
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	4613      	mov	r3, r2
 8004600:	011b      	lsls	r3, r3, #4
 8004602:	1a9b      	subs	r3, r3, r2
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	461a      	mov	r2, r3
 8004608:	4b0f      	ldr	r3, [pc, #60]	; (8004648 <HALL_EFFECT_HANDLLER+0x88>)
 800460a:	601a      	str	r2, [r3, #0]
		HALL_EFFECT_KM_H=((HALL_EFFECT_RPM*3*PI*MOTOR_SHAFT_RADIUS)/(2500000));
 800460c:	4b0e      	ldr	r3, [pc, #56]	; (8004648 <HALL_EFFECT_HANDLLER+0x88>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f242 42cf 	movw	r2, #9423	; 0x24cf
 8004614:	fb02 f303 	mul.w	r3, r2, r3
 8004618:	4a0c      	ldr	r2, [pc, #48]	; (800464c <HALL_EFFECT_HANDLLER+0x8c>)
 800461a:	fba2 2303 	umull	r2, r3, r2, r3
 800461e:	0d1b      	lsrs	r3, r3, #20
 8004620:	4a0b      	ldr	r2, [pc, #44]	; (8004650 <HALL_EFFECT_HANDLLER+0x90>)
 8004622:	6013      	str	r3, [r2, #0]
		_TIM1_delay_ms(1);
 8004624:	2001      	movs	r0, #1
 8004626:	f7ff fce3 	bl	8003ff0 <_TIM1_delay_ms>
		HALL_EFFECT_COUNTER=0;
 800462a:	4b03      	ldr	r3, [pc, #12]	; (8004638 <HALL_EFFECT_HANDLLER+0x78>)
 800462c:	2200      	movs	r2, #0
 800462e:	601a      	str	r2, [r3, #0]
}
 8004630:	bf00      	nop
 8004632:	bd80      	pop	{r7, pc}
 8004634:	20004260 	.word	0x20004260
 8004638:	20004264 	.word	0x20004264
 800463c:	20004268 	.word	0x20004268
 8004640:	24924925 	.word	0x24924925
 8004644:	2000426c 	.word	0x2000426c
 8004648:	20004270 	.word	0x20004270
 800464c:	6b5fca6b 	.word	0x6b5fca6b
 8004650:	20004274 	.word	0x20004274

08004654 <HALL_EFECT_Init>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void HALL_EFECT_Init(){
 8004654:	b580      	push	{r7, lr}
 8004656:	b08e      	sub	sp, #56	; 0x38
 8004658:	af00      	add	r7, sp, #0
	{
		GP_TIMERx_config GP_sitting={(MCAL_GET_H_CLCK()/1000) // to get tick every 1ms
 800465a:	f7ff f925 	bl	80038a8 <MCAL_GET_H_CLCK>
 800465e:	4603      	mov	r3, r0
 8004660:	4a1b      	ldr	r2, [pc, #108]	; (80046d0 <HALL_EFECT_Init+0x7c>)
 8004662:	fba2 2303 	umull	r2, r3, r2, r3
 8004666:	099b      	lsrs	r3, r3, #6
 8004668:	b29b      	uxth	r3, r3
 800466a:	853b      	strh	r3, [r7, #40]	; 0x28
 800466c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004670:	857b      	strh	r3, [r7, #42]	; 0x2a
 8004672:	2300      	movs	r3, #0
 8004674:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004676:	2300      	movs	r3, #0
 8004678:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800467a:	2300      	movs	r3, #0
 800467c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8004680:	2300      	movs	r3, #0
 8004682:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8004686:	4b13      	ldr	r3, [pc, #76]	; (80046d4 <HALL_EFECT_Init+0x80>)
 8004688:	637b      	str	r3, [r7, #52]	; 0x34
				,1000 //to get interrupt every 1SEC
				,0,0,INT_EN,NORMAL,HALL_EFFECT_TIMER_ENABLE};
		GP_TIMERx_NORMAL_config GP_sitting_NORMA={Up};
 800468a:	2300      	movs	r3, #0
 800468c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		GP_TIMx_start(HALL_EFFECT_TIMx_instant,&GP_sitting,&GP_sitting_NORMA);
 8004690:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8004694:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004698:	4619      	mov	r1, r3
 800469a:	480f      	ldr	r0, [pc, #60]	; (80046d8 <HALL_EFECT_Init+0x84>)
 800469c:	f7fe fe38 	bl	8003310 <GP_TIMx_start>
	}


	{
		EXTI_config_t HALL_EFFECT_SITTING={HALL_EFFECT_EXTI_LINE,RISEING,ENABLE,HALL_EFFECT_HANDLLER};
 80046a0:	230c      	movs	r3, #12
 80046a2:	823b      	strh	r3, [r7, #16]
 80046a4:	4b0d      	ldr	r3, [pc, #52]	; (80046dc <HALL_EFECT_Init+0x88>)
 80046a6:	617b      	str	r3, [r7, #20]
 80046a8:	230c      	movs	r3, #12
 80046aa:	833b      	strh	r3, [r7, #24]
 80046ac:	2328      	movs	r3, #40	; 0x28
 80046ae:	837b      	strh	r3, [r7, #26]
 80046b0:	2301      	movs	r3, #1
 80046b2:	773b      	strb	r3, [r7, #28]
 80046b4:	2301      	movs	r3, #1
 80046b6:	777b      	strb	r3, [r7, #29]
 80046b8:	4b09      	ldr	r3, [pc, #36]	; (80046e0 <HALL_EFECT_Init+0x8c>)
 80046ba:	623b      	str	r3, [r7, #32]
		MCAL_EXTI_init(&HALL_EFFECT_SITTING);
 80046bc:	f107 0310 	add.w	r3, r7, #16
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7fe f90d 	bl	80028e0 <MCAL_EXTI_init>

	}
}
 80046c6:	bf00      	nop
 80046c8:	3738      	adds	r7, #56	; 0x38
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	10624dd3 	.word	0x10624dd3
 80046d4:	080045a1 	.word	0x080045a1
 80046d8:	40000400 	.word	0x40000400
 80046dc:	40011000 	.word	0x40011000
 80046e0:	080045c1 	.word	0x080045c1

080046e4 <DMS_Handller_TASK>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void DMS_Handller_TASK(){
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0


  while(1){
	  DMS_DATA=DMS_read();
 80046e8:	f7fc fdd4 	bl	8001294 <DMS_read>
 80046ec:	4603      	mov	r3, r0
 80046ee:	461a      	mov	r2, r3
 80046f0:	4b14      	ldr	r3, [pc, #80]	; (8004744 <DMS_Handller_TASK+0x60>)
 80046f2:	701a      	strb	r2, [r3, #0]
    if(DMS_DATA==0){
 80046f4:	4b13      	ldr	r3, [pc, #76]	; (8004744 <DMS_Handller_TASK+0x60>)
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d111      	bne.n	8004720 <DMS_Handller_TASK+0x3c>
      DMS__one_COUNTER=0;
 80046fc:	4b12      	ldr	r3, [pc, #72]	; (8004748 <DMS_Handller_TASK+0x64>)
 80046fe:	2200      	movs	r2, #0
 8004700:	701a      	strb	r2, [r3, #0]
    if(  DMS__zero_COUNTER==0){
 8004702:	4b12      	ldr	r3, [pc, #72]	; (800474c <DMS_Handller_TASK+0x68>)
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d1ee      	bne.n	80046e8 <DMS_Handller_TASK+0x4>
      MCAL_USART_SendData(TSR_UART_INSTANT, DMS_TAKE_ACTION);
 800470a:	2166      	movs	r1, #102	; 0x66
 800470c:	4810      	ldr	r0, [pc, #64]	; (8004750 <DMS_Handller_TASK+0x6c>)
 800470e:	f7ff fdf3 	bl	80042f8 <MCAL_USART_SendData>
      DMS__zero_COUNTER++;
 8004712:	4b0e      	ldr	r3, [pc, #56]	; (800474c <DMS_Handller_TASK+0x68>)
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	3301      	adds	r3, #1
 8004718:	b2da      	uxtb	r2, r3
 800471a:	4b0c      	ldr	r3, [pc, #48]	; (800474c <DMS_Handller_TASK+0x68>)
 800471c:	701a      	strb	r2, [r3, #0]
 800471e:	e7e3      	b.n	80046e8 <DMS_Handller_TASK+0x4>
    }

    }else{
      DMS__zero_COUNTER=0;
 8004720:	4b0a      	ldr	r3, [pc, #40]	; (800474c <DMS_Handller_TASK+0x68>)
 8004722:	2200      	movs	r2, #0
 8004724:	701a      	strb	r2, [r3, #0]
      if(DMS__one_COUNTER==0){
 8004726:	4b08      	ldr	r3, [pc, #32]	; (8004748 <DMS_Handller_TASK+0x64>)
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1dc      	bne.n	80046e8 <DMS_Handller_TASK+0x4>
        MCAL_USART_SendData(TSR_UART_INSTANT, DMS_Release_ACTION);
 800472e:	2155      	movs	r1, #85	; 0x55
 8004730:	4807      	ldr	r0, [pc, #28]	; (8004750 <DMS_Handller_TASK+0x6c>)
 8004732:	f7ff fde1 	bl	80042f8 <MCAL_USART_SendData>
        DMS__one_COUNTER++;
 8004736:	4b04      	ldr	r3, [pc, #16]	; (8004748 <DMS_Handller_TASK+0x64>)
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	3301      	adds	r3, #1
 800473c:	b2da      	uxtb	r2, r3
 800473e:	4b02      	ldr	r3, [pc, #8]	; (8004748 <DMS_Handller_TASK+0x64>)
 8004740:	701a      	strb	r2, [r3, #0]
	  DMS_DATA=DMS_read();
 8004742:	e7d1      	b.n	80046e8 <DMS_Handller_TASK+0x4>
 8004744:	2000428d 	.word	0x2000428d
 8004748:	2000428c 	.word	0x2000428c
 800474c:	2000428b 	.word	0x2000428b
 8004750:	40013800 	.word	0x40013800

08004754 <ACC_CONVERT_ADC_TODICMAL>:
 * @retval -
 * Note-
 */


uint8_t ACC_CONVERT_ADC_TODICMAL(uint8_t ACC_THROTTEL_){
 8004754:	b480      	push	{r7}
 8004756:	b085      	sub	sp, #20
 8004758:	af00      	add	r7, sp, #0
 800475a:	4603      	mov	r3, r0
 800475c:	71fb      	strb	r3, [r7, #7]
	uint8_t ACC_DICIMAL_VAL=((((ACC_THROTTEL_-ACC_TROTTEL_MIN_ADC_VAL)*(ACC_DAC_MAX_DECIMAL-ACC_DAC_MIN_DECIMAL))/(ACC_TROTTEL_Max_ADC_VAL-ACC_TROTTEL_MIN_ADC_VAL))+ACC_DAC_MIN_DECIMAL);
 800475e:	79fb      	ldrb	r3, [r7, #7]
 8004760:	f5a3 6296 	sub.w	r2, r3, #1200	; 0x4b0
 8004764:	4613      	mov	r3, r2
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	4413      	add	r3, r2
 800476a:	019b      	lsls	r3, r3, #6
 800476c:	1a9b      	subs	r3, r3, r2
 800476e:	4a08      	ldr	r2, [pc, #32]	; (8004790 <ACC_CONVERT_ADC_TODICMAL+0x3c>)
 8004770:	fb82 1203 	smull	r1, r2, r2, r3
 8004774:	441a      	add	r2, r3
 8004776:	1292      	asrs	r2, r2, #10
 8004778:	17db      	asrs	r3, r3, #31
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	b2db      	uxtb	r3, r3
 800477e:	3340      	adds	r3, #64	; 0x40
 8004780:	73fb      	strb	r3, [r7, #15]

	return ACC_DICIMAL_VAL;
 8004782:	7bfb      	ldrb	r3, [r7, #15]

}
 8004784:	4618      	mov	r0, r3
 8004786:	3714      	adds	r7, #20
 8004788:	46bd      	mov	sp, r7
 800478a:	bc80      	pop	{r7}
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	ec2a6fa1 	.word	0xec2a6fa1

08004794 <ACC_ADC_CallBack>:
 * @param [in] - void
 * @param [out] - void
 * @retval -
 * Note- the ADC must work as interrupt otherwise this fun will not work
 */
void ACC_ADC_CallBack(){
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
	ADC_read(ADC1,ACC_THROTTEL_CHx,&ACC_THROTTEL_DATA);
 8004798:	4a03      	ldr	r2, [pc, #12]	; (80047a8 <ACC_ADC_CallBack+0x14>)
 800479a:	2100      	movs	r1, #0
 800479c:	4803      	ldr	r0, [pc, #12]	; (80047ac <ACC_ADC_CallBack+0x18>)
 800479e:	f7fd fd6b 	bl	8002278 <ADC_read>

}
 80047a2:	bf00      	nop
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	20004286 	.word	0x20004286
 80047ac:	40012400 	.word	0x40012400

080047b0 <ACC_throtel_init>:
 * @param [in] - void
 * @param [out] - void
 * @retval -
 * Note-
 */
void ACC_throtel_init(){
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b086      	sub	sp, #24
 80047b4:	af00      	add	r7, sp, #0
	ADC_Analog_WDG AWDG={0,0,0,0};
 80047b6:	f107 0310 	add.w	r3, r7, #16
 80047ba:	2200      	movs	r2, #0
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	809a      	strh	r2, [r3, #4]
	ADC_CONFIG config={ACC_THROTTEL_CHx,ADC_Continuous_conversion,ADC_1_5_cycles,ADC_Polling,&AWDG,ACC_ADC_CallBack};
 80047c0:	2300      	movs	r3, #0
 80047c2:	713b      	strb	r3, [r7, #4]
 80047c4:	2301      	movs	r3, #1
 80047c6:	717b      	strb	r3, [r7, #5]
 80047c8:	2300      	movs	r3, #0
 80047ca:	71bb      	strb	r3, [r7, #6]
 80047cc:	2300      	movs	r3, #0
 80047ce:	71fb      	strb	r3, [r7, #7]
 80047d0:	f107 0310 	add.w	r3, r7, #16
 80047d4:	60bb      	str	r3, [r7, #8]
 80047d6:	4b0b      	ldr	r3, [pc, #44]	; (8004804 <ACC_throtel_init+0x54>)
 80047d8:	60fb      	str	r3, [r7, #12]
	ADC_init(ADC1,&config);
 80047da:	1d3b      	adds	r3, r7, #4
 80047dc:	4619      	mov	r1, r3
 80047de:	480a      	ldr	r0, [pc, #40]	; (8004808 <ACC_throtel_init+0x58>)
 80047e0:	f7fd fbbe 	bl	8001f60 <ADC_init>
	//	ADC_interrupt_Enable(ADC1);
	PIN_config PINx={ACC_BOTTON_PIN,INPUT_PD,0};
 80047e4:	2300      	movs	r3, #0
 80047e6:	803b      	strh	r3, [r7, #0]
 80047e8:	2303      	movs	r3, #3
 80047ea:	70bb      	strb	r3, [r7, #2]
 80047ec:	2300      	movs	r3, #0
 80047ee:	70fb      	strb	r3, [r7, #3]
	MCAL_GPIO_init(ACC_BOTTON_PORT, &PINx);
 80047f0:	463b      	mov	r3, r7
 80047f2:	4619      	mov	r1, r3
 80047f4:	4805      	ldr	r0, [pc, #20]	; (800480c <ACC_throtel_init+0x5c>)
 80047f6:	f7fe fa7b 	bl	8002cf0 <MCAL_GPIO_init>

}
 80047fa:	bf00      	nop
 80047fc:	3718      	adds	r7, #24
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	08004795 	.word	0x08004795
 8004808:	40012400 	.word	0x40012400
 800480c:	40010c00 	.word	0x40010c00

08004810 <ACC_DAC_init>:
 * @param [in] - void
 * @param [out] - void
 * @retval -
 * Note-
 */
void ACC_DAC_init(){
 8004810:	b580      	push	{r7, lr}
 8004812:	b088      	sub	sp, #32
 8004814:	af00      	add	r7, sp, #0
	PIN_config PINx={ACC_DAC_0,OUTPUT_PP,SPEED_10};
 8004816:	4b26      	ldr	r3, [pc, #152]	; (80048b0 <ACC_DAC_init+0xa0>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	61fb      	str	r3, [r7, #28]
	MCAL_GPIO_init(GPIOA, &PINx);
 800481c:	f107 031c 	add.w	r3, r7, #28
 8004820:	4619      	mov	r1, r3
 8004822:	4824      	ldr	r0, [pc, #144]	; (80048b4 <ACC_DAC_init+0xa4>)
 8004824:	f7fe fa64 	bl	8002cf0 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_1,OUTPUT_PP,SPEED_10};
 8004828:	4b23      	ldr	r3, [pc, #140]	; (80048b8 <ACC_DAC_init+0xa8>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	61fb      	str	r3, [r7, #28]
	MCAL_GPIO_init(GPIOB, &PINx);
 800482e:	f107 031c 	add.w	r3, r7, #28
 8004832:	4619      	mov	r1, r3
 8004834:	4821      	ldr	r0, [pc, #132]	; (80048bc <ACC_DAC_init+0xac>)
 8004836:	f7fe fa5b 	bl	8002cf0 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_2,OUTPUT_PP,SPEED_10};
 800483a:	4b21      	ldr	r3, [pc, #132]	; (80048c0 <ACC_DAC_init+0xb0>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	61fb      	str	r3, [r7, #28]
	MCAL_GPIO_init(GPIOB, &PINx);
 8004840:	f107 031c 	add.w	r3, r7, #28
 8004844:	4619      	mov	r1, r3
 8004846:	481d      	ldr	r0, [pc, #116]	; (80048bc <ACC_DAC_init+0xac>)
 8004848:	f7fe fa52 	bl	8002cf0 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_3,OUTPUT_PP,SPEED_10};
 800484c:	4b1d      	ldr	r3, [pc, #116]	; (80048c4 <ACC_DAC_init+0xb4>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	61fb      	str	r3, [r7, #28]
	MCAL_GPIO_init(GPIOB, &PINx);
 8004852:	f107 031c 	add.w	r3, r7, #28
 8004856:	4619      	mov	r1, r3
 8004858:	4818      	ldr	r0, [pc, #96]	; (80048bc <ACC_DAC_init+0xac>)
 800485a:	f7fe fa49 	bl	8002cf0 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_4,OUTPUT_PP,SPEED_10};
 800485e:	4b1a      	ldr	r3, [pc, #104]	; (80048c8 <ACC_DAC_init+0xb8>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	61fb      	str	r3, [r7, #28]
	MCAL_GPIO_init(GPIOB, &PINx);
 8004864:	f107 031c 	add.w	r3, r7, #28
 8004868:	4619      	mov	r1, r3
 800486a:	4814      	ldr	r0, [pc, #80]	; (80048bc <ACC_DAC_init+0xac>)
 800486c:	f7fe fa40 	bl	8002cf0 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_5,OUTPUT_PP,SPEED_10};
 8004870:	4b16      	ldr	r3, [pc, #88]	; (80048cc <ACC_DAC_init+0xbc>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	61fb      	str	r3, [r7, #28]
	MCAL_GPIO_init(GPIOB, &PINx);
 8004876:	f107 031c 	add.w	r3, r7, #28
 800487a:	4619      	mov	r1, r3
 800487c:	480f      	ldr	r0, [pc, #60]	; (80048bc <ACC_DAC_init+0xac>)
 800487e:	f7fe fa37 	bl	8002cf0 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_6,OUTPUT_PP,SPEED_10};
 8004882:	4b13      	ldr	r3, [pc, #76]	; (80048d0 <ACC_DAC_init+0xc0>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	61fb      	str	r3, [r7, #28]
	MCAL_GPIO_init(GPIOB, &PINx);
 8004888:	f107 031c 	add.w	r3, r7, #28
 800488c:	4619      	mov	r1, r3
 800488e:	480b      	ldr	r0, [pc, #44]	; (80048bc <ACC_DAC_init+0xac>)
 8004890:	f7fe fa2e 	bl	8002cf0 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_7,OUTPUT_PP,SPEED_10};
 8004894:	4b0f      	ldr	r3, [pc, #60]	; (80048d4 <ACC_DAC_init+0xc4>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	61fb      	str	r3, [r7, #28]
	MCAL_GPIO_init(GPIOB, &PINx);
 800489a:	f107 031c 	add.w	r3, r7, #28
 800489e:	4619      	mov	r1, r3
 80048a0:	4806      	ldr	r0, [pc, #24]	; (80048bc <ACC_DAC_init+0xac>)
 80048a2:	f7fe fa25 	bl	8002cf0 <MCAL_GPIO_init>

}
 80048a6:	bf00      	nop
 80048a8:	3720      	adds	r7, #32
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	080053b0 	.word	0x080053b0
 80048b4:	40010800 	.word	0x40010800
 80048b8:	080053b4 	.word	0x080053b4
 80048bc:	40010c00 	.word	0x40010c00
 80048c0:	080053b8 	.word	0x080053b8
 80048c4:	080053bc 	.word	0x080053bc
 80048c8:	080053c0 	.word	0x080053c0
 80048cc:	080053c4 	.word	0x080053c4
 80048d0:	080053c8 	.word	0x080053c8
 80048d4:	080053cc 	.word	0x080053cc

080048d8 <ACC_FROM_ADC_TO_DAC>:
 * @retval -
 * Note- the DAC designed is 8-bit dac so the value should be between 0-255
 * and we need the volt not be less 0.8 so decimal_val sould be between 64-255
 */

void ACC_FROM_ADC_TO_DAC(uint16_t decimal_val){
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
 80048de:	4603      	mov	r3, r0
 80048e0:	80fb      	strh	r3, [r7, #6]
	//	uint16_t PWM_V=(uint16_t)(((ADC_VAL-ACC_TROTTEL_MIN_ADC_VAL)*100)/(ACC_TROTTEL_Max_ADC_VAL_shifted));
	/*MY CLOCK IS 28Mhz so i the prescaler will be 27
	 * and i need to proudce and it will make tick every 1us and i need 3KHZ PWM so the ARR= will be 333.33
	 * */
	//	PWM_V=((PWM_V*35)/100);
	MCAL_write_PIN(GPIOA, ACC_DAC_0, ((decimal_val >>0) &1));
 80048e2:	88fb      	ldrh	r3, [r7, #6]
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	461a      	mov	r2, r3
 80048ee:	210f      	movs	r1, #15
 80048f0:	482d      	ldr	r0, [pc, #180]	; (80049a8 <ACC_FROM_ADC_TO_DAC+0xd0>)
 80048f2:	f7fe fae7 	bl	8002ec4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_1, ((decimal_val >>1) &1));
 80048f6:	88fb      	ldrh	r3, [r7, #6]
 80048f8:	085b      	lsrs	r3, r3, #1
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	f003 0301 	and.w	r3, r3, #1
 8004902:	b2db      	uxtb	r3, r3
 8004904:	461a      	mov	r2, r3
 8004906:	2103      	movs	r1, #3
 8004908:	4828      	ldr	r0, [pc, #160]	; (80049ac <ACC_FROM_ADC_TO_DAC+0xd4>)
 800490a:	f7fe fadb 	bl	8002ec4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_2, ((decimal_val >>2) &1));
 800490e:	88fb      	ldrh	r3, [r7, #6]
 8004910:	089b      	lsrs	r3, r3, #2
 8004912:	b29b      	uxth	r3, r3
 8004914:	b2db      	uxtb	r3, r3
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	b2db      	uxtb	r3, r3
 800491c:	461a      	mov	r2, r3
 800491e:	2104      	movs	r1, #4
 8004920:	4822      	ldr	r0, [pc, #136]	; (80049ac <ACC_FROM_ADC_TO_DAC+0xd4>)
 8004922:	f7fe facf 	bl	8002ec4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_3, ((decimal_val >>3) &1));
 8004926:	88fb      	ldrh	r3, [r7, #6]
 8004928:	08db      	lsrs	r3, r3, #3
 800492a:	b29b      	uxth	r3, r3
 800492c:	b2db      	uxtb	r3, r3
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	b2db      	uxtb	r3, r3
 8004934:	461a      	mov	r2, r3
 8004936:	2105      	movs	r1, #5
 8004938:	481c      	ldr	r0, [pc, #112]	; (80049ac <ACC_FROM_ADC_TO_DAC+0xd4>)
 800493a:	f7fe fac3 	bl	8002ec4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_4, ((decimal_val >>4) &1));
 800493e:	88fb      	ldrh	r3, [r7, #6]
 8004940:	091b      	lsrs	r3, r3, #4
 8004942:	b29b      	uxth	r3, r3
 8004944:	b2db      	uxtb	r3, r3
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	b2db      	uxtb	r3, r3
 800494c:	461a      	mov	r2, r3
 800494e:	2106      	movs	r1, #6
 8004950:	4816      	ldr	r0, [pc, #88]	; (80049ac <ACC_FROM_ADC_TO_DAC+0xd4>)
 8004952:	f7fe fab7 	bl	8002ec4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_5, ((decimal_val >>5) &1));
 8004956:	88fb      	ldrh	r3, [r7, #6]
 8004958:	095b      	lsrs	r3, r3, #5
 800495a:	b29b      	uxth	r3, r3
 800495c:	b2db      	uxtb	r3, r3
 800495e:	f003 0301 	and.w	r3, r3, #1
 8004962:	b2db      	uxtb	r3, r3
 8004964:	461a      	mov	r2, r3
 8004966:	2107      	movs	r1, #7
 8004968:	4810      	ldr	r0, [pc, #64]	; (80049ac <ACC_FROM_ADC_TO_DAC+0xd4>)
 800496a:	f7fe faab 	bl	8002ec4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_6, ((decimal_val >>6) &1));
 800496e:	88fb      	ldrh	r3, [r7, #6]
 8004970:	099b      	lsrs	r3, r3, #6
 8004972:	b29b      	uxth	r3, r3
 8004974:	b2db      	uxtb	r3, r3
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	b2db      	uxtb	r3, r3
 800497c:	461a      	mov	r2, r3
 800497e:	2108      	movs	r1, #8
 8004980:	480a      	ldr	r0, [pc, #40]	; (80049ac <ACC_FROM_ADC_TO_DAC+0xd4>)
 8004982:	f7fe fa9f 	bl	8002ec4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_7, ((decimal_val >>7) &1));
 8004986:	88fb      	ldrh	r3, [r7, #6]
 8004988:	09db      	lsrs	r3, r3, #7
 800498a:	b29b      	uxth	r3, r3
 800498c:	b2db      	uxtb	r3, r3
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	b2db      	uxtb	r3, r3
 8004994:	461a      	mov	r2, r3
 8004996:	2109      	movs	r1, #9
 8004998:	4804      	ldr	r0, [pc, #16]	; (80049ac <ACC_FROM_ADC_TO_DAC+0xd4>)
 800499a:	f7fe fa93 	bl	8002ec4 <MCAL_write_PIN>

}
 800499e:	bf00      	nop
 80049a0:	3708      	adds	r7, #8
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	40010800 	.word	0x40010800
 80049ac:	40010c00 	.word	0x40010c00

080049b0 <ACC_Handller_TASK>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void ACC_Handller_TASK(){
 80049b0:	b480      	push	{r7}
 80049b2:	af00      	add	r7, sp, #0
	while(1){

		//      ACC_AMP=500;
		if((LUNA_AMP>=100) && (LUNA_AMP<=65535) ){
 80049b4:	4b17      	ldr	r3, [pc, #92]	; (8004a14 <ACC_Handller_TASK+0x64>)
 80049b6:	881b      	ldrh	r3, [r3, #0]
 80049b8:	2b63      	cmp	r3, #99	; 0x63
 80049ba:	d922      	bls.n	8004a02 <ACC_Handller_TASK+0x52>
			if(LUNA_dis ==0x00){
 80049bc:	4b16      	ldr	r3, [pc, #88]	; (8004a18 <ACC_Handller_TASK+0x68>)
 80049be:	881b      	ldrh	r3, [r3, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d103      	bne.n	80049cc <ACC_Handller_TASK+0x1c>
				ACC_ACTION=ACC_CAR_GO;
 80049c4:	4b15      	ldr	r3, [pc, #84]	; (8004a1c <ACC_Handller_TASK+0x6c>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	701a      	strb	r2, [r3, #0]
 80049ca:	e7f3      	b.n	80049b4 <ACC_Handller_TASK+0x4>

			}else if(LUNA_dis <= Distance_SET){
 80049cc:	4b12      	ldr	r3, [pc, #72]	; (8004a18 <ACC_Handller_TASK+0x68>)
 80049ce:	881b      	ldrh	r3, [r3, #0]
 80049d0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80049d4:	d803      	bhi.n	80049de <ACC_Handller_TASK+0x2e>
				// here should send CAN fram to atmega to stop the motor
				ACC_ACTION=ACC_CAR_STOP;
 80049d6:	4b11      	ldr	r3, [pc, #68]	; (8004a1c <ACC_Handller_TASK+0x6c>)
 80049d8:	2201      	movs	r2, #1
 80049da:	701a      	strb	r2, [r3, #0]
 80049dc:	e7ea      	b.n	80049b4 <ACC_Handller_TASK+0x4>

			}else if((LUNA_dis > Distance_SET) &&(LUNA_dis <MAX_Distance_SET)){
 80049de:	4b0e      	ldr	r3, [pc, #56]	; (8004a18 <ACC_Handller_TASK+0x68>)
 80049e0:	881b      	ldrh	r3, [r3, #0]
 80049e2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80049e6:	d908      	bls.n	80049fa <ACC_Handller_TASK+0x4a>
 80049e8:	4b0b      	ldr	r3, [pc, #44]	; (8004a18 <ACC_Handller_TASK+0x68>)
 80049ea:	881b      	ldrh	r3, [r3, #0]
 80049ec:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80049f0:	d203      	bcs.n	80049fa <ACC_Handller_TASK+0x4a>
				ACC_ACTION=ACC_CAR_SLOW_DOWN;
 80049f2:	4b0a      	ldr	r3, [pc, #40]	; (8004a1c <ACC_Handller_TASK+0x6c>)
 80049f4:	2202      	movs	r2, #2
 80049f6:	701a      	strb	r2, [r3, #0]
 80049f8:	e00a      	b.n	8004a10 <ACC_Handller_TASK+0x60>


			}else{
				ACC_ACTION=ACC_CAR_GO;
 80049fa:	4b08      	ldr	r3, [pc, #32]	; (8004a1c <ACC_Handller_TASK+0x6c>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	701a      	strb	r2, [r3, #0]
 8004a00:	e7d8      	b.n	80049b4 <ACC_Handller_TASK+0x4>


		}
		// if the Signal strength indicator not strong dequeue its disance value
		else{
			if(LUNA_dis ==0x00){
 8004a02:	4b05      	ldr	r3, [pc, #20]	; (8004a18 <ACC_Handller_TASK+0x68>)
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1d4      	bne.n	80049b4 <ACC_Handller_TASK+0x4>
				ACC_ACTION=ACC_CAR_GO;
 8004a0a:	4b04      	ldr	r3, [pc, #16]	; (8004a1c <ACC_Handller_TASK+0x6c>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	701a      	strb	r2, [r3, #0]
		if((LUNA_AMP>=100) && (LUNA_AMP<=65535) ){
 8004a10:	e7d0      	b.n	80049b4 <ACC_Handller_TASK+0x4>
 8004a12:	bf00      	nop
 8004a14:	20003ff6 	.word	0x20003ff6
 8004a18:	20003ff4 	.word	0x20003ff4
 8004a1c:	20000049 	.word	0x20000049

08004a20 <ACC_throttel_Handller_TASK>:
 * @param [out] - Void
 * @retval -
 * Note- ACC_DICIMAL_VAL is a global variable and update every 1ms from ACC_STATE_READ_TASK
 */

void ACC_throttel_Handller_TASK(){
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
	uint8_t ACC_counter=0;
 8004a26:	2300      	movs	r3, #0
 8004a28:	71fb      	strb	r3, [r7, #7]
	uint16_t ADC_SAVED=0;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	80bb      	strh	r3, [r7, #4]
	while(1){

		if(ACC_ST==ACC_ON){
 8004a2e:	4b30      	ldr	r3, [pc, #192]	; (8004af0 <ACC_throttel_Handller_TASK+0xd0>)
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d136      	bne.n	8004aa4 <ACC_throttel_Handller_TASK+0x84>
			if(ACC_counter ==0){
 8004a36:	79fb      	ldrb	r3, [r7, #7]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d10a      	bne.n	8004a52 <ACC_throttel_Handller_TASK+0x32>
				ADC_SAVED=ACC_CONVERT_ADC_TODICMAL(ACC_THROTTEL_DATA);
 8004a3c:	4b2d      	ldr	r3, [pc, #180]	; (8004af4 <ACC_throttel_Handller_TASK+0xd4>)
 8004a3e:	881b      	ldrh	r3, [r3, #0]
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7ff fe86 	bl	8004754 <ACC_CONVERT_ADC_TODICMAL>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	80bb      	strh	r3, [r7, #4]
				ACC_counter++;
 8004a4c:	79fb      	ldrb	r3, [r7, #7]
 8004a4e:	3301      	adds	r3, #1
 8004a50:	71fb      	strb	r3, [r7, #7]
			}
			if(ADC_SAVED<ACC_DICIMAL_VAL){
 8004a52:	4b29      	ldr	r3, [pc, #164]	; (8004af8 <ACC_throttel_Handller_TASK+0xd8>)
 8004a54:	781b      	ldrb	r3, [r3, #0]
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	88ba      	ldrh	r2, [r7, #4]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d206      	bcs.n	8004a6c <ACC_throttel_Handller_TASK+0x4c>
				ACC_FROM_ADC_TO_DAC(ACC_DICIMAL_VAL);
 8004a5e:	4b26      	ldr	r3, [pc, #152]	; (8004af8 <ACC_throttel_Handller_TASK+0xd8>)
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	4618      	mov	r0, r3
 8004a66:	f7ff ff37 	bl	80048d8 <ACC_FROM_ADC_TO_DAC>
 8004a6a:	e7e0      	b.n	8004a2e <ACC_throttel_Handller_TASK+0xe>
			}else{

				if(ACC_ACTION ==ACC_CAR_STOP){
 8004a6c:	4b23      	ldr	r3, [pc, #140]	; (8004afc <ACC_throttel_Handller_TASK+0xdc>)
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d103      	bne.n	8004a7c <ACC_throttel_Handller_TASK+0x5c>
					ACC_FROM_ADC_TO_DAC(ACC_DAC_MIN_DECIMAL);
 8004a74:	2040      	movs	r0, #64	; 0x40
 8004a76:	f7ff ff2f 	bl	80048d8 <ACC_FROM_ADC_TO_DAC>
 8004a7a:	e7d8      	b.n	8004a2e <ACC_throttel_Handller_TASK+0xe>
				}else if(ACC_ACTION ==ACC_CAR_SLOW_DOWN){
 8004a7c:	4b1f      	ldr	r3, [pc, #124]	; (8004afc <ACC_throttel_Handller_TASK+0xdc>)
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d106      	bne.n	8004a92 <ACC_throttel_Handller_TASK+0x72>

					ACC_FROM_ADC_TO_DAC((ADC_SAVED/2));
 8004a84:	88bb      	ldrh	r3, [r7, #4]
 8004a86:	085b      	lsrs	r3, r3, #1
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f7ff ff24 	bl	80048d8 <ACC_FROM_ADC_TO_DAC>
 8004a90:	e7cd      	b.n	8004a2e <ACC_throttel_Handller_TASK+0xe>
				}else if(ACC_ACTION ==ACC_CAR_GO){
 8004a92:	4b1a      	ldr	r3, [pc, #104]	; (8004afc <ACC_throttel_Handller_TASK+0xdc>)
 8004a94:	781b      	ldrb	r3, [r3, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1c9      	bne.n	8004a2e <ACC_throttel_Handller_TASK+0xe>
					ACC_FROM_ADC_TO_DAC(ADC_SAVED);
 8004a9a:	88bb      	ldrh	r3, [r7, #4]
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7ff ff1b 	bl	80048d8 <ACC_FROM_ADC_TO_DAC>
 8004aa2:	e7c4      	b.n	8004a2e <ACC_throttel_Handller_TASK+0xe>

				}
			}


		}else if(ACC_ST==ACC_OFF){
 8004aa4:	4b12      	ldr	r3, [pc, #72]	; (8004af0 <ACC_throttel_Handller_TASK+0xd0>)
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1c0      	bne.n	8004a2e <ACC_throttel_Handller_TASK+0xe>
			ACC_counter=0;
 8004aac:	2300      	movs	r3, #0
 8004aae:	71fb      	strb	r3, [r7, #7]
			if(ACC_ACTION ==ACC_CAR_STOP){
 8004ab0:	4b12      	ldr	r3, [pc, #72]	; (8004afc <ACC_throttel_Handller_TASK+0xdc>)
 8004ab2:	781b      	ldrb	r3, [r3, #0]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d103      	bne.n	8004ac0 <ACC_throttel_Handller_TASK+0xa0>
				ACC_FROM_ADC_TO_DAC(ACC_DAC_MIN_DECIMAL);
 8004ab8:	2040      	movs	r0, #64	; 0x40
 8004aba:	f7ff ff0d 	bl	80048d8 <ACC_FROM_ADC_TO_DAC>
 8004abe:	e7b6      	b.n	8004a2e <ACC_throttel_Handller_TASK+0xe>
			}else if(ACC_ACTION ==ACC_CAR_SLOW_DOWN){
 8004ac0:	4b0e      	ldr	r3, [pc, #56]	; (8004afc <ACC_throttel_Handller_TASK+0xdc>)
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d108      	bne.n	8004ada <ACC_throttel_Handller_TASK+0xba>
				ACC_FROM_ADC_TO_DAC((ACC_DICIMAL_VAL/2));
 8004ac8:	4b0b      	ldr	r3, [pc, #44]	; (8004af8 <ACC_throttel_Handller_TASK+0xd8>)
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	085b      	lsrs	r3, r3, #1
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7ff ff00 	bl	80048d8 <ACC_FROM_ADC_TO_DAC>
 8004ad8:	e7a9      	b.n	8004a2e <ACC_throttel_Handller_TASK+0xe>
			}else if(ACC_ACTION ==ACC_CAR_GO){
 8004ada:	4b08      	ldr	r3, [pc, #32]	; (8004afc <ACC_throttel_Handller_TASK+0xdc>)
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1a5      	bne.n	8004a2e <ACC_throttel_Handller_TASK+0xe>
				ACC_FROM_ADC_TO_DAC(ACC_DICIMAL_VAL);
 8004ae2:	4b05      	ldr	r3, [pc, #20]	; (8004af8 <ACC_throttel_Handller_TASK+0xd8>)
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	4618      	mov	r0, r3
 8004aea:	f7ff fef5 	bl	80048d8 <ACC_FROM_ADC_TO_DAC>
		if(ACC_ST==ACC_ON){
 8004aee:	e79e      	b.n	8004a2e <ACC_throttel_Handller_TASK+0xe>
 8004af0:	20004285 	.word	0x20004285
 8004af4:	20004286 	.word	0x20004286
 8004af8:	20004288 	.word	0x20004288
 8004afc:	20000049 	.word	0x20000049

08004b00 <ACC_STATE_READ_TASK>:
 * @param [out] - Void
 * @retval -
 * Note-
 */

void ACC_STATE_READ_TASK(){
 8004b00:	b580      	push	{r7, lr}
 8004b02:	af00      	add	r7, sp, #0
	while(1){

//		LUNA_dist();
		if(MCAL_Read_PIN(ACC_BOTTON_PORT, ACC_BOTTON_PIN)){
 8004b04:	2100      	movs	r1, #0
 8004b06:	4822      	ldr	r0, [pc, #136]	; (8004b90 <ACC_STATE_READ_TASK+0x90>)
 8004b08:	f7fe fa04 	bl	8002f14 <MCAL_Read_PIN>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00d      	beq.n	8004b2e <ACC_STATE_READ_TASK+0x2e>
			_TIM1_delay_ms(30);
 8004b12:	201e      	movs	r0, #30
 8004b14:	f7ff fa6c 	bl	8003ff0 <_TIM1_delay_ms>
			if(MCAL_Read_PIN(ACC_BOTTON_PORT, ACC_BOTTON_PIN)){
 8004b18:	2100      	movs	r1, #0
 8004b1a:	481d      	ldr	r0, [pc, #116]	; (8004b90 <ACC_STATE_READ_TASK+0x90>)
 8004b1c:	f7fe f9fa 	bl	8002f14 <MCAL_Read_PIN>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d006      	beq.n	8004b34 <ACC_STATE_READ_TASK+0x34>
				ACC_ST=1;
 8004b26:	4b1b      	ldr	r3, [pc, #108]	; (8004b94 <ACC_STATE_READ_TASK+0x94>)
 8004b28:	2201      	movs	r2, #1
 8004b2a:	701a      	strb	r2, [r3, #0]
 8004b2c:	e002      	b.n	8004b34 <ACC_STATE_READ_TASK+0x34>


			}
		}else{
			ACC_ST=0;
 8004b2e:	4b19      	ldr	r3, [pc, #100]	; (8004b94 <ACC_STATE_READ_TASK+0x94>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	701a      	strb	r2, [r3, #0]

		}
		ADC_read(ADC1,ACC_THROTTEL_CHx,&ACC_THROTTEL_DATA);
 8004b34:	4a18      	ldr	r2, [pc, #96]	; (8004b98 <ACC_STATE_READ_TASK+0x98>)
 8004b36:	2100      	movs	r1, #0
 8004b38:	4818      	ldr	r0, [pc, #96]	; (8004b9c <ACC_STATE_READ_TASK+0x9c>)
 8004b3a:	f7fd fb9d 	bl	8002278 <ADC_read>
		if(ACC_THROTTEL_DATA<ACC_TROTTEL_MIN_ADC_VAL){
 8004b3e:	4b16      	ldr	r3, [pc, #88]	; (8004b98 <ACC_STATE_READ_TASK+0x98>)
 8004b40:	881b      	ldrh	r3, [r3, #0]
 8004b42:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8004b46:	d203      	bcs.n	8004b50 <ACC_STATE_READ_TASK+0x50>
			ACC_DICIMAL_VAL=64;
 8004b48:	4b15      	ldr	r3, [pc, #84]	; (8004ba0 <ACC_STATE_READ_TASK+0xa0>)
 8004b4a:	2240      	movs	r2, #64	; 0x40
 8004b4c:	701a      	strb	r2, [r3, #0]
 8004b4e:	e7d9      	b.n	8004b04 <ACC_STATE_READ_TASK+0x4>
		}else if(ACC_THROTTEL_DATA>ACC_TROTTEL_Max_ADC_VAL){
 8004b50:	4b11      	ldr	r3, [pc, #68]	; (8004b98 <ACC_STATE_READ_TASK+0x98>)
 8004b52:	881b      	ldrh	r3, [r3, #0]
 8004b54:	f640 1206 	movw	r2, #2310	; 0x906
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d903      	bls.n	8004b64 <ACC_STATE_READ_TASK+0x64>
			ACC_DICIMAL_VAL=255;
 8004b5c:	4b10      	ldr	r3, [pc, #64]	; (8004ba0 <ACC_STATE_READ_TASK+0xa0>)
 8004b5e:	22ff      	movs	r2, #255	; 0xff
 8004b60:	701a      	strb	r2, [r3, #0]
 8004b62:	e7cf      	b.n	8004b04 <ACC_STATE_READ_TASK+0x4>
		else{
			//		uint32_t step1=((uint32_t)(ACC_THROTTEL_DATA-ACC_TROTTEL_MIN_ADC_VAL)*(ACC_DAC_MAX_DECIMAL-ACC_DAC_MIN_DECIMAL)); //884.3
			//		uint32_t step2=(ACC_TROTTEL_Max_ADC_VAL-ACC_TROTTEL_MIN_ADC_VAL);//1539
			//		uint32_t step3=(step1/step2);
			//		ACC_DICIMAL_VAL=step3+ACC_DAC_MIN_DECIMAL;
			ACC_DICIMAL_VAL=((((ACC_THROTTEL_DATA-ACC_TROTTEL_MIN_ADC_VAL)*(ACC_DAC_MAX_DECIMAL-ACC_DAC_MIN_DECIMAL))/(ACC_TROTTEL_Max_ADC_VAL-ACC_TROTTEL_MIN_ADC_VAL))+ACC_DAC_MIN_DECIMAL);
 8004b64:	4b0c      	ldr	r3, [pc, #48]	; (8004b98 <ACC_STATE_READ_TASK+0x98>)
 8004b66:	881b      	ldrh	r3, [r3, #0]
 8004b68:	f5a3 6296 	sub.w	r2, r3, #1200	; 0x4b0
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	005b      	lsls	r3, r3, #1
 8004b70:	4413      	add	r3, r2
 8004b72:	019b      	lsls	r3, r3, #6
 8004b74:	1a9b      	subs	r3, r3, r2
 8004b76:	4a0b      	ldr	r2, [pc, #44]	; (8004ba4 <ACC_STATE_READ_TASK+0xa4>)
 8004b78:	fb82 1203 	smull	r1, r2, r2, r3
 8004b7c:	441a      	add	r2, r3
 8004b7e:	1292      	asrs	r2, r2, #10
 8004b80:	17db      	asrs	r3, r3, #31
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	3340      	adds	r3, #64	; 0x40
 8004b88:	b2da      	uxtb	r2, r3
 8004b8a:	4b05      	ldr	r3, [pc, #20]	; (8004ba0 <ACC_STATE_READ_TASK+0xa0>)
 8004b8c:	701a      	strb	r2, [r3, #0]
		if(MCAL_Read_PIN(ACC_BOTTON_PORT, ACC_BOTTON_PIN)){
 8004b8e:	e7b9      	b.n	8004b04 <ACC_STATE_READ_TASK+0x4>
 8004b90:	40010c00 	.word	0x40010c00
 8004b94:	20004285 	.word	0x20004285
 8004b98:	20004286 	.word	0x20004286
 8004b9c:	40012400 	.word	0x40012400
 8004ba0:	20004288 	.word	0x20004288
 8004ba4:	ec2a6fa1 	.word	0xec2a6fa1

08004ba8 <TFT_Handller_TASK>:
 * @param [out] - Void
 * @retval -
 * Note- it must to change the Priority of this task while sending the data to TFT screen to make sure
 * that there is no data corruption
 */
void TFT_Handller_TASK(){
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	af00      	add	r7, sp, #0
	while(1){
		//	  if(GR_TSR_FLAG_OLED_send !=0x99){
		vTaskPrioritySet(TSR_Handller_TASK_Handle,4);
 8004bac:	4b10      	ldr	r3, [pc, #64]	; (8004bf0 <TFT_Handller_TASK+0x48>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2104      	movs	r1, #4
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7fb fc94 	bl	80004e0 <vTaskPrioritySet>
		TFT_send_ACC_image(HALL_EFFECT_KM_H);
 8004bb8:	4b0e      	ldr	r3, [pc, #56]	; (8004bf4 <TFT_Handller_TASK+0x4c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7fd f828 	bl	8001c14 <TFT_send_ACC_image>
		TFT_send_TSR_image(GR_TSR_FLAG_OLED_send);
 8004bc4:	4b0c      	ldr	r3, [pc, #48]	; (8004bf8 <TFT_Handller_TASK+0x50>)
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f7fc ffbf 	bl	8001b4c <TFT_send_TSR_image>
		TFT_cruise_control_ICON_Print(ACC_ST);
 8004bce:	4b0b      	ldr	r3, [pc, #44]	; (8004bfc <TFT_Handller_TASK+0x54>)
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f7fc ff72 	bl	8001abc <TFT_cruise_control_ICON_Print>
		TFT_HOD_ICON_Print(DMS_DATA);
 8004bd8:	4b09      	ldr	r3, [pc, #36]	; (8004c00 <TFT_Handller_TASK+0x58>)
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7fc ff91 	bl	8001b04 <TFT_HOD_ICON_Print>
		vTaskPrioritySet(TSR_Handller_TASK_Handle,2);
 8004be2:	4b03      	ldr	r3, [pc, #12]	; (8004bf0 <TFT_Handller_TASK+0x48>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2102      	movs	r1, #2
 8004be8:	4618      	mov	r0, r3
 8004bea:	f7fb fc79 	bl	80004e0 <vTaskPrioritySet>
		vTaskPrioritySet(TSR_Handller_TASK_Handle,4);
 8004bee:	e7dd      	b.n	8004bac <TFT_Handller_TASK+0x4>
 8004bf0:	20004298 	.word	0x20004298
 8004bf4:	20004274 	.word	0x20004274
 8004bf8:	2000427a 	.word	0x2000427a
 8004bfc:	20004285 	.word	0x20004285
 8004c00:	2000428d 	.word	0x2000428d

08004c04 <TSR_call_Back>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void TSR_call_Back(void){
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0
	PC_Uart_Flag=  MCAL_USART_ReciveData(TSR_UART_INSTANT);
 8004c08:	48a3      	ldr	r0, [pc, #652]	; (8004e98 <TSR_call_Back+0x294>)
 8004c0a:	f7ff fbb5 	bl	8004378 <MCAL_USART_ReciveData>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	4ba2      	ldr	r3, [pc, #648]	; (8004e9c <TSR_call_Back+0x298>)
 8004c14:	701a      	strb	r2, [r3, #0]



	switch(PC_Uart_Flag){
 8004c16:	4ba1      	ldr	r3, [pc, #644]	; (8004e9c <TSR_call_Back+0x298>)
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	3b23      	subs	r3, #35	; 0x23
 8004c1c:	2b1d      	cmp	r3, #29
 8004c1e:	d860      	bhi.n	8004ce2 <TSR_call_Back+0xde>
 8004c20:	a201      	add	r2, pc, #4	; (adr r2, 8004c28 <TSR_call_Back+0x24>)
 8004c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c26:	bf00      	nop
 8004c28:	08004ca1 	.word	0x08004ca1
 8004c2c:	08004ce3 	.word	0x08004ce3
 8004c30:	08004ce3 	.word	0x08004ce3
 8004c34:	08004cdb 	.word	0x08004cdb
 8004c38:	08004ce3 	.word	0x08004ce3
 8004c3c:	08004ce3 	.word	0x08004ce3
 8004c40:	08004ce3 	.word	0x08004ce3
 8004c44:	08004caf 	.word	0x08004caf
 8004c48:	08004cc5 	.word	0x08004cc5
 8004c4c:	08004ce3 	.word	0x08004ce3
 8004c50:	08004ce3 	.word	0x08004ce3
 8004c54:	08004ce3 	.word	0x08004ce3
 8004c58:	08004cb7 	.word	0x08004cb7
 8004c5c:	08004ce3 	.word	0x08004ce3
 8004c60:	08004ce3 	.word	0x08004ce3
 8004c64:	08004ce3 	.word	0x08004ce3
 8004c68:	08004ce3 	.word	0x08004ce3
 8004c6c:	08004ce3 	.word	0x08004ce3
 8004c70:	08004ce3 	.word	0x08004ce3
 8004c74:	08004ce3 	.word	0x08004ce3
 8004c78:	08004ce3 	.word	0x08004ce3
 8004c7c:	08004ce3 	.word	0x08004ce3
 8004c80:	08004ce3 	.word	0x08004ce3
 8004c84:	08004ce3 	.word	0x08004ce3
 8004c88:	08004ce3 	.word	0x08004ce3
 8004c8c:	08004ce3 	.word	0x08004ce3
 8004c90:	08004ce3 	.word	0x08004ce3
 8004c94:	08004ce3 	.word	0x08004ce3
 8004c98:	08004ce3 	.word	0x08004ce3
 8004c9c:	08004ccd 	.word	0x08004ccd
	case '#':
		TSR_START_Flag=1;
 8004ca0:	4b7f      	ldr	r3, [pc, #508]	; (8004ea0 <TSR_call_Back+0x29c>)
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	701a      	strb	r2, [r3, #0]
		TSR_END_Flag=0;
 8004ca6:	4b7f      	ldr	r3, [pc, #508]	; (8004ea4 <TSR_call_Back+0x2a0>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	701a      	strb	r2, [r3, #0]
		break;
 8004cac:	e019      	b.n	8004ce2 <TSR_call_Back+0xde>
	case '*':
		TSR_END_Flag=1;
 8004cae:	4b7d      	ldr	r3, [pc, #500]	; (8004ea4 <TSR_call_Back+0x2a0>)
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	701a      	strb	r2, [r3, #0]
		break;
 8004cb4:	e015      	b.n	8004ce2 <TSR_call_Back+0xde>
	case 0x2F:
		FACE_START_Flag=1;
 8004cb6:	4b7c      	ldr	r3, [pc, #496]	; (8004ea8 <TSR_call_Back+0x2a4>)
 8004cb8:	2201      	movs	r2, #1
 8004cba:	701a      	strb	r2, [r3, #0]
		FACE_END_Flag=0;
 8004cbc:	4b7b      	ldr	r3, [pc, #492]	; (8004eac <TSR_call_Back+0x2a8>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	701a      	strb	r2, [r3, #0]
		break;
 8004cc2:	e00e      	b.n	8004ce2 <TSR_call_Back+0xde>
	case 0x2B:
		FACE_END_Flag=1;
 8004cc4:	4b79      	ldr	r3, [pc, #484]	; (8004eac <TSR_call_Back+0x2a8>)
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	701a      	strb	r2, [r3, #0]
		break;
 8004cca:	e00a      	b.n	8004ce2 <TSR_call_Back+0xde>

	case '@':
		DMS_START_OF_FRAME=1;
 8004ccc:	4b78      	ldr	r3, [pc, #480]	; (8004eb0 <TSR_call_Back+0x2ac>)
 8004cce:	2201      	movs	r2, #1
 8004cd0:	701a      	strb	r2, [r3, #0]
		DMS_END_OF_FRAME=0;
 8004cd2:	4b78      	ldr	r3, [pc, #480]	; (8004eb4 <TSR_call_Back+0x2b0>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	701a      	strb	r2, [r3, #0]
		break;
 8004cd8:	e003      	b.n	8004ce2 <TSR_call_Back+0xde>
	case '&':
		DMS_END_OF_FRAME=1;
 8004cda:	4b76      	ldr	r3, [pc, #472]	; (8004eb4 <TSR_call_Back+0x2b0>)
 8004cdc:	2201      	movs	r2, #1
 8004cde:	701a      	strb	r2, [r3, #0]
		break;
 8004ce0:	bf00      	nop

	////////////////////////////////////////////////////////////////////
	////////////////////////////////////////////////////////////////////
	////////////////////////////////////////////////////////////////////

	if (FACE_START_Flag){
 8004ce2:	4b71      	ldr	r3, [pc, #452]	; (8004ea8 <TSR_call_Back+0x2a4>)
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d043      	beq.n	8004d72 <TSR_call_Back+0x16e>
		if(PC_Counter ==0)
 8004cea:	4b73      	ldr	r3, [pc, #460]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d102      	bne.n	8004cf8 <TSR_call_Back+0xf4>
			PC_Uart_Flag=0;
 8004cf2:	4b6a      	ldr	r3, [pc, #424]	; (8004e9c <TSR_call_Back+0x298>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	701a      	strb	r2, [r3, #0]

		if(FACE_END_Flag ==0){
 8004cf8:	4b6c      	ldr	r3, [pc, #432]	; (8004eac <TSR_call_Back+0x2a8>)
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d112      	bne.n	8004d26 <TSR_call_Back+0x122>
			GR_FACE_FLAG_ = (GR_FACE_FLAG_<<8)| PC_Uart_Flag;
 8004d00:	4b6e      	ldr	r3, [pc, #440]	; (8004ebc <TSR_call_Back+0x2b8>)
 8004d02:	881b      	ldrh	r3, [r3, #0]
 8004d04:	021b      	lsls	r3, r3, #8
 8004d06:	b21a      	sxth	r2, r3
 8004d08:	4b64      	ldr	r3, [pc, #400]	; (8004e9c <TSR_call_Back+0x298>)
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	b21b      	sxth	r3, r3
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	b21b      	sxth	r3, r3
 8004d12:	b29a      	uxth	r2, r3
 8004d14:	4b69      	ldr	r3, [pc, #420]	; (8004ebc <TSR_call_Back+0x2b8>)
 8004d16:	801a      	strh	r2, [r3, #0]
			PC_Counter++;
 8004d18:	4b67      	ldr	r3, [pc, #412]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	b2da      	uxtb	r2, r3
 8004d20:	4b65      	ldr	r3, [pc, #404]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004d22:	701a      	strb	r2, [r3, #0]
 8004d24:	e025      	b.n	8004d72 <TSR_call_Back+0x16e>
			 * 0x0000 | 0x2F =0x
			 *
			 * */

		}else{
			GR_FACE_FLAG_ &=0x0F0F;
 8004d26:	4b65      	ldr	r3, [pc, #404]	; (8004ebc <TSR_call_Back+0x2b8>)
 8004d28:	881a      	ldrh	r2, [r3, #0]
 8004d2a:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004d2e:	4013      	ands	r3, r2
 8004d30:	b29a      	uxth	r2, r3
 8004d32:	4b62      	ldr	r3, [pc, #392]	; (8004ebc <TSR_call_Back+0x2b8>)
 8004d34:	801a      	strh	r2, [r3, #0]
			GR_FACE_FLAG_send = ((GR_FACE_FLAG_ &0x0F00)>>4) |((GR_FACE_FLAG_&0x000F));
 8004d36:	4b61      	ldr	r3, [pc, #388]	; (8004ebc <TSR_call_Back+0x2b8>)
 8004d38:	881b      	ldrh	r3, [r3, #0]
 8004d3a:	111b      	asrs	r3, r3, #4
 8004d3c:	b25b      	sxtb	r3, r3
 8004d3e:	f023 030f 	bic.w	r3, r3, #15
 8004d42:	b25a      	sxtb	r2, r3
 8004d44:	4b5d      	ldr	r3, [pc, #372]	; (8004ebc <TSR_call_Back+0x2b8>)
 8004d46:	881b      	ldrh	r3, [r3, #0]
 8004d48:	b25b      	sxtb	r3, r3
 8004d4a:	f003 030f 	and.w	r3, r3, #15
 8004d4e:	b25b      	sxtb	r3, r3
 8004d50:	4313      	orrs	r3, r2
 8004d52:	b25b      	sxtb	r3, r3
 8004d54:	b2da      	uxtb	r2, r3
 8004d56:	4b5a      	ldr	r3, [pc, #360]	; (8004ec0 <TSR_call_Back+0x2bc>)
 8004d58:	701a      	strb	r2, [r3, #0]
			GR_FACE_FLAG_=0;
 8004d5a:	4b58      	ldr	r3, [pc, #352]	; (8004ebc <TSR_call_Back+0x2b8>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	801a      	strh	r2, [r3, #0]

			///////////////
			FACE_START_Flag=0;
 8004d60:	4b51      	ldr	r3, [pc, #324]	; (8004ea8 <TSR_call_Back+0x2a4>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	701a      	strb	r2, [r3, #0]
			FACE_END_Flag=0;
 8004d66:	4b51      	ldr	r3, [pc, #324]	; (8004eac <TSR_call_Back+0x2a8>)
 8004d68:	2200      	movs	r2, #0
 8004d6a:	701a      	strb	r2, [r3, #0]
			PC_Counter=0;
 8004d6c:	4b52      	ldr	r3, [pc, #328]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004d6e:	2200      	movs	r2, #0
 8004d70:	701a      	strb	r2, [r3, #0]
		}
	}
	////////////////////////////////////////////////////////////////////
	////////////////////////////////////////////////////////////////////
	////////////////////////////////////////////////////////////////////
	if(TSR_START_Flag){
 8004d72:	4b4b      	ldr	r3, [pc, #300]	; (8004ea0 <TSR_call_Back+0x29c>)
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d043      	beq.n	8004e02 <TSR_call_Back+0x1fe>
		if(PC_Counter ==0)
 8004d7a:	4b4f      	ldr	r3, [pc, #316]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d102      	bne.n	8004d88 <TSR_call_Back+0x184>
			PC_Uart_Flag=0;
 8004d82:	4b46      	ldr	r3, [pc, #280]	; (8004e9c <TSR_call_Back+0x298>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	701a      	strb	r2, [r3, #0]

		if(TSR_END_Flag ==0){
 8004d88:	4b46      	ldr	r3, [pc, #280]	; (8004ea4 <TSR_call_Back+0x2a0>)
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d112      	bne.n	8004db6 <TSR_call_Back+0x1b2>
			GR_TSR_FLAG_OLED = (GR_TSR_FLAG_OLED<<8)| PC_Uart_Flag;
 8004d90:	4b4c      	ldr	r3, [pc, #304]	; (8004ec4 <TSR_call_Back+0x2c0>)
 8004d92:	881b      	ldrh	r3, [r3, #0]
 8004d94:	021b      	lsls	r3, r3, #8
 8004d96:	b21a      	sxth	r2, r3
 8004d98:	4b40      	ldr	r3, [pc, #256]	; (8004e9c <TSR_call_Back+0x298>)
 8004d9a:	781b      	ldrb	r3, [r3, #0]
 8004d9c:	b21b      	sxth	r3, r3
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	b21b      	sxth	r3, r3
 8004da2:	b29a      	uxth	r2, r3
 8004da4:	4b47      	ldr	r3, [pc, #284]	; (8004ec4 <TSR_call_Back+0x2c0>)
 8004da6:	801a      	strh	r2, [r3, #0]
			PC_Counter++;
 8004da8:	4b43      	ldr	r3, [pc, #268]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	3301      	adds	r3, #1
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	4b41      	ldr	r3, [pc, #260]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004db2:	701a      	strb	r2, [r3, #0]
 8004db4:	e025      	b.n	8004e02 <TSR_call_Back+0x1fe>


		}else{
			GR_TSR_FLAG_OLED &=0x0F0F;
 8004db6:	4b43      	ldr	r3, [pc, #268]	; (8004ec4 <TSR_call_Back+0x2c0>)
 8004db8:	881a      	ldrh	r2, [r3, #0]
 8004dba:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	4b40      	ldr	r3, [pc, #256]	; (8004ec4 <TSR_call_Back+0x2c0>)
 8004dc4:	801a      	strh	r2, [r3, #0]
			GR_TSR_FLAG_OLED_send = ((GR_TSR_FLAG_OLED &0x0F00)>>4) |((GR_TSR_FLAG_OLED&0x000F));
 8004dc6:	4b3f      	ldr	r3, [pc, #252]	; (8004ec4 <TSR_call_Back+0x2c0>)
 8004dc8:	881b      	ldrh	r3, [r3, #0]
 8004dca:	111b      	asrs	r3, r3, #4
 8004dcc:	b25b      	sxtb	r3, r3
 8004dce:	f023 030f 	bic.w	r3, r3, #15
 8004dd2:	b25a      	sxtb	r2, r3
 8004dd4:	4b3b      	ldr	r3, [pc, #236]	; (8004ec4 <TSR_call_Back+0x2c0>)
 8004dd6:	881b      	ldrh	r3, [r3, #0]
 8004dd8:	b25b      	sxtb	r3, r3
 8004dda:	f003 030f 	and.w	r3, r3, #15
 8004dde:	b25b      	sxtb	r3, r3
 8004de0:	4313      	orrs	r3, r2
 8004de2:	b25b      	sxtb	r3, r3
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	4b38      	ldr	r3, [pc, #224]	; (8004ec8 <TSR_call_Back+0x2c4>)
 8004de8:	701a      	strb	r2, [r3, #0]
			GR_TSR_FLAG_OLED=0;
 8004dea:	4b36      	ldr	r3, [pc, #216]	; (8004ec4 <TSR_call_Back+0x2c0>)
 8004dec:	2200      	movs	r2, #0
 8004dee:	801a      	strh	r2, [r3, #0]
			///////////////
			TSR_END_Flag=0;
 8004df0:	4b2c      	ldr	r3, [pc, #176]	; (8004ea4 <TSR_call_Back+0x2a0>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	701a      	strb	r2, [r3, #0]
			TSR_START_Flag=0;
 8004df6:	4b2a      	ldr	r3, [pc, #168]	; (8004ea0 <TSR_call_Back+0x29c>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	701a      	strb	r2, [r3, #0]
			PC_Counter=0;
 8004dfc:	4b2e      	ldr	r3, [pc, #184]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	701a      	strb	r2, [r3, #0]
		}
	}
	////////////////////////////////////////////////////////////////////
	////////////////////////////////////////////////////////////////////
	////////////////////////////////////////////////////////////////////
	if(DMS_START_OF_FRAME){
 8004e02:	4b2b      	ldr	r3, [pc, #172]	; (8004eb0 <TSR_call_Back+0x2ac>)
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d043      	beq.n	8004e92 <TSR_call_Back+0x28e>
		if(PC_Counter ==0)
 8004e0a:	4b2b      	ldr	r3, [pc, #172]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d102      	bne.n	8004e18 <TSR_call_Back+0x214>
			PC_Uart_Flag=0;
 8004e12:	4b22      	ldr	r3, [pc, #136]	; (8004e9c <TSR_call_Back+0x298>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	701a      	strb	r2, [r3, #0]

		if(DMS_END_OF_FRAME ==0){
 8004e18:	4b26      	ldr	r3, [pc, #152]	; (8004eb4 <TSR_call_Back+0x2b0>)
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d112      	bne.n	8004e46 <TSR_call_Back+0x242>
			GR_DMS_FLAG_ = (GR_DMS_FLAG_<<8)| PC_Uart_Flag;
 8004e20:	4b2a      	ldr	r3, [pc, #168]	; (8004ecc <TSR_call_Back+0x2c8>)
 8004e22:	881b      	ldrh	r3, [r3, #0]
 8004e24:	021b      	lsls	r3, r3, #8
 8004e26:	b21a      	sxth	r2, r3
 8004e28:	4b1c      	ldr	r3, [pc, #112]	; (8004e9c <TSR_call_Back+0x298>)
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	b21b      	sxth	r3, r3
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	b21b      	sxth	r3, r3
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	4b25      	ldr	r3, [pc, #148]	; (8004ecc <TSR_call_Back+0x2c8>)
 8004e36:	801a      	strh	r2, [r3, #0]
			PC_Counter++;
 8004e38:	4b1f      	ldr	r3, [pc, #124]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004e3a:	781b      	ldrb	r3, [r3, #0]
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	4b1d      	ldr	r3, [pc, #116]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004e42:	701a      	strb	r2, [r3, #0]





}
 8004e44:	e025      	b.n	8004e92 <TSR_call_Back+0x28e>
			GR_DMS_FLAG_ &=0x0F0F;
 8004e46:	4b21      	ldr	r3, [pc, #132]	; (8004ecc <TSR_call_Back+0x2c8>)
 8004e48:	881a      	ldrh	r2, [r3, #0]
 8004e4a:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004e4e:	4013      	ands	r3, r2
 8004e50:	b29a      	uxth	r2, r3
 8004e52:	4b1e      	ldr	r3, [pc, #120]	; (8004ecc <TSR_call_Back+0x2c8>)
 8004e54:	801a      	strh	r2, [r3, #0]
			GR_DMS_FLAG_send = ((GR_DMS_FLAG_ &0x0F00)>>4) |((GR_DMS_FLAG_&0x000F));
 8004e56:	4b1d      	ldr	r3, [pc, #116]	; (8004ecc <TSR_call_Back+0x2c8>)
 8004e58:	881b      	ldrh	r3, [r3, #0]
 8004e5a:	111b      	asrs	r3, r3, #4
 8004e5c:	b25b      	sxtb	r3, r3
 8004e5e:	f023 030f 	bic.w	r3, r3, #15
 8004e62:	b25a      	sxtb	r2, r3
 8004e64:	4b19      	ldr	r3, [pc, #100]	; (8004ecc <TSR_call_Back+0x2c8>)
 8004e66:	881b      	ldrh	r3, [r3, #0]
 8004e68:	b25b      	sxtb	r3, r3
 8004e6a:	f003 030f 	and.w	r3, r3, #15
 8004e6e:	b25b      	sxtb	r3, r3
 8004e70:	4313      	orrs	r3, r2
 8004e72:	b25b      	sxtb	r3, r3
 8004e74:	b2da      	uxtb	r2, r3
 8004e76:	4b16      	ldr	r3, [pc, #88]	; (8004ed0 <TSR_call_Back+0x2cc>)
 8004e78:	701a      	strb	r2, [r3, #0]
			GR_DMS_FLAG_=0;
 8004e7a:	4b14      	ldr	r3, [pc, #80]	; (8004ecc <TSR_call_Back+0x2c8>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	801a      	strh	r2, [r3, #0]
			DMS_START_OF_FRAME=0;
 8004e80:	4b0b      	ldr	r3, [pc, #44]	; (8004eb0 <TSR_call_Back+0x2ac>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	701a      	strb	r2, [r3, #0]
			DMS_END_OF_FRAME=0;
 8004e86:	4b0b      	ldr	r3, [pc, #44]	; (8004eb4 <TSR_call_Back+0x2b0>)
 8004e88:	2200      	movs	r2, #0
 8004e8a:	701a      	strb	r2, [r3, #0]
			PC_Counter=0;
 8004e8c:	4b0a      	ldr	r3, [pc, #40]	; (8004eb8 <TSR_call_Back+0x2b4>)
 8004e8e:	2200      	movs	r2, #0
 8004e90:	701a      	strb	r2, [r3, #0]
}
 8004e92:	bf00      	nop
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	40013800 	.word	0x40013800
 8004e9c:	2000427c 	.word	0x2000427c
 8004ea0:	2000427d 	.word	0x2000427d
 8004ea4:	2000427e 	.word	0x2000427e
 8004ea8:	2000427f 	.word	0x2000427f
 8004eac:	20004280 	.word	0x20004280
 8004eb0:	2000428e 	.word	0x2000428e
 8004eb4:	2000428f 	.word	0x2000428f
 8004eb8:	2000427b 	.word	0x2000427b
 8004ebc:	20004282 	.word	0x20004282
 8004ec0:	20004284 	.word	0x20004284
 8004ec4:	20004278 	.word	0x20004278
 8004ec8:	2000427a 	.word	0x2000427a
 8004ecc:	20004290 	.word	0x20004290
 8004ed0:	20004292 	.word	0x20004292

08004ed4 <TSR_init>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void TSR_init(void){
 8004ed4:	b590      	push	{r4, r7, lr}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
	USART_Config_t UART1_CON={115200,EGHIT_BITS,Parity_DISABLE,Interrupt,ONE_STOP_BIT,Disabled,Asynchronous,TSR_call_Back};
 8004eda:	4b07      	ldr	r3, [pc, #28]	; (8004ef8 <TSR_init+0x24>)
 8004edc:	463c      	mov	r4, r7
 8004ede:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ee0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	MCAL_USART_init(TSR_UART_INSTANT, &UART1_CON);
 8004ee4:	463b      	mov	r3, r7
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	4804      	ldr	r0, [pc, #16]	; (8004efc <TSR_init+0x28>)
 8004eea:	f7ff f899 	bl	8004020 <MCAL_USART_init>
}
 8004eee:	bf00      	nop
 8004ef0:	3714      	adds	r7, #20
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd90      	pop	{r4, r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	080053d0 	.word	0x080053d0
 8004efc:	40013800 	.word	0x40013800

08004f00 <CAR_ON_Handler>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void CAR_ON_Handler(){
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af04      	add	r7, sp, #16
	CAR_login_counter=0;
 8004f06:	4b26      	ldr	r3, [pc, #152]	; (8004fa0 <CAR_ON_Handler+0xa0>)
 8004f08:	2200      	movs	r2, #0
 8004f0a:	701a      	strb	r2, [r3, #0]
	if((MCAL_Read_PIN(CONTACT_BOTTON_PORT, CONTACT_BOTTON_PIN)==0) ){
 8004f0c:	2101      	movs	r1, #1
 8004f0e:	4825      	ldr	r0, [pc, #148]	; (8004fa4 <CAR_ON_Handler+0xa4>)
 8004f10:	f7fe f800 	bl	8002f14 <MCAL_Read_PIN>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d13f      	bne.n	8004f9a <CAR_ON_Handler+0x9a>
		_TIM1_delay_ms(30); //depouncing delay
 8004f1a:	201e      	movs	r0, #30
 8004f1c:	f7ff f868 	bl	8003ff0 <_TIM1_delay_ms>
		if((MCAL_Read_PIN(CONTACT_BOTTON_PORT, CONTACT_BOTTON_PIN)==0) ){
 8004f20:	2101      	movs	r1, #1
 8004f22:	4820      	ldr	r0, [pc, #128]	; (8004fa4 <CAR_ON_Handler+0xa4>)
 8004f24:	f7fd fff6 	bl	8002f14 <MCAL_Read_PIN>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d135      	bne.n	8004f9a <CAR_ON_Handler+0x9a>

			if(CAR_ON_counter ==1 &&GR_FACE_FLAG_send !=0x99&&GR_FACE_FLAG_send !=0x00){
 8004f2e:	4b1e      	ldr	r3, [pc, #120]	; (8004fa8 <CAR_ON_Handler+0xa8>)
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d131      	bne.n	8004f9a <CAR_ON_Handler+0x9a>
 8004f36:	4b1d      	ldr	r3, [pc, #116]	; (8004fac <CAR_ON_Handler+0xac>)
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b99      	cmp	r3, #153	; 0x99
 8004f3c:	d02d      	beq.n	8004f9a <CAR_ON_Handler+0x9a>
 8004f3e:	4b1b      	ldr	r3, [pc, #108]	; (8004fac <CAR_ON_Handler+0xac>)
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d029      	beq.n	8004f9a <CAR_ON_Handler+0x9a>

				CAR_ON_counter=0;
 8004f46:	4b18      	ldr	r3, [pc, #96]	; (8004fa8 <CAR_ON_Handler+0xa8>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	701a      	strb	r2, [r3, #0]
				GR_FACE_FLAG_send=0;
 8004f4c:	4b17      	ldr	r3, [pc, #92]	; (8004fac <CAR_ON_Handler+0xac>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	701a      	strb	r2, [r3, #0]
				CAR_login_counter=0;
 8004f52:	4b13      	ldr	r3, [pc, #76]	; (8004fa0 <CAR_ON_Handler+0xa0>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	701a      	strb	r2, [r3, #0]
				DMS__zero_COUNTER=0;
 8004f58:	4b15      	ldr	r3, [pc, #84]	; (8004fb0 <CAR_ON_Handler+0xb0>)
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	701a      	strb	r2, [r3, #0]
				DMS__one_COUNTER=0;
 8004f5e:	4b15      	ldr	r3, [pc, #84]	; (8004fb4 <CAR_ON_Handler+0xb4>)
 8004f60:	2200      	movs	r2, #0
 8004f62:	701a      	strb	r2, [r3, #0]
				//UART SEND
				TFT_SET_BACKGROUND(0,159,0,127,0xff,0xff,0xff);
 8004f64:	23ff      	movs	r3, #255	; 0xff
 8004f66:	9302      	str	r3, [sp, #8]
 8004f68:	23ff      	movs	r3, #255	; 0xff
 8004f6a:	9301      	str	r3, [sp, #4]
 8004f6c:	23ff      	movs	r3, #255	; 0xff
 8004f6e:	9300      	str	r3, [sp, #0]
 8004f70:	237f      	movs	r3, #127	; 0x7f
 8004f72:	2200      	movs	r2, #0
 8004f74:	219f      	movs	r1, #159	; 0x9f
 8004f76:	2000      	movs	r0, #0
 8004f78:	f7fc fcc1 	bl	80018fe <TFT_SET_BACKGROUND>
//
				ACC_FROM_ADC_TO_DAC(ACC_DAC_MIN_DECIMAL);
 8004f7c:	2040      	movs	r0, #64	; 0x40
 8004f7e:	f7ff fcab 	bl	80048d8 <ACC_FROM_ADC_TO_DAC>
				MCAL_USART_SendData(TSR_UART_INSTANT,CAR_OFF_FLAG);
 8004f82:	2133      	movs	r1, #51	; 0x33
 8004f84:	480c      	ldr	r0, [pc, #48]	; (8004fb8 <CAR_ON_Handler+0xb8>)
 8004f86:	f7ff f9b7 	bl	80042f8 <MCAL_USART_SendData>
				_TIM1_delay_ms(30);
 8004f8a:	201e      	movs	r0, #30
 8004f8c:	f7ff f830 	bl	8003ff0 <_TIM1_delay_ms>

				vTaskResume(FACE_ID_TASK_Handle);
 8004f90:	4b0a      	ldr	r3, [pc, #40]	; (8004fbc <CAR_ON_Handler+0xbc>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4618      	mov	r0, r3
 8004f96:	f7fb fc17 	bl	80007c8 <vTaskResume>
		}

	}


}
 8004f9a:	bf00      	nop
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	2000428a 	.word	0x2000428a
 8004fa4:	40010c00 	.word	0x40010c00
 8004fa8:	20004289 	.word	0x20004289
 8004fac:	20004284 	.word	0x20004284
 8004fb0:	2000428b 	.word	0x2000428b
 8004fb4:	2000428c 	.word	0x2000428c
 8004fb8:	40013800 	.word	0x40013800
 8004fbc:	20004294 	.word	0x20004294

08004fc0 <CAR_ON_init>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void CAR_ON_init(){
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b08a      	sub	sp, #40	; 0x28
 8004fc4:	af00      	add	r7, sp, #0
	EXTI_config_t CAR_BOTTON_SITTING={EXT1PB1,FALLING,ENABLE,CAR_ON_Handler};
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	82bb      	strh	r3, [r7, #20]
 8004fca:	4b11      	ldr	r3, [pc, #68]	; (8005010 <CAR_ON_init+0x50>)
 8004fcc:	61bb      	str	r3, [r7, #24]
 8004fce:	2301      	movs	r3, #1
 8004fd0:	83bb      	strh	r3, [r7, #28]
 8004fd2:	2307      	movs	r3, #7
 8004fd4:	83fb      	strh	r3, [r7, #30]
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	f887 3020 	strb.w	r3, [r7, #32]
 8004fdc:	2301      	movs	r3, #1
 8004fde:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8004fe2:	4b0c      	ldr	r3, [pc, #48]	; (8005014 <CAR_ON_init+0x54>)
 8004fe4:	627b      	str	r3, [r7, #36]	; 0x24
	MCAL_EXTI_init(&CAR_BOTTON_SITTING);
 8004fe6:	f107 0314 	add.w	r3, r7, #20
 8004fea:	4618      	mov	r0, r3
 8004fec:	f7fd fc78 	bl	80028e0 <MCAL_EXTI_init>
	PIN_config pin={CONTACT_BOTTON_PIN,INPUT_PD};
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	607b      	str	r3, [r7, #4]
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	80bb      	strh	r3, [r7, #4]
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	71bb      	strb	r3, [r7, #6]
	MCAL_GPIO_init(CONTACT_BOTTON_PORT, &pin);
 8004ffc:	1d3b      	adds	r3, r7, #4
 8004ffe:	4619      	mov	r1, r3
 8005000:	4803      	ldr	r0, [pc, #12]	; (8005010 <CAR_ON_init+0x50>)
 8005002:	f7fd fe75 	bl	8002cf0 <MCAL_GPIO_init>
}
 8005006:	bf00      	nop
 8005008:	3728      	adds	r7, #40	; 0x28
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	40010c00 	.word	0x40010c00
 8005014:	08004f01 	.word	0x08004f01

08005018 <FACE_ID_TASK>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void FACE_ID_TASK(){
 8005018:	b580      	push	{r7, lr}
 800501a:	af00      	add	r7, sp, #0
	while(1){
//		_TIM1_delay_ms(500);
		if((MCAL_Read_PIN(CONTACT_BOTTON_PORT, CONTACT_BOTTON_PIN)==1) ){
 800501c:	2101      	movs	r1, #1
 800501e:	481c      	ldr	r0, [pc, #112]	; (8005090 <FACE_ID_TASK+0x78>)
 8005020:	f7fd ff78 	bl	8002f14 <MCAL_Read_PIN>
 8005024:	4603      	mov	r3, r0
 8005026:	2b01      	cmp	r3, #1
 8005028:	d1f8      	bne.n	800501c <FACE_ID_TASK+0x4>
			_TIM1_delay_ms(30); //depouncing delay
 800502a:	201e      	movs	r0, #30
 800502c:	f7fe ffe0 	bl	8003ff0 <_TIM1_delay_ms>
			if((MCAL_Read_PIN(CONTACT_BOTTON_PORT, CONTACT_BOTTON_PIN)==1) ){
 8005030:	2101      	movs	r1, #1
 8005032:	4817      	ldr	r0, [pc, #92]	; (8005090 <FACE_ID_TASK+0x78>)
 8005034:	f7fd ff6e 	bl	8002f14 <MCAL_Read_PIN>
 8005038:	4603      	mov	r3, r0
 800503a:	2b01      	cmp	r3, #1
 800503c:	d1ee      	bne.n	800501c <FACE_ID_TASK+0x4>
				//UART SEND

				if(CAR_login_counter==0){
 800503e:	4b15      	ldr	r3, [pc, #84]	; (8005094 <FACE_ID_TASK+0x7c>)
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d109      	bne.n	800505a <FACE_ID_TASK+0x42>
					MCAL_USART_SendData(TSR_UART_INSTANT,CAR_ON_FLAG);
 8005046:	2122      	movs	r1, #34	; 0x22
 8005048:	4813      	ldr	r0, [pc, #76]	; (8005098 <FACE_ID_TASK+0x80>)
 800504a:	f7ff f955 	bl	80042f8 <MCAL_USART_SendData>
					CAR_login_counter++;
 800504e:	4b11      	ldr	r3, [pc, #68]	; (8005094 <FACE_ID_TASK+0x7c>)
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	3301      	adds	r3, #1
 8005054:	b2da      	uxtb	r2, r3
 8005056:	4b0f      	ldr	r3, [pc, #60]	; (8005094 <FACE_ID_TASK+0x7c>)
 8005058:	701a      	strb	r2, [r3, #0]
				}

				if(GR_FACE_FLAG_send !=0x99 && GR_FACE_FLAG_send !=0x00){
 800505a:	4b10      	ldr	r3, [pc, #64]	; (800509c <FACE_ID_TASK+0x84>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	2b99      	cmp	r3, #153	; 0x99
 8005060:	d0dc      	beq.n	800501c <FACE_ID_TASK+0x4>
 8005062:	4b0e      	ldr	r3, [pc, #56]	; (800509c <FACE_ID_TASK+0x84>)
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d0d8      	beq.n	800501c <FACE_ID_TASK+0x4>
					CAR_ON_counter=1;
 800506a:	4b0d      	ldr	r3, [pc, #52]	; (80050a0 <FACE_ID_TASK+0x88>)
 800506c:	2201      	movs	r2, #1
 800506e:	701a      	strb	r2, [r3, #0]
					CAR_login_counter=0;
 8005070:	4b08      	ldr	r3, [pc, #32]	; (8005094 <FACE_ID_TASK+0x7c>)
 8005072:	2200      	movs	r2, #0
 8005074:	701a      	strb	r2, [r3, #0]

					TFT_Welcome_ICON_Print();
 8005076:	f7fc fce5 	bl	8001a44 <TFT_Welcome_ICON_Print>
					TFT_SPEED_ICON_Print();
 800507a:	f7fc fcc7 	bl	8001a0c <TFT_SPEED_ICON_Print>
					TFT_KM_H_ICON_Print();
 800507e:	f7fc fd0d 	bl	8001a9c <TFT_KM_H_ICON_Print>
					vTaskSuspend(FACE_ID_TASK_Handle);
 8005082:	4b08      	ldr	r3, [pc, #32]	; (80050a4 <FACE_ID_TASK+0x8c>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4618      	mov	r0, r3
 8005088:	f7fb faee 	bl	8000668 <vTaskSuspend>
		if((MCAL_Read_PIN(CONTACT_BOTTON_PORT, CONTACT_BOTTON_PIN)==1) ){
 800508c:	e7c6      	b.n	800501c <FACE_ID_TASK+0x4>
 800508e:	bf00      	nop
 8005090:	40010c00 	.word	0x40010c00
 8005094:	2000428a 	.word	0x2000428a
 8005098:	40013800 	.word	0x40013800
 800509c:	20004284 	.word	0x20004284
 80050a0:	20004289 	.word	0x20004289
 80050a4:	20004294 	.word	0x20004294

080050a8 <HW_init>:
 * @retval -
 * Note-
 */


void HW_init(){
 80050a8:	b580      	push	{r7, lr}
 80050aa:	af00      	add	r7, sp, #0
	Sys_Clk_init();
 80050ac:	f7ff fa5e 	bl	800456c <Sys_Clk_init>
	_TIM1_delay_ms(100);
 80050b0:	2064      	movs	r0, #100	; 0x64
 80050b2:	f7fe ff9d 	bl	8003ff0 <_TIM1_delay_ms>
	////////////*********TFT_init***************//////////////////
	TFT_init(RGB_5_6_5);
 80050b6:	2055      	movs	r0, #85	; 0x55
 80050b8:	f7fc fb08 	bl	80016cc <TFT_init>
	_TIM1_delay_ms(100);
 80050bc:	2064      	movs	r0, #100	; 0x64
 80050be:	f7fe ff97 	bl	8003ff0 <_TIM1_delay_ms>

	////////////*********TSR init***************//////////////////
	TSR_init();
 80050c2:	f7ff ff07 	bl	8004ed4 <TSR_init>
	_TIM1_delay_ms(100);
 80050c6:	2064      	movs	r0, #100	; 0x64
 80050c8:	f7fe ff92 	bl	8003ff0 <_TIM1_delay_ms>

	////////////*********ACC_throtel_init*********//////////////////
	ACC_throtel_init();
 80050cc:	f7ff fb70 	bl	80047b0 <ACC_throtel_init>
	_TIM1_delay_ms(100);
 80050d0:	2064      	movs	r0, #100	; 0x64
 80050d2:	f7fe ff8d 	bl	8003ff0 <_TIM1_delay_ms>

	////////////*********DAC init***************//////////////////
	ACC_DAC_init();
 80050d6:	f7ff fb9b 	bl	8004810 <ACC_DAC_init>
	_TIM1_delay_ms(100);
 80050da:	2064      	movs	r0, #100	; 0x64
 80050dc:	f7fe ff88 	bl	8003ff0 <_TIM1_delay_ms>

	////////////*********DMS_init***************//////////////////
	DMS_init();
 80050e0:	f7fc f8a2 	bl	8001228 <DMS_init>
	_TIM1_delay_ms(100);
 80050e4:	2064      	movs	r0, #100	; 0x64
 80050e6:	f7fe ff83 	bl	8003ff0 <_TIM1_delay_ms>

	////////////*********CAR_ON_init***************//////////////////
	CAR_ON_init();
 80050ea:	f7ff ff69 	bl	8004fc0 <CAR_ON_init>
	_TIM1_delay_ms(100);
 80050ee:	2064      	movs	r0, #100	; 0x64
 80050f0:	f7fe ff7e 	bl	8003ff0 <_TIM1_delay_ms>
	////////////*********HALL_EFECT_Init***************//////////////////

	HALL_EFECT_Init();
 80050f4:	f7ff faae 	bl	8004654 <HALL_EFECT_Init>
	_TIM1_delay_ms(100);
 80050f8:	2064      	movs	r0, #100	; 0x64
 80050fa:	f7fe ff79 	bl	8003ff0 <_TIM1_delay_ms>
	////////////*********LUNA_INIT***************//////////////////
	LUNA_INIT(CONTIOUS_RANGING_MODE,BYTE_9_CM);
 80050fe:	2100      	movs	r1, #0
 8005100:	2000      	movs	r0, #0
 8005102:	f7fc f9b9 	bl	8001478 <LUNA_INIT>
	_TIM1_delay_ms(100);
 8005106:	2064      	movs	r0, #100	; 0x64
 8005108:	f7fe ff72 	bl	8003ff0 <_TIM1_delay_ms>

}
 800510c:	bf00      	nop
 800510e:	bd80      	pop	{r7, pc}

08005110 <main>:
int main(void)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af02      	add	r7, sp, #8
//	_TIM1_delay_s(2);
	HW_init();
 8005116:	f7ff ffc7 	bl	80050a8 <HW_init>

	///////////////////////////
	if(xTaskCreate(ACC_throttel_Handller_TASK,"ACC_throttel_Handller_TASK",256,NULL,2,NULL)!=pdPASS ){
 800511a:	2300      	movs	r3, #0
 800511c:	9301      	str	r3, [sp, #4]
 800511e:	2302      	movs	r3, #2
 8005120:	9300      	str	r3, [sp, #0]
 8005122:	2300      	movs	r3, #0
 8005124:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005128:	492d      	ldr	r1, [pc, #180]	; (80051e0 <main+0xd0>)
 800512a:	482e      	ldr	r0, [pc, #184]	; (80051e4 <main+0xd4>)
 800512c:	f7fb f897 	bl	800025e <xTaskCreate>
 8005130:	4603      	mov	r3, r0
 8005132:	2b01      	cmp	r3, #1
 8005134:	d001      	beq.n	800513a <main+0x2a>
		Error_Handller();
 8005136:	f7ff fa15 	bl	8004564 <Error_Handller>
	}

	if(xTaskCreate(ACC_Handller_TASK,"ACC_Handller_TASK",256,NULL,2,NULL)!=pdPASS ){
 800513a:	2300      	movs	r3, #0
 800513c:	9301      	str	r3, [sp, #4]
 800513e:	2302      	movs	r3, #2
 8005140:	9300      	str	r3, [sp, #0]
 8005142:	2300      	movs	r3, #0
 8005144:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005148:	4927      	ldr	r1, [pc, #156]	; (80051e8 <main+0xd8>)
 800514a:	4828      	ldr	r0, [pc, #160]	; (80051ec <main+0xdc>)
 800514c:	f7fb f887 	bl	800025e <xTaskCreate>
 8005150:	4603      	mov	r3, r0
 8005152:	2b01      	cmp	r3, #1
 8005154:	d001      	beq.n	800515a <main+0x4a>
		Error_Handller();
 8005156:	f7ff fa05 	bl	8004564 <Error_Handller>
	}


	if(xTaskCreate(ACC_STATE_READ_TASK,"BOTTON_READ",256,NULL,2,&ACC_STATE_READ_TASK_Handle)!=pdPASS ){
 800515a:	4b25      	ldr	r3, [pc, #148]	; (80051f0 <main+0xe0>)
 800515c:	9301      	str	r3, [sp, #4]
 800515e:	2302      	movs	r3, #2
 8005160:	9300      	str	r3, [sp, #0]
 8005162:	2300      	movs	r3, #0
 8005164:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005168:	4922      	ldr	r1, [pc, #136]	; (80051f4 <main+0xe4>)
 800516a:	4823      	ldr	r0, [pc, #140]	; (80051f8 <main+0xe8>)
 800516c:	f7fb f877 	bl	800025e <xTaskCreate>
 8005170:	4603      	mov	r3, r0
 8005172:	2b01      	cmp	r3, #1
 8005174:	d001      	beq.n	800517a <main+0x6a>
		Error_Handller();
 8005176:	f7ff f9f5 	bl	8004564 <Error_Handller>
	}
	///////////////////////

	if(xTaskCreate(TFT_Handller_TASK,"TFT_Handller_TASK",256,NULL,2,&TSR_Handller_TASK_Handle)!=pdPASS ){
 800517a:	4b20      	ldr	r3, [pc, #128]	; (80051fc <main+0xec>)
 800517c:	9301      	str	r3, [sp, #4]
 800517e:	2302      	movs	r3, #2
 8005180:	9300      	str	r3, [sp, #0]
 8005182:	2300      	movs	r3, #0
 8005184:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005188:	491d      	ldr	r1, [pc, #116]	; (8005200 <main+0xf0>)
 800518a:	481e      	ldr	r0, [pc, #120]	; (8005204 <main+0xf4>)
 800518c:	f7fb f867 	bl	800025e <xTaskCreate>
 8005190:	4603      	mov	r3, r0
 8005192:	2b01      	cmp	r3, #1
 8005194:	d001      	beq.n	800519a <main+0x8a>
		Error_Handller();
 8005196:	f7ff f9e5 	bl	8004564 <Error_Handller>
	}

	///////////////////////

	if(xTaskCreate(DMS_Handller_TASK,"DMS_Handller_TASK",256,NULL,2,NULL)!=pdPASS ){
 800519a:	2300      	movs	r3, #0
 800519c:	9301      	str	r3, [sp, #4]
 800519e:	2302      	movs	r3, #2
 80051a0:	9300      	str	r3, [sp, #0]
 80051a2:	2300      	movs	r3, #0
 80051a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80051a8:	4917      	ldr	r1, [pc, #92]	; (8005208 <main+0xf8>)
 80051aa:	4818      	ldr	r0, [pc, #96]	; (800520c <main+0xfc>)
 80051ac:	f7fb f857 	bl	800025e <xTaskCreate>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d001      	beq.n	80051ba <main+0xaa>
		Error_Handller();
 80051b6:	f7ff f9d5 	bl	8004564 <Error_Handller>
	}


	///////////////////////
	if(xTaskCreate(FACE_ID_TASK,"FACE_ID_TASK",256,NULL,5,&FACE_ID_TASK_Handle)!=pdPASS ){
 80051ba:	4b15      	ldr	r3, [pc, #84]	; (8005210 <main+0x100>)
 80051bc:	9301      	str	r3, [sp, #4]
 80051be:	2305      	movs	r3, #5
 80051c0:	9300      	str	r3, [sp, #0]
 80051c2:	2300      	movs	r3, #0
 80051c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80051c8:	4912      	ldr	r1, [pc, #72]	; (8005214 <main+0x104>)
 80051ca:	4813      	ldr	r0, [pc, #76]	; (8005218 <main+0x108>)
 80051cc:	f7fb f847 	bl	800025e <xTaskCreate>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d001      	beq.n	80051da <main+0xca>
		Error_Handller();
 80051d6:	f7ff f9c5 	bl	8004564 <Error_Handller>
	}


//    MCAL_USART_SendData(TSR_UART_INSTANT, 'D');

	vTaskStartScheduler();
 80051da:	f7fb fb6d 	bl	80008b8 <vTaskStartScheduler>

	for(;;);
 80051de:	e7fe      	b.n	80051de <main+0xce>
 80051e0:	080053e0 	.word	0x080053e0
 80051e4:	08004a21 	.word	0x08004a21
 80051e8:	080053fc 	.word	0x080053fc
 80051ec:	080049b1 	.word	0x080049b1
 80051f0:	2000429c 	.word	0x2000429c
 80051f4:	08005410 	.word	0x08005410
 80051f8:	08004b01 	.word	0x08004b01
 80051fc:	20004298 	.word	0x20004298
 8005200:	0800541c 	.word	0x0800541c
 8005204:	08004ba9 	.word	0x08004ba9
 8005208:	08005430 	.word	0x08005430
 800520c:	080046e5 	.word	0x080046e5
 8005210:	20004294 	.word	0x20004294
 8005214:	08005444 	.word	0x08005444
 8005218:	08005019 	.word	0x08005019

0800521c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800521c:	480d      	ldr	r0, [pc, #52]	; (8005254 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800521e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005220:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005224:	480c      	ldr	r0, [pc, #48]	; (8005258 <LoopForever+0x6>)
  ldr r1, =_edata
 8005226:	490d      	ldr	r1, [pc, #52]	; (800525c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005228:	4a0d      	ldr	r2, [pc, #52]	; (8005260 <LoopForever+0xe>)
  movs r3, #0
 800522a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800522c:	e002      	b.n	8005234 <LoopCopyDataInit>

0800522e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800522e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005232:	3304      	adds	r3, #4

08005234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005238:	d3f9      	bcc.n	800522e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800523a:	4a0a      	ldr	r2, [pc, #40]	; (8005264 <LoopForever+0x12>)
  ldr r4, =_ebss
 800523c:	4c0a      	ldr	r4, [pc, #40]	; (8005268 <LoopForever+0x16>)
  movs r3, #0
 800523e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005240:	e001      	b.n	8005246 <LoopFillZerobss>

08005242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005244:	3204      	adds	r2, #4

08005246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005248:	d3fb      	bcc.n	8005242 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800524a:	f000 f819 	bl	8005280 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800524e:	f7ff ff5f 	bl	8005110 <main>

08005252 <LoopForever>:

LoopForever:
  b LoopForever
 8005252:	e7fe      	b.n	8005252 <LoopForever>
  ldr   r0, =_estack
 8005254:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8005258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800525c:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8005260:	080196ec 	.word	0x080196ec
  ldr r2, =_sbss
 8005264:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 8005268:	200042a0 	.word	0x200042a0

0800526c <ADC3_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800526c:	e7fe      	b.n	800526c <ADC3_IRQHandler>

0800526e <memset>:
 800526e:	4603      	mov	r3, r0
 8005270:	4402      	add	r2, r0
 8005272:	4293      	cmp	r3, r2
 8005274:	d100      	bne.n	8005278 <memset+0xa>
 8005276:	4770      	bx	lr
 8005278:	f803 1b01 	strb.w	r1, [r3], #1
 800527c:	e7f9      	b.n	8005272 <memset+0x4>
	...

08005280 <__libc_init_array>:
 8005280:	b570      	push	{r4, r5, r6, lr}
 8005282:	2600      	movs	r6, #0
 8005284:	4d0c      	ldr	r5, [pc, #48]	; (80052b8 <__libc_init_array+0x38>)
 8005286:	4c0d      	ldr	r4, [pc, #52]	; (80052bc <__libc_init_array+0x3c>)
 8005288:	1b64      	subs	r4, r4, r5
 800528a:	10a4      	asrs	r4, r4, #2
 800528c:	42a6      	cmp	r6, r4
 800528e:	d109      	bne.n	80052a4 <__libc_init_array+0x24>
 8005290:	f000 f81a 	bl	80052c8 <_init>
 8005294:	2600      	movs	r6, #0
 8005296:	4d0a      	ldr	r5, [pc, #40]	; (80052c0 <__libc_init_array+0x40>)
 8005298:	4c0a      	ldr	r4, [pc, #40]	; (80052c4 <__libc_init_array+0x44>)
 800529a:	1b64      	subs	r4, r4, r5
 800529c:	10a4      	asrs	r4, r4, #2
 800529e:	42a6      	cmp	r6, r4
 80052a0:	d105      	bne.n	80052ae <__libc_init_array+0x2e>
 80052a2:	bd70      	pop	{r4, r5, r6, pc}
 80052a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80052a8:	4798      	blx	r3
 80052aa:	3601      	adds	r6, #1
 80052ac:	e7ee      	b.n	800528c <__libc_init_array+0xc>
 80052ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80052b2:	4798      	blx	r3
 80052b4:	3601      	adds	r6, #1
 80052b6:	e7f2      	b.n	800529e <__libc_init_array+0x1e>
 80052b8:	080196e4 	.word	0x080196e4
 80052bc:	080196e4 	.word	0x080196e4
 80052c0:	080196e4 	.word	0x080196e4
 80052c4:	080196e8 	.word	0x080196e8

080052c8 <_init>:
 80052c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ca:	bf00      	nop
 80052cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052ce:	bc08      	pop	{r3}
 80052d0:	469e      	mov	lr, r3
 80052d2:	4770      	bx	lr

080052d4 <_fini>:
 80052d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052d6:	bf00      	nop
 80052d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052da:	bc08      	pop	{r3}
 80052dc:	469e      	mov	lr, r3
 80052de:	4770      	bx	lr
