---
publication_types:
  - "1"
authors:
  - Yan Sun
  - Yifan Yuan
  - Zeduo Yu
  - Reese Kuper
  - Chihun Song
  - Jinghan Huang
  - Houxiang Ji
  - Siddharth Agarwal
  - Jiaqi Lou
  - admin
  - Ren Wang
  - Jung Ho Ahn
  - Tianyin Xu
  - Nam Sung Kim
publication: IEEE/ACM International Symposium on Microarchitecture (MICRO)
abstract: TBD
draft: false
url_pdf: null
featured: true
summary: 
url_dataset: ""
url_project: ""
publication_short: ""
url_source: ""
url_video: ""
url_tutorial: ""
title: Draco
tags:
  - CXL
  - memory
  - CPU
  - datacenter
image:
  filename: featured.png
  focal_point: SMART
  preview_only: false
  caption: CXL memory module overview
date: 2023-08-02T07:16:09.114Z
url_slides: ""
url_poster: ""
url_code: ""
---
