INFO: [VRFC 10-163] Analyzing VHDL file "P:/IAS0600_VHDL/project_1/project_1.srcs/sources_1/new/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IAS0600_VHDL/project_1/project_1.srcs/sim_1/new/and_gate_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_gate_tb'
