$date
  2023-10-09 20:24:49.752 +08:00
$end
$version
  ROHD v0.5.0
$end
$comment
  Generated by ROHD - www.github.com/intel/rohd
$end
$timescale 1ps $end
$scope module shift_register $end
  $var wire 1 s0 sin $end
  $var wire 1 s1 reset $end
  $var wire 1 s2 clk $end
  $var wire 8 s3 sout $end
  $var wire 8 s4 data $end
  $scope module sequential $end
    $var wire 8 s5 _in3__swizzled $end
    $var wire 8 s6 _in1__const_0 $end
    $var wire 1 s7 _in2__const_1 $end
    $var wire 1 s8 _in0_reset $end
    $var wire 1 s9 _clk0_clk $end
    $var wire 8 s10 _out4_data $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
zs0
zs1
0s2
bzzzzzzzz s3
bzzzzzzzz s4
bzzzzzzzz s5
b00000000 s6
1s7
zs8
0s9
bzzzzzzzz s10
$end
#0
0s0
1s8
1s1
bzzzzzzz0 s5
#5
0s8
b00000000 s10
1s0
0s1
b00000000 s4
1s2
1s9
b00000000 s3
b00000001 s5
#10
0s9
0s2
#15
b00000001 s4
b00000001 s10
b00000001 s3
1s9
1s2
b00000011 s5
#20
0s9
0s2
#25
b00000011 s4
b00000011 s10
b00000011 s3
1s9
1s2
b00000111 s5
#30
0s9
0s2
#35
b00000111 s10
0s0
b00000111 s4
1s2
1s9
b00000111 s3
b00001110 s5
#40
0s9
0s2
#45
b00001110 s4
b00001110 s10
b00001110 s3
1s9
1s2
b00011100 s5
#50
0s9
0s2
#55
b00011100 s4
b00011100 s10
b00011100 s3
1s9
1s2
b00111000 s5
#60
0s9
0s2
#65
b00111000 s10
1s0
b00111000 s4
1s2
1s9
b00111000 s3
b01110001 s5
#70
0s9
0s2
#75
b01110001 s4
b01110001 s10
b01110001 s3
1s9
1s2
b11100011 s5
#80
0s9
0s2
#85
b11100011 s4
b11100011 s10
b11100011 s3
1s9
1s2
b11000111 s5
#90
0s9
0s2
#95
b11000111 s4
b11000111 s10
b11000111 s3
1s9
1s2
b10001111 s5
#100
0s9
0s2
