-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
-- Date        : Mon Mar  1 14:10:24 2021
-- Host        : finn_dev_grgov running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_
--               StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_0_sim_netlist.vhdl
-- Design      : StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom is
  signal g0_b0_n_1 : STD_LOGIC;
  signal g0_b10_n_1 : STD_LOGIC;
  signal g0_b11_n_1 : STD_LOGIC;
  signal g0_b12_n_1 : STD_LOGIC;
  signal g0_b1_n_1 : STD_LOGIC;
  signal g0_b2_n_1 : STD_LOGIC;
  signal g0_b3_n_1 : STD_LOGIC;
  signal g0_b4_n_1 : STD_LOGIC;
  signal g0_b5_n_1 : STD_LOGIC;
  signal g0_b6_n_1 : STD_LOGIC;
  signal g0_b7_n_1 : STD_LOGIC;
  signal g0_b8_n_1 : STD_LOGIC;
  signal g0_b9_n_1 : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_25_reg_9088_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_25_reg_9088_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_25_reg_9088_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_25_reg_9088_reg[0]_i_2\ : label is 11;
begin
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1959B33C3CB2952"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b0_n_1
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA5AE830415291D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b1_n_1
    );
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9798A31584067444"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b10_n_1
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47E8DE8BF128CC5F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b11_n_1
    );
g0_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1E255749A171E9D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b12_n_1
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E61D0F19D5A993E"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b2_n_1
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3E1C5946CF876C1"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b3_n_1
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C28D5454E6BB44A9"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b4_n_1
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"591A8B067B4515BF"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b5_n_1
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4BB9CDE684D2EE1"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b6_n_1
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E2153B6D1B0B63F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b7_n_1
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27CAC0DD35F364C8"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b8_n_1
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF9E393092121589"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b9_n_1
    );
\icmp_ln899_25_reg_9088[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_25_reg_9088[0]_i_10_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \q0_reg_n_1_[7]\,
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_25_reg_9088[0]_i_11_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \q0_reg_n_1_[5]\,
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_25_reg_9088[0]_i_12_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \q0_reg_n_1_[3]\,
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_25_reg_9088[0]_i_13_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \q0_reg_n_1_[1]\,
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_25_reg_9088[0]_i_14_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[7]\,
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_25_reg_9088[0]_i_15_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_25_reg_9088[0]_i_16_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[3]\,
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_25_reg_9088[0]_i_17_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_25_reg_9088[0]_i_18_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \q0_reg_n_1_[11]\,
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_25_reg_9088[0]_i_5_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \q0_reg_n_1_[9]\,
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_25_reg_9088[0]_i_6_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_25_reg_9088[0]_i_9_n_1\
    );
\icmp_ln899_25_reg_9088_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_25_reg_9088_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_25_reg_9088_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_25_reg_9088_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_25_reg_9088_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \icmp_ln899_25_reg_9088[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_25_reg_9088[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_25_reg_9088_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \icmp_ln899_25_reg_9088[0]_i_9_n_1\,
      S(0) => \icmp_ln899_25_reg_9088[0]_i_10_n_1\
    );
\icmp_ln899_25_reg_9088_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_25_reg_9088_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_25_reg_9088_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_25_reg_9088_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_25_reg_9088_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_25_reg_9088[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_25_reg_9088[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_25_reg_9088[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_25_reg_9088[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_25_reg_9088_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_25_reg_9088[0]_i_15_n_1\,
      S(2) => \icmp_ln899_25_reg_9088[0]_i_16_n_1\,
      S(1) => \icmp_ln899_25_reg_9088[0]_i_17_n_1\,
      S(0) => \icmp_ln899_25_reg_9088[0]_i_18_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b0_n_1,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b10_n_1,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b11_n_1,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b12_n_1,
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b1_n_1,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b2_n_1,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b3_n_1,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b4_n_1,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b5_n_1,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b6_n_1,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b7_n_1,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b8_n_1,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => g0_b9_n_1,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom is
  signal \g0_b0__5_n_1\ : STD_LOGIC;
  signal \g0_b10__5_n_1\ : STD_LOGIC;
  signal \g0_b11__5_n_1\ : STD_LOGIC;
  signal \g0_b12__3_n_1\ : STD_LOGIC;
  signal \g0_b1__5_n_1\ : STD_LOGIC;
  signal \g0_b2__5_n_1\ : STD_LOGIC;
  signal \g0_b3__5_n_1\ : STD_LOGIC;
  signal \g0_b4__5_n_1\ : STD_LOGIC;
  signal \g0_b5__5_n_1\ : STD_LOGIC;
  signal \g0_b6__5_n_1\ : STD_LOGIC;
  signal \g0_b7__5_n_1\ : STD_LOGIC;
  signal \g0_b8__5_n_1\ : STD_LOGIC;
  signal \g0_b9__5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9093_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_26_reg_9093_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_26_reg_9093_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_26_reg_9093_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_26_reg_9093_reg[0]_i_2\ : label is 11;
begin
\g0_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26CD5CD29FD276DD"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b0__5_n_1\
    );
\g0_b10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9792A315D4067044"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b10__5_n_1\
    );
\g0_b11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47E0DE8BF128C85F"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b11__5_n_1\
    );
\g0_b12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1EA55749A171A9D"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b12__3_n_1\
    );
\g0_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FC9034CA574FB8"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b1__5_n_1\
    );
\g0_b2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AC9253309B867D8"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b2__5_n_1\
    );
\g0_b3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCC7D1391B62BFC"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b3__5_n_1\
    );
\g0_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1E41FA2F5E2986E"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b4__5_n_1\
    );
\g0_b5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF2B4DDA15FD713A"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b5__5_n_1\
    );
\g0_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA313F802EC2360"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b6__5_n_1\
    );
\g0_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E31DFB0E8B0BABA"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b7__5_n_1\
    );
\g0_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27C0C0DB25F3E1CD"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b8__5_n_1\
    );
\g0_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF943934C3131189"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b9__5_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_26_reg_9093[0]_i_10_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \q0_reg_n_1_[7]\,
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_26_reg_9093[0]_i_11_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \q0_reg_n_1_[5]\,
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_26_reg_9093[0]_i_12_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \q0_reg_n_1_[3]\,
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_26_reg_9093[0]_i_13_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \q0_reg_n_1_[1]\,
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_26_reg_9093[0]_i_14_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[7]\,
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_26_reg_9093[0]_i_15_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_26_reg_9093[0]_i_16_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[3]\,
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_26_reg_9093[0]_i_17_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_26_reg_9093[0]_i_18_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \q0_reg_n_1_[11]\,
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_26_reg_9093[0]_i_5_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \q0_reg_n_1_[9]\,
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_26_reg_9093[0]_i_6_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_26_reg_9093[0]_i_9_n_1\
    );
\icmp_ln899_26_reg_9093_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_26_reg_9093_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_26_reg_9093_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_26_reg_9093_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_26_reg_9093_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \icmp_ln899_26_reg_9093[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_26_reg_9093[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_26_reg_9093_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \icmp_ln899_26_reg_9093[0]_i_9_n_1\,
      S(0) => \icmp_ln899_26_reg_9093[0]_i_10_n_1\
    );
\icmp_ln899_26_reg_9093_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_26_reg_9093_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_26_reg_9093_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_26_reg_9093_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_26_reg_9093_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_26_reg_9093[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_26_reg_9093[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_26_reg_9093[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_26_reg_9093[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_26_reg_9093_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_26_reg_9093[0]_i_15_n_1\,
      S(2) => \icmp_ln899_26_reg_9093[0]_i_16_n_1\,
      S(1) => \icmp_ln899_26_reg_9093[0]_i_17_n_1\,
      S(0) => \icmp_ln899_26_reg_9093[0]_i_18_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b0__5_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b10__5_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b11__5_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b12__3_n_1\,
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b1__5_n_1\,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b2__5_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b3__5_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b4__5_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b5__5_n_1\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b6__5_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b7__5_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b8__5_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b9__5_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom is
  signal \g0_b0__0_n_1\ : STD_LOGIC;
  signal \g0_b10__0_n_1\ : STD_LOGIC;
  signal \g0_b11__0_n_1\ : STD_LOGIC;
  signal \g0_b12__0_n_1\ : STD_LOGIC;
  signal \g0_b13__3_n_1\ : STD_LOGIC;
  signal \g0_b14__6_n_1\ : STD_LOGIC;
  signal \g0_b1__0_n_1\ : STD_LOGIC;
  signal \g0_b2__0_n_1\ : STD_LOGIC;
  signal \g0_b3__0_n_1\ : STD_LOGIC;
  signal \g0_b4__0_n_1\ : STD_LOGIC;
  signal \g0_b5__0_n_1\ : STD_LOGIC;
  signal \g0_b6__0_n_1\ : STD_LOGIC;
  signal \g0_b7__0_n_1\ : STD_LOGIC;
  signal \g0_b8__0_n_1\ : STD_LOGIC;
  signal \g0_b9__0_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9098_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[14]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_27_reg_9098_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_27_reg_9098_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_27_reg_9098_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_27_reg_9098_reg[0]_i_2\ : label is 11;
begin
\g0_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7D8F563313460F9"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b0__0_n_1\
    );
\g0_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9392A305D5077144"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b10__0_n_1\
    );
\g0_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43E0DE9BB128C85F"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b11__0_n_1\
    );
\g0_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5EA5574DA171A9D"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b12__0_n_1\
    );
\g0_b13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45E81C54CA879BD9"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b13__3_n_1\
    );
\g0_b14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45EA1C54CB071BD9"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b14__6_n_1\
    );
\g0_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF5432228297E11"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b1__0_n_1\
    );
\g0_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0528E3E67720FF97"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b2__0_n_1\
    );
\g0_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D60903445068A80E"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b3__0_n_1\
    );
\g0_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3960EA830365D752"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b4__0_n_1\
    );
\g0_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BDF5660E8CE59D2"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b5__0_n_1\
    );
\g0_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"608B134017FD0A48"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b6__0_n_1\
    );
\g0_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0219D20AB9119B9E"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b7__0_n_1\
    );
\g0_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABE2CD6B245240ED"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b8__0_n_1\
    );
\g0_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB9439A482B2B089"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(2),
      I3 => nf_assign_fu_1878(3),
      I4 => nf_assign_fu_1878(4),
      I5 => nf_assign_fu_1878(5),
      O => \g0_b9__0_n_1\
    );
\icmp_ln899_26_reg_9093[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(14),
      O => DI(1)
    );
\icmp_ln899_26_reg_9093[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \q0_reg_n_1_[13]\,
      I2 => Q(0),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => DI(0)
    );
\icmp_ln899_26_reg_9093[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(14),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(15),
      O => S(1)
    );
\icmp_ln899_26_reg_9093[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[13]\,
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => Q(0),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => S(0)
    );
\icmp_ln899_27_reg_9098[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_27_reg_9098[0]_i_10_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \q0_reg_n_1_[7]\,
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_27_reg_9098[0]_i_11_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \q0_reg_n_1_[5]\,
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_27_reg_9098[0]_i_12_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \q0_reg_n_1_[3]\,
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_27_reg_9098[0]_i_13_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \q0_reg_n_1_[1]\,
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_27_reg_9098[0]_i_14_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[7]\,
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_27_reg_9098[0]_i_15_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_27_reg_9098[0]_i_16_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[3]\,
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_27_reg_9098[0]_i_17_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_27_reg_9098[0]_i_18_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_27_reg_9098[0]_i_3_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \q0_reg_n_1_[13]\,
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_27_reg_9098[0]_i_4_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \q0_reg_n_1_[11]\,
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_27_reg_9098[0]_i_5_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \q0_reg_n_1_[9]\,
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_27_reg_9098[0]_i_6_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(14),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(15),
      O => \icmp_ln899_27_reg_9098[0]_i_7_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[13]\,
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_27_reg_9098[0]_i_8_n_1\
    );
\icmp_ln899_27_reg_9098[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_27_reg_9098[0]_i_9_n_1\
    );
\icmp_ln899_27_reg_9098_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_27_reg_9098_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_27_reg_9098_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_27_reg_9098_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_27_reg_9098_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_27_reg_9098[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_27_reg_9098[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_27_reg_9098[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_27_reg_9098[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_27_reg_9098_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_27_reg_9098[0]_i_7_n_1\,
      S(2) => \icmp_ln899_27_reg_9098[0]_i_8_n_1\,
      S(1) => \icmp_ln899_27_reg_9098[0]_i_9_n_1\,
      S(0) => \icmp_ln899_27_reg_9098[0]_i_10_n_1\
    );
\icmp_ln899_27_reg_9098_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_27_reg_9098_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_27_reg_9098_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_27_reg_9098_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_27_reg_9098_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_27_reg_9098[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_27_reg_9098[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_27_reg_9098[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_27_reg_9098[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_27_reg_9098_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_27_reg_9098[0]_i_15_n_1\,
      S(2) => \icmp_ln899_27_reg_9098[0]_i_16_n_1\,
      S(1) => \icmp_ln899_27_reg_9098[0]_i_17_n_1\,
      S(0) => \icmp_ln899_27_reg_9098[0]_i_18_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b0__0_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b10__0_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b11__0_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b12__0_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b13__3_n_1\,
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b14__6_n_1\,
      Q => \q0_reg_n_1_[14]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b1__0_n_1\,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b2__0_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b3__0_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b4__0_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b5__0_n_1\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b6__0_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b7__0_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b8__0_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b9__0_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom is
  signal \icmp_ln899_reg_8988[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_reg_8988_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_reg_8988_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_reg_8988_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_reg_8988_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_reg_8988_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_27_U/StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_reg_8988[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_reg_8988[0]_i_10_n_1\
    );
\icmp_ln899_reg_8988[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_reg_8988[0]_i_11_n_1\
    );
\icmp_ln899_reg_8988[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_reg_8988[0]_i_12_n_1\
    );
\icmp_ln899_reg_8988[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_reg_8988[0]_i_13_n_1\
    );
\icmp_ln899_reg_8988[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_reg_8988[0]_i_14_n_1\
    );
\icmp_ln899_reg_8988[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_reg_8988[0]_i_15_n_1\
    );
\icmp_ln899_reg_8988[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_reg_8988[0]_i_16_n_1\
    );
\icmp_ln899_reg_8988[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_reg_8988[0]_i_17_n_1\
    );
\icmp_ln899_reg_8988[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_reg_8988[0]_i_18_n_1\
    );
\icmp_ln899_reg_8988[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_reg_8988[0]_i_3_n_1\
    );
\icmp_ln899_reg_8988[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_reg_8988[0]_i_4_n_1\
    );
\icmp_ln899_reg_8988[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_reg_8988[0]_i_5_n_1\
    );
\icmp_ln899_reg_8988[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_reg_8988[0]_i_6_n_1\
    );
\icmp_ln899_reg_8988[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_reg_8988[0]_i_7_n_1\
    );
\icmp_ln899_reg_8988[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_reg_8988[0]_i_8_n_1\
    );
\icmp_ln899_reg_8988[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_reg_8988[0]_i_9_n_1\
    );
\icmp_ln899_reg_8988_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_reg_8988_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_reg_8988_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_reg_8988_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_reg_8988_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_reg_8988[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_reg_8988[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_reg_8988[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_reg_8988[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_reg_8988_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_reg_8988[0]_i_7_n_1\,
      S(2) => \icmp_ln899_reg_8988[0]_i_8_n_1\,
      S(1) => \icmp_ln899_reg_8988[0]_i_9_n_1\,
      S(0) => \icmp_ln899_reg_8988[0]_i_10_n_1\
    );
\icmp_ln899_reg_8988_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_reg_8988_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_reg_8988_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_reg_8988_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_reg_8988_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_reg_8988[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_reg_8988[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_reg_8988[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_reg_8988[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_reg_8988_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_reg_8988[0]_i_15_n_1\,
      S(2) => \icmp_ln899_reg_8988[0]_i_16_n_1\,
      S(1) => \icmp_ln899_reg_8988[0]_i_17_n_1\,
      S(0) => \icmp_ln899_reg_8988[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0B31E8ADFD38FA182A1CEF45F4022119016E01DDF51E0C3403EAEF5806B0ECF4",
      INIT_01 => X"EDBAFE61F3E914F4F2B90293FE680575CA3DE7B0FD6606E5E442FD2910E38200",
      INIT_02 => X"FBAA0AD61DF304520BA40D61D7A41454F0C2D7ACFF7E049701B0FA277E01151B",
      INIT_03 => X"FDC403BF059EE687F3A7F594047FFED0FE3BFF37E35BF8FC01D0080FFB87E97F",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom is
  signal \icmp_ln899_1_reg_8993[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_8993_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_1_reg_8993_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_1_reg_8993_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_1_reg_8993_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_1_reg_8993_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_26_U/StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_1_reg_8993[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_1_reg_8993[0]_i_10_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_1_reg_8993[0]_i_11_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_1_reg_8993[0]_i_12_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_1_reg_8993[0]_i_13_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_1_reg_8993[0]_i_14_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_1_reg_8993[0]_i_15_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_1_reg_8993[0]_i_16_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_1_reg_8993[0]_i_17_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_1_reg_8993[0]_i_18_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_1_reg_8993[0]_i_3_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_1_reg_8993[0]_i_4_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_1_reg_8993[0]_i_5_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_1_reg_8993[0]_i_6_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_1_reg_8993[0]_i_7_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_1_reg_8993[0]_i_8_n_1\
    );
\icmp_ln899_1_reg_8993[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_1_reg_8993[0]_i_9_n_1\
    );
\icmp_ln899_1_reg_8993_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_1_reg_8993_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_1_reg_8993_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_1_reg_8993_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_1_reg_8993_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_1_reg_8993[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_1_reg_8993[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_1_reg_8993[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_1_reg_8993[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_1_reg_8993_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_1_reg_8993[0]_i_7_n_1\,
      S(2) => \icmp_ln899_1_reg_8993[0]_i_8_n_1\,
      S(1) => \icmp_ln899_1_reg_8993[0]_i_9_n_1\,
      S(0) => \icmp_ln899_1_reg_8993[0]_i_10_n_1\
    );
\icmp_ln899_1_reg_8993_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_1_reg_8993_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_1_reg_8993_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_1_reg_8993_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_1_reg_8993_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_1_reg_8993[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_1_reg_8993[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_1_reg_8993[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_1_reg_8993[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_1_reg_8993_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_1_reg_8993[0]_i_15_n_1\,
      S(2) => \icmp_ln899_1_reg_8993[0]_i_16_n_1\,
      S(1) => \icmp_ln899_1_reg_8993[0]_i_17_n_1\,
      S(0) => \icmp_ln899_1_reg_8993[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0B42E8FBFD3DFA222AD9EF67F42021C3017C01F7F5430F6603F0EFB006C0ED2A",
      INIT_01 => X"EDDFFE65F45E153FF2BF029DFE710589CAC5E8F7FD6A06EBE497FD30115E8200",
      INIT_02 => X"FBEB0AE71FBE04570CF11026D80B149FF0FFD842FF8F049C01B7FA2E7E0115A4",
      INIT_03 => X"FDD203C405A3E736F3AEF59B049EFED5FE42FF45E368F90801DA081EFBACE986",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom is
  signal \icmp_ln899_2_reg_8998[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_8998_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_2_reg_8998_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_2_reg_8998_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_2_reg_8998_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_2_reg_8998_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_21_U/StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_2_reg_8998[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_2_reg_8998[0]_i_10_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_2_reg_8998[0]_i_11_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_2_reg_8998[0]_i_12_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_2_reg_8998[0]_i_13_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_2_reg_8998[0]_i_14_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_2_reg_8998[0]_i_15_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_2_reg_8998[0]_i_16_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_2_reg_8998[0]_i_17_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_2_reg_8998[0]_i_18_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_2_reg_8998[0]_i_3_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_2_reg_8998[0]_i_4_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_2_reg_8998[0]_i_5_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_2_reg_8998[0]_i_6_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_2_reg_8998[0]_i_7_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_2_reg_8998[0]_i_8_n_1\
    );
\icmp_ln899_2_reg_8998[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_2_reg_8998[0]_i_9_n_1\
    );
\icmp_ln899_2_reg_8998_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_2_reg_8998_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_2_reg_8998_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_2_reg_8998_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_2_reg_8998_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_2_reg_8998[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_2_reg_8998[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_2_reg_8998[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_2_reg_8998[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_2_reg_8998_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_2_reg_8998[0]_i_7_n_1\,
      S(2) => \icmp_ln899_2_reg_8998[0]_i_8_n_1\,
      S(1) => \icmp_ln899_2_reg_8998[0]_i_9_n_1\,
      S(0) => \icmp_ln899_2_reg_8998[0]_i_10_n_1\
    );
\icmp_ln899_2_reg_8998_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_2_reg_8998_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_2_reg_8998_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_2_reg_8998_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_2_reg_8998_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_2_reg_8998[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_2_reg_8998[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_2_reg_8998[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_2_reg_8998[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_2_reg_8998_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_2_reg_8998[0]_i_15_n_1\,
      S(2) => \icmp_ln899_2_reg_8998[0]_i_16_n_1\,
      S(1) => \icmp_ln899_2_reg_8998[0]_i_17_n_1\,
      S(0) => \icmp_ln899_2_reg_8998[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0B52E948FD42FA2C2B95EF88F43E226E018A0211F568129703F6F00706CFED60",
      INIT_01 => X"EE04FE69F4D3158BF2C602A7FE7B059DCB4DEA3DFD6E06F0E4ECFD3811D88200",
      INIT_02 => X"FC2D0AF82189045B0E3F12EBD87114EAF13BD8D8FFA104A101BEFA347E01162E",
      INIT_03 => X"FDE003CA05A8E7E6F3B6F5A104BDFED9FE48FF54E375F91501E4082DFBD1E98D",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom is
  signal \icmp_ln899_3_reg_9003[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9003_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_3_reg_9003_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_3_reg_9003_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_3_reg_9003_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_3_reg_9003_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_20_U/StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_3_reg_9003[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_3_reg_9003[0]_i_10_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_3_reg_9003[0]_i_11_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_3_reg_9003[0]_i_12_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_3_reg_9003[0]_i_13_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_3_reg_9003[0]_i_14_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_3_reg_9003[0]_i_15_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_3_reg_9003[0]_i_16_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_3_reg_9003[0]_i_17_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_3_reg_9003[0]_i_18_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_3_reg_9003[0]_i_3_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_3_reg_9003[0]_i_4_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_3_reg_9003[0]_i_5_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_3_reg_9003[0]_i_6_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_3_reg_9003[0]_i_7_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_3_reg_9003[0]_i_8_n_1\
    );
\icmp_ln899_3_reg_9003[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_3_reg_9003[0]_i_9_n_1\
    );
\icmp_ln899_3_reg_9003_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_3_reg_9003_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_3_reg_9003_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_3_reg_9003_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_3_reg_9003_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_3_reg_9003[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_3_reg_9003[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_3_reg_9003[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_3_reg_9003[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_3_reg_9003_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_3_reg_9003[0]_i_7_n_1\,
      S(2) => \icmp_ln899_3_reg_9003[0]_i_8_n_1\,
      S(1) => \icmp_ln899_3_reg_9003[0]_i_9_n_1\,
      S(0) => \icmp_ln899_3_reg_9003[0]_i_10_n_1\
    );
\icmp_ln899_3_reg_9003_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_3_reg_9003_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_3_reg_9003_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_3_reg_9003_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_3_reg_9003_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_3_reg_9003[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_3_reg_9003[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_3_reg_9003[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_3_reg_9003[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_3_reg_9003_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_3_reg_9003[0]_i_15_n_1\,
      S(2) => \icmp_ln899_3_reg_9003[0]_i_16_n_1\,
      S(1) => \icmp_ln899_3_reg_9003[0]_i_17_n_1\,
      S(0) => \icmp_ln899_3_reg_9003[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0B62E996FD47FA352C51EFAAF45C23180198022CF58C15C903FCF05F06DFED96",
      INIT_01 => X"EE29FE6DF54815D6F2CD02B1FE8405B1CBD6EB83FD7106F6E541FD4012538200",
      INIT_02 => X"FC6E0B092354045F0F8C15B0D8D81535F178D96EFFB304A501C6FA3B7E0116B7",
      INIT_03 => X"FDEE03CF05ACE896F3BDF5A704DCFEDEFE4EFF62E382F92201EF083DFBF6E994",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom is
  signal \icmp_ln899_4_reg_9008[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9008_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_4_reg_9008_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_4_reg_9008_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_4_reg_9008_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_4_reg_9008_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_19_U/StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_4_reg_9008[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_4_reg_9008[0]_i_10_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_4_reg_9008[0]_i_11_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_4_reg_9008[0]_i_12_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_4_reg_9008[0]_i_13_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_4_reg_9008[0]_i_14_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_4_reg_9008[0]_i_15_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_4_reg_9008[0]_i_16_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_4_reg_9008[0]_i_17_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_4_reg_9008[0]_i_18_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_4_reg_9008[0]_i_3_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_4_reg_9008[0]_i_4_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_4_reg_9008[0]_i_5_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_4_reg_9008[0]_i_6_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_4_reg_9008[0]_i_7_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_4_reg_9008[0]_i_8_n_1\
    );
\icmp_ln899_4_reg_9008[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_4_reg_9008[0]_i_9_n_1\
    );
\icmp_ln899_4_reg_9008_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_4_reg_9008_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_4_reg_9008_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_4_reg_9008_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_4_reg_9008_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_4_reg_9008[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_4_reg_9008[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_4_reg_9008[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_4_reg_9008[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_4_reg_9008_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_4_reg_9008[0]_i_7_n_1\,
      S(2) => \icmp_ln899_4_reg_9008[0]_i_8_n_1\,
      S(1) => \icmp_ln899_4_reg_9008[0]_i_9_n_1\,
      S(0) => \icmp_ln899_4_reg_9008[0]_i_10_n_1\
    );
\icmp_ln899_4_reg_9008_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_4_reg_9008_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_4_reg_9008_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_4_reg_9008_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_4_reg_9008_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_4_reg_9008[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_4_reg_9008[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_4_reg_9008[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_4_reg_9008[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_4_reg_9008_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_4_reg_9008[0]_i_15_n_1\,
      S(2) => \icmp_ln899_4_reg_9008[0]_i_16_n_1\,
      S(1) => \icmp_ln899_4_reg_9008[0]_i_17_n_1\,
      S(0) => \icmp_ln899_4_reg_9008[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0B72E9E3FD4CFA3F2D0DEFCCF47923C301A60246F5B118FB0402F0B706EEEDCC",
      INIT_01 => X"EE4EFE71F5BD1621F2D302BBFE8D05C6CC5EECC9FD7506FBE596FD4812CE8200",
      INIT_02 => X"FCAF0B1A251F046410DA1875D93E1580F1B5DA04FFC504AA01CDFA417E011740",
      INIT_03 => X"FDFC03D405B1E945F3C4F5AE04FBFEE2FE54FF70E390F92F01F9084CFC1BE99B",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom is
  signal \icmp_ln899_5_reg_9013[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9013_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_5_reg_9013_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_5_reg_9013_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_5_reg_9013_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_5_reg_9013_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_18_U/StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_5_reg_9013[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_5_reg_9013[0]_i_10_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_5_reg_9013[0]_i_11_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_5_reg_9013[0]_i_12_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_5_reg_9013[0]_i_13_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_5_reg_9013[0]_i_14_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_5_reg_9013[0]_i_15_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_5_reg_9013[0]_i_16_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_5_reg_9013[0]_i_17_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_5_reg_9013[0]_i_18_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_5_reg_9013[0]_i_3_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_5_reg_9013[0]_i_4_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_5_reg_9013[0]_i_5_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_5_reg_9013[0]_i_6_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_5_reg_9013[0]_i_7_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_5_reg_9013[0]_i_8_n_1\
    );
\icmp_ln899_5_reg_9013[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_5_reg_9013[0]_i_9_n_1\
    );
\icmp_ln899_5_reg_9013_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_5_reg_9013_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_5_reg_9013_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_5_reg_9013_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_5_reg_9013_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_5_reg_9013[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_5_reg_9013[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_5_reg_9013[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_5_reg_9013[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_5_reg_9013_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_5_reg_9013[0]_i_7_n_1\,
      S(2) => \icmp_ln899_5_reg_9013[0]_i_8_n_1\,
      S(1) => \icmp_ln899_5_reg_9013[0]_i_9_n_1\,
      S(0) => \icmp_ln899_5_reg_9013[0]_i_10_n_1\
    );
\icmp_ln899_5_reg_9013_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_5_reg_9013_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_5_reg_9013_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_5_reg_9013_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_5_reg_9013_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_5_reg_9013[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_5_reg_9013[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_5_reg_9013[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_5_reg_9013[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_5_reg_9013_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_5_reg_9013[0]_i_15_n_1\,
      S(2) => \icmp_ln899_5_reg_9013[0]_i_16_n_1\,
      S(1) => \icmp_ln899_5_reg_9013[0]_i_17_n_1\,
      S(0) => \icmp_ln899_5_reg_9013[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0B82EA30FD51FA492DC9EFEEF497246D01B40260F5D61C2C0408F10E06FDEE01",
      INIT_01 => X"EE73FE75F631166CF2DA02C4FE9705DACCE7EE0FFD790701E5EBFD5013498200",
      INIT_02 => X"FCF00B2B26EA046812271B3BD9A515CBF1F2DA9AFFD704AF01D4FA487E0117C9",
      INIT_03 => X"FE0A03DA05B6E9F5F3CBF5B4051AFEE7FE5AFF7FE39DF93B0203085BFC40E9A2",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom is
  signal \icmp_ln899_6_reg_9018[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9018_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_6_reg_9018_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_6_reg_9018_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_6_reg_9018_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_6_reg_9018_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_17_U/StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_6_reg_9018[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_6_reg_9018[0]_i_10_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_6_reg_9018[0]_i_11_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_6_reg_9018[0]_i_12_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_6_reg_9018[0]_i_13_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_6_reg_9018[0]_i_14_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_6_reg_9018[0]_i_15_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_6_reg_9018[0]_i_16_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_6_reg_9018[0]_i_17_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_6_reg_9018[0]_i_18_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_6_reg_9018[0]_i_3_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_6_reg_9018[0]_i_4_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_6_reg_9018[0]_i_5_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_6_reg_9018[0]_i_6_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_6_reg_9018[0]_i_7_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_6_reg_9018[0]_i_8_n_1\
    );
\icmp_ln899_6_reg_9018[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_6_reg_9018[0]_i_9_n_1\
    );
\icmp_ln899_6_reg_9018_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_6_reg_9018_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_6_reg_9018_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_6_reg_9018_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_6_reg_9018_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_6_reg_9018[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_6_reg_9018[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_6_reg_9018[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_6_reg_9018[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_6_reg_9018_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_6_reg_9018[0]_i_7_n_1\,
      S(2) => \icmp_ln899_6_reg_9018[0]_i_8_n_1\,
      S(1) => \icmp_ln899_6_reg_9018[0]_i_9_n_1\,
      S(0) => \icmp_ln899_6_reg_9018[0]_i_10_n_1\
    );
\icmp_ln899_6_reg_9018_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_6_reg_9018_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_6_reg_9018_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_6_reg_9018_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_6_reg_9018_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_6_reg_9018[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_6_reg_9018[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_6_reg_9018[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_6_reg_9018[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_6_reg_9018_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_6_reg_9018[0]_i_15_n_1\,
      S(2) => \icmp_ln899_6_reg_9018[0]_i_16_n_1\,
      S(1) => \icmp_ln899_6_reg_9018[0]_i_17_n_1\,
      S(0) => \icmp_ln899_6_reg_9018[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0B93EA7EFD56FA522E85F010F4B5251801C2027BF5FA1F5E040DF166070DEE37",
      INIT_01 => X"EE98FE79F6A616B8F2E102CEFEA005EECD6FEF55FD7D0707E63FFD5713C48200",
      INIT_02 => X"FD320B3C28B5046C13741E00DA0C1616F22EDB31FFE904B301DBFA4E7E011852",
      INIT_03 => X"FE1803DF05BBEAA5F3D3F5BB0539FEEBFE61FF8DE3AAF948020E086BFC64E9A8",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln700_11_reg_9043_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom is
  signal \add_ln700_11_reg_9043[1]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_32_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_33_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_34_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_35_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_36_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_37_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_38_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_39_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_5_n_4\ : STD_LOGIC;
  signal icmp_ln899_7_fu_6083_p2 : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_add_ln700_11_reg_9043_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_11_reg_9043_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln700_11_reg_9043[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \add_ln700_11_reg_9043[1]_i_1\ : label is "soft_lutpair0";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \add_ln700_11_reg_9043_reg[1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \add_ln700_11_reg_9043_reg[1]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_16_U/StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\add_ln700_11_reg_9043[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln899_7_fu_6083_p2,
      I1 => CO(0),
      I2 => \add_ln700_11_reg_9043_reg[0]\(0),
      O => D(0)
    );
\add_ln700_11_reg_9043[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln899_7_fu_6083_p2,
      I1 => CO(0),
      I2 => \add_ln700_11_reg_9043_reg[0]\(0),
      O => D(1)
    );
\add_ln700_11_reg_9043[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \add_ln700_11_reg_9043[1]_i_10_n_1\
    );
\add_ln700_11_reg_9043[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \add_ln700_11_reg_9043[1]_i_11_n_1\
    );
\add_ln700_11_reg_9043[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \add_ln700_11_reg_9043[1]_i_12_n_1\
    );
\add_ln700_11_reg_9043[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \add_ln700_11_reg_9043[1]_i_13_n_1\
    );
\add_ln700_11_reg_9043[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \add_ln700_11_reg_9043[1]_i_32_n_1\
    );
\add_ln700_11_reg_9043[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \add_ln700_11_reg_9043[1]_i_33_n_1\
    );
\add_ln700_11_reg_9043[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \add_ln700_11_reg_9043[1]_i_34_n_1\
    );
\add_ln700_11_reg_9043[1]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \add_ln700_11_reg_9043[1]_i_35_n_1\
    );
\add_ln700_11_reg_9043[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \add_ln700_11_reg_9043[1]_i_36_n_1\
    );
\add_ln700_11_reg_9043[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \add_ln700_11_reg_9043[1]_i_37_n_1\
    );
\add_ln700_11_reg_9043[1]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \add_ln700_11_reg_9043[1]_i_38_n_1\
    );
\add_ln700_11_reg_9043[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \add_ln700_11_reg_9043[1]_i_39_n_1\
    );
\add_ln700_11_reg_9043[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \add_ln700_11_reg_9043[1]_i_6_n_1\
    );
\add_ln700_11_reg_9043[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \add_ln700_11_reg_9043[1]_i_7_n_1\
    );
\add_ln700_11_reg_9043[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \add_ln700_11_reg_9043[1]_i_8_n_1\
    );
\add_ln700_11_reg_9043[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \add_ln700_11_reg_9043[1]_i_9_n_1\
    );
\add_ln700_11_reg_9043_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_11_reg_9043_reg[1]_i_5_n_1\,
      CO(3) => icmp_ln899_7_fu_6083_p2,
      CO(2) => \add_ln700_11_reg_9043_reg[1]_i_2_n_2\,
      CO(1) => \add_ln700_11_reg_9043_reg[1]_i_2_n_3\,
      CO(0) => \add_ln700_11_reg_9043_reg[1]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_11_reg_9043[1]_i_6_n_1\,
      DI(2) => \add_ln700_11_reg_9043[1]_i_7_n_1\,
      DI(1) => \add_ln700_11_reg_9043[1]_i_8_n_1\,
      DI(0) => \add_ln700_11_reg_9043[1]_i_9_n_1\,
      O(3 downto 0) => \NLW_add_ln700_11_reg_9043_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln700_11_reg_9043[1]_i_10_n_1\,
      S(2) => \add_ln700_11_reg_9043[1]_i_11_n_1\,
      S(1) => \add_ln700_11_reg_9043[1]_i_12_n_1\,
      S(0) => \add_ln700_11_reg_9043[1]_i_13_n_1\
    );
\add_ln700_11_reg_9043_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_11_reg_9043_reg[1]_i_5_n_1\,
      CO(2) => \add_ln700_11_reg_9043_reg[1]_i_5_n_2\,
      CO(1) => \add_ln700_11_reg_9043_reg[1]_i_5_n_3\,
      CO(0) => \add_ln700_11_reg_9043_reg[1]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_11_reg_9043[1]_i_32_n_1\,
      DI(2) => \add_ln700_11_reg_9043[1]_i_33_n_1\,
      DI(1) => \add_ln700_11_reg_9043[1]_i_34_n_1\,
      DI(0) => \add_ln700_11_reg_9043[1]_i_35_n_1\,
      O(3 downto 0) => \NLW_add_ln700_11_reg_9043_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln700_11_reg_9043[1]_i_36_n_1\,
      S(2) => \add_ln700_11_reg_9043[1]_i_37_n_1\,
      S(1) => \add_ln700_11_reg_9043[1]_i_38_n_1\,
      S(0) => \add_ln700_11_reg_9043[1]_i_39_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0BA3EACBFD5BFA5C2F41F032F4D325C201D00295F61F228F0413F1BE071CEE6D",
      INIT_01 => X"EEBDFE7DF71B1703F2E702D8FEA90602CDF7F09BFD80070CE694FD5F143F856A",
      INIT_02 => X"FD730B4D2A80047114C220C5DA721661F26BDBC7FFFB04B801E2FA557E0118DB",
      INIT_03 => X"FE2603E405C0EB54F3DAF5C10558FEF0FE67FF9BE3B7F9550218087AFC89E9AF",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom is
  signal \add_ln700_11_reg_9043[1]_i_24_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_25_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_27_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_28_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_29_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_30_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_31_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_48_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_49_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_50_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_51_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_52_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_53_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_54_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_55_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_23_n_4\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_4_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_add_ln700_11_reg_9043_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_11_reg_9043_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \add_ln700_11_reg_9043_reg[1]_i_23\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \add_ln700_11_reg_9043_reg[1]_i_4\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_15_U/StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\add_ln700_11_reg_9043[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \add_ln700_11_reg_9043[1]_i_24_n_1\
    );
\add_ln700_11_reg_9043[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \add_ln700_11_reg_9043[1]_i_25_n_1\
    );
\add_ln700_11_reg_9043[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \add_ln700_11_reg_9043[1]_i_26_n_1\
    );
\add_ln700_11_reg_9043[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \add_ln700_11_reg_9043[1]_i_27_n_1\
    );
\add_ln700_11_reg_9043[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \add_ln700_11_reg_9043[1]_i_28_n_1\
    );
\add_ln700_11_reg_9043[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \add_ln700_11_reg_9043[1]_i_29_n_1\
    );
\add_ln700_11_reg_9043[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \add_ln700_11_reg_9043[1]_i_30_n_1\
    );
\add_ln700_11_reg_9043[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \add_ln700_11_reg_9043[1]_i_31_n_1\
    );
\add_ln700_11_reg_9043[1]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \add_ln700_11_reg_9043[1]_i_48_n_1\
    );
\add_ln700_11_reg_9043[1]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \add_ln700_11_reg_9043[1]_i_49_n_1\
    );
\add_ln700_11_reg_9043[1]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \add_ln700_11_reg_9043[1]_i_50_n_1\
    );
\add_ln700_11_reg_9043[1]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \add_ln700_11_reg_9043[1]_i_51_n_1\
    );
\add_ln700_11_reg_9043[1]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \add_ln700_11_reg_9043[1]_i_52_n_1\
    );
\add_ln700_11_reg_9043[1]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \add_ln700_11_reg_9043[1]_i_53_n_1\
    );
\add_ln700_11_reg_9043[1]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \add_ln700_11_reg_9043[1]_i_54_n_1\
    );
\add_ln700_11_reg_9043[1]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \add_ln700_11_reg_9043[1]_i_55_n_1\
    );
\add_ln700_11_reg_9043_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_11_reg_9043_reg[1]_i_23_n_1\,
      CO(2) => \add_ln700_11_reg_9043_reg[1]_i_23_n_2\,
      CO(1) => \add_ln700_11_reg_9043_reg[1]_i_23_n_3\,
      CO(0) => \add_ln700_11_reg_9043_reg[1]_i_23_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_11_reg_9043[1]_i_48_n_1\,
      DI(2) => \add_ln700_11_reg_9043[1]_i_49_n_1\,
      DI(1) => \add_ln700_11_reg_9043[1]_i_50_n_1\,
      DI(0) => \add_ln700_11_reg_9043[1]_i_51_n_1\,
      O(3 downto 0) => \NLW_add_ln700_11_reg_9043_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln700_11_reg_9043[1]_i_52_n_1\,
      S(2) => \add_ln700_11_reg_9043[1]_i_53_n_1\,
      S(1) => \add_ln700_11_reg_9043[1]_i_54_n_1\,
      S(0) => \add_ln700_11_reg_9043[1]_i_55_n_1\
    );
\add_ln700_11_reg_9043_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_11_reg_9043_reg[1]_i_23_n_1\,
      CO(3) => CO(0),
      CO(2) => \add_ln700_11_reg_9043_reg[1]_i_4_n_2\,
      CO(1) => \add_ln700_11_reg_9043_reg[1]_i_4_n_3\,
      CO(0) => \add_ln700_11_reg_9043_reg[1]_i_4_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_11_reg_9043[1]_i_24_n_1\,
      DI(2) => \add_ln700_11_reg_9043[1]_i_25_n_1\,
      DI(1) => \add_ln700_11_reg_9043[1]_i_26_n_1\,
      DI(0) => \add_ln700_11_reg_9043[1]_i_27_n_1\,
      O(3 downto 0) => \NLW_add_ln700_11_reg_9043_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln700_11_reg_9043[1]_i_28_n_1\,
      S(2) => \add_ln700_11_reg_9043[1]_i_29_n_1\,
      S(1) => \add_ln700_11_reg_9043[1]_i_30_n_1\,
      S(0) => \add_ln700_11_reg_9043[1]_i_31_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0BB3EB18FD60FA662FFDF053F4F1266D01DE02AFF64425C10419F215072CEEA3",
      INIT_01 => X"EEE2FE81F790174EF2EE02E2FEB30616CE80F1E1FD840712E6E9FD6714BA90F0",
      INIT_02 => X"FDB40B5E2C4B0475160F238ADAD916ACF2A8DC5D000D04BD01E9FA5B7E011964",
      INIT_03 => X"FE3403EA05C5EC04F3E1F5C70577FEF4FE6DFFAAE3C4F9610222088AFCAEE9B6",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom is
  signal \add_ln700_11_reg_9043[1]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_40_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_41_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_42_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_43_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_44_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_45_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_46_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043[1]_i_47_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln700_11_reg_9043_reg[1]_i_3_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_add_ln700_11_reg_9043_reg[1]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_11_reg_9043_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \add_ln700_11_reg_9043_reg[1]_i_14\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \add_ln700_11_reg_9043_reg[1]_i_3\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_14_U/StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\add_ln700_11_reg_9043[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \add_ln700_11_reg_9043[1]_i_15_n_1\
    );
\add_ln700_11_reg_9043[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \add_ln700_11_reg_9043[1]_i_16_n_1\
    );
\add_ln700_11_reg_9043[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \add_ln700_11_reg_9043[1]_i_17_n_1\
    );
\add_ln700_11_reg_9043[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \add_ln700_11_reg_9043[1]_i_18_n_1\
    );
\add_ln700_11_reg_9043[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \add_ln700_11_reg_9043[1]_i_19_n_1\
    );
\add_ln700_11_reg_9043[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \add_ln700_11_reg_9043[1]_i_20_n_1\
    );
\add_ln700_11_reg_9043[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \add_ln700_11_reg_9043[1]_i_21_n_1\
    );
\add_ln700_11_reg_9043[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \add_ln700_11_reg_9043[1]_i_22_n_1\
    );
\add_ln700_11_reg_9043[1]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \add_ln700_11_reg_9043[1]_i_40_n_1\
    );
\add_ln700_11_reg_9043[1]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \add_ln700_11_reg_9043[1]_i_41_n_1\
    );
\add_ln700_11_reg_9043[1]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \add_ln700_11_reg_9043[1]_i_42_n_1\
    );
\add_ln700_11_reg_9043[1]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \add_ln700_11_reg_9043[1]_i_43_n_1\
    );
\add_ln700_11_reg_9043[1]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \add_ln700_11_reg_9043[1]_i_44_n_1\
    );
\add_ln700_11_reg_9043[1]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \add_ln700_11_reg_9043[1]_i_45_n_1\
    );
\add_ln700_11_reg_9043[1]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \add_ln700_11_reg_9043[1]_i_46_n_1\
    );
\add_ln700_11_reg_9043[1]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \add_ln700_11_reg_9043[1]_i_47_n_1\
    );
\add_ln700_11_reg_9043_reg[1]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_11_reg_9043_reg[1]_i_14_n_1\,
      CO(2) => \add_ln700_11_reg_9043_reg[1]_i_14_n_2\,
      CO(1) => \add_ln700_11_reg_9043_reg[1]_i_14_n_3\,
      CO(0) => \add_ln700_11_reg_9043_reg[1]_i_14_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_11_reg_9043[1]_i_40_n_1\,
      DI(2) => \add_ln700_11_reg_9043[1]_i_41_n_1\,
      DI(1) => \add_ln700_11_reg_9043[1]_i_42_n_1\,
      DI(0) => \add_ln700_11_reg_9043[1]_i_43_n_1\,
      O(3 downto 0) => \NLW_add_ln700_11_reg_9043_reg[1]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln700_11_reg_9043[1]_i_44_n_1\,
      S(2) => \add_ln700_11_reg_9043[1]_i_45_n_1\,
      S(1) => \add_ln700_11_reg_9043[1]_i_46_n_1\,
      S(0) => \add_ln700_11_reg_9043[1]_i_47_n_1\
    );
\add_ln700_11_reg_9043_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_11_reg_9043_reg[1]_i_14_n_1\,
      CO(3) => CO(0),
      CO(2) => \add_ln700_11_reg_9043_reg[1]_i_3_n_2\,
      CO(1) => \add_ln700_11_reg_9043_reg[1]_i_3_n_3\,
      CO(0) => \add_ln700_11_reg_9043_reg[1]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_11_reg_9043[1]_i_15_n_1\,
      DI(2) => \add_ln700_11_reg_9043[1]_i_16_n_1\,
      DI(1) => \add_ln700_11_reg_9043[1]_i_17_n_1\,
      DI(0) => \add_ln700_11_reg_9043[1]_i_18_n_1\,
      O(3 downto 0) => \NLW_add_ln700_11_reg_9043_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln700_11_reg_9043[1]_i_19_n_1\,
      S(2) => \add_ln700_11_reg_9043[1]_i_20_n_1\,
      S(1) => \add_ln700_11_reg_9043[1]_i_21_n_1\,
      S(0) => \add_ln700_11_reg_9043[1]_i_22_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0BC3EB66FD65FA7030B9F075F50F271701EC02CAF66928F2041FF26D073BEED9",
      INIT_01 => X"EF07FE85F8051799F2F502ECFEBC062BCF08F327FD880717E73EFD6F15359C75",
      INIT_02 => X"FDF50B6F2E160479175C264FDB4016F7F2E5DCF3001E04C101F0FA627E0119ED",
      INIT_03 => X"FE4203EF05CAECB3F3E8F5CE0596FEF9FE73FFB8E3D1F96E022C0899FCD3E9BD",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom is
  signal \icmp_ln899_10_reg_9023[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9023_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_10_reg_9023_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_10_reg_9023_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_10_reg_9023_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_10_reg_9023_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_25_U/StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_10_reg_9023[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_10_reg_9023[0]_i_10_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_10_reg_9023[0]_i_11_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_10_reg_9023[0]_i_12_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_10_reg_9023[0]_i_13_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_10_reg_9023[0]_i_14_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_10_reg_9023[0]_i_15_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_10_reg_9023[0]_i_16_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_10_reg_9023[0]_i_17_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_10_reg_9023[0]_i_18_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_10_reg_9023[0]_i_3_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_10_reg_9023[0]_i_4_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_10_reg_9023[0]_i_5_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_10_reg_9023[0]_i_6_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_10_reg_9023[0]_i_7_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_10_reg_9023[0]_i_8_n_1\
    );
\icmp_ln899_10_reg_9023[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_10_reg_9023[0]_i_9_n_1\
    );
\icmp_ln899_10_reg_9023_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_10_reg_9023_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_10_reg_9023_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_10_reg_9023_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_10_reg_9023_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_10_reg_9023[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_10_reg_9023[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_10_reg_9023[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_10_reg_9023[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_10_reg_9023_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_10_reg_9023[0]_i_7_n_1\,
      S(2) => \icmp_ln899_10_reg_9023[0]_i_8_n_1\,
      S(1) => \icmp_ln899_10_reg_9023[0]_i_9_n_1\,
      S(0) => \icmp_ln899_10_reg_9023[0]_i_10_n_1\
    );
\icmp_ln899_10_reg_9023_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_10_reg_9023_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_10_reg_9023_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_10_reg_9023_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_10_reg_9023_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_10_reg_9023[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_10_reg_9023[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_10_reg_9023[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_10_reg_9023[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_10_reg_9023_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_10_reg_9023[0]_i_15_n_1\,
      S(2) => \icmp_ln899_10_reg_9023[0]_i_16_n_1\,
      S(1) => \icmp_ln899_10_reg_9023[0]_i_17_n_1\,
      S(0) => \icmp_ln899_10_reg_9023[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0BD3EBB3FD6AFA793175F097F52C27C201FA02E4F68D2C240425F2C5074BEF0F",
      INIT_01 => X"EF2CFE89F87A17E5F2FB02F6FEC5063FCF91F46DFD8C071DE793FD7715B0A7FB",
      INIT_02 => X"FE360B802FE1047D18AA2914DBA61742F321DD89003004C601F7FA687E011A76",
      INIT_03 => X"FE5003F405CFED63F3F0F5D405B5FEFDFE79FFC7E3DFF97B023708A8FCF8E9C4",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom is
  signal \icmp_ln899_11_reg_9028[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_11_reg_9028_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_11_reg_9028_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_11_reg_9028_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_11_reg_9028_reg[0]_i_3\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_24_U/StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_11_reg_9028[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_11_reg_9028[0]_i_10_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_11_reg_9028[0]_i_11_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_11_reg_9028[0]_i_12_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_11_reg_9028[0]_i_13_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_11_reg_9028[0]_i_14_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_11_reg_9028[0]_i_15_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_11_reg_9028[0]_i_16_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_11_reg_9028[0]_i_17_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_11_reg_9028[0]_i_18_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_11_reg_9028[0]_i_19_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_11_reg_9028[0]_i_4_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_11_reg_9028[0]_i_5_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_11_reg_9028[0]_i_6_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_11_reg_9028[0]_i_7_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_11_reg_9028[0]_i_8_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_11_reg_9028[0]_i_9_n_1\
    );
\icmp_ln899_11_reg_9028_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_11_reg_9028_reg[0]_i_3_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_11_reg_9028_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_11_reg_9028_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_11_reg_9028_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_11_reg_9028[0]_i_4_n_1\,
      DI(2) => \icmp_ln899_11_reg_9028[0]_i_5_n_1\,
      DI(1) => \icmp_ln899_11_reg_9028[0]_i_6_n_1\,
      DI(0) => \icmp_ln899_11_reg_9028[0]_i_7_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_11_reg_9028_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_11_reg_9028[0]_i_8_n_1\,
      S(2) => \icmp_ln899_11_reg_9028[0]_i_9_n_1\,
      S(1) => \icmp_ln899_11_reg_9028[0]_i_10_n_1\,
      S(0) => \icmp_ln899_11_reg_9028[0]_i_11_n_1\
    );
\icmp_ln899_11_reg_9028_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_11_reg_9028_reg[0]_i_3_n_1\,
      CO(2) => \icmp_ln899_11_reg_9028_reg[0]_i_3_n_2\,
      CO(1) => \icmp_ln899_11_reg_9028_reg[0]_i_3_n_3\,
      CO(0) => \icmp_ln899_11_reg_9028_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_11_reg_9028[0]_i_12_n_1\,
      DI(2) => \icmp_ln899_11_reg_9028[0]_i_13_n_1\,
      DI(1) => \icmp_ln899_11_reg_9028[0]_i_14_n_1\,
      DI(0) => \icmp_ln899_11_reg_9028[0]_i_15_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_11_reg_9028_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_11_reg_9028[0]_i_16_n_1\,
      S(2) => \icmp_ln899_11_reg_9028[0]_i_17_n_1\,
      S(1) => \icmp_ln899_11_reg_9028[0]_i_18_n_1\,
      S(0) => \icmp_ln899_11_reg_9028[0]_i_19_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0BE3EC01FD6FFA833231F0B9F54A286C020802FEF6B22F55042BF31C075AEF45",
      INIT_01 => X"EF51FE8CF8EE1830F3020300FECF0653D019F5B3FD900722E7E8FD7E162BB380",
      INIT_02 => X"FE780B9131AC048219F72BD9DC0D178DF35EDE1F004204CB01FEFA6F7E011AFF",
      INIT_03 => X"FE5E03FA05D3EE13F3F7F5DA05D4FF02FE80FFD5E3ECF988024108B8FD1DE9CB",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom is
  signal \icmp_ln899_12_reg_9033[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9033_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_12_reg_9033_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_12_reg_9033_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_12_reg_9033_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_12_reg_9033_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_23_U/StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_12_reg_9033[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_12_reg_9033[0]_i_10_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_12_reg_9033[0]_i_11_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_12_reg_9033[0]_i_12_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_12_reg_9033[0]_i_13_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_12_reg_9033[0]_i_14_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_12_reg_9033[0]_i_15_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_12_reg_9033[0]_i_16_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_12_reg_9033[0]_i_17_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_12_reg_9033[0]_i_18_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_12_reg_9033[0]_i_3_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_12_reg_9033[0]_i_4_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_12_reg_9033[0]_i_5_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_12_reg_9033[0]_i_6_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_12_reg_9033[0]_i_7_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_12_reg_9033[0]_i_8_n_1\
    );
\icmp_ln899_12_reg_9033[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_12_reg_9033[0]_i_9_n_1\
    );
\icmp_ln899_12_reg_9033_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_12_reg_9033_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_12_reg_9033_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_12_reg_9033_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_12_reg_9033_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_12_reg_9033[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_12_reg_9033[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_12_reg_9033[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_12_reg_9033[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_12_reg_9033_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_12_reg_9033[0]_i_7_n_1\,
      S(2) => \icmp_ln899_12_reg_9033[0]_i_8_n_1\,
      S(1) => \icmp_ln899_12_reg_9033[0]_i_9_n_1\,
      S(0) => \icmp_ln899_12_reg_9033[0]_i_10_n_1\
    );
\icmp_ln899_12_reg_9033_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_12_reg_9033_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_12_reg_9033_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_12_reg_9033_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_12_reg_9033_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_12_reg_9033[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_12_reg_9033[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_12_reg_9033[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_12_reg_9033[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_12_reg_9033_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_12_reg_9033[0]_i_15_n_1\,
      S(2) => \icmp_ln899_12_reg_9033[0]_i_16_n_1\,
      S(1) => \icmp_ln899_12_reg_9033[0]_i_17_n_1\,
      S(0) => \icmp_ln899_12_reg_9033[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0BF4EC4EFD74FA8D32EDF0DBF568291702160319F6D732870431F374076AEF7B",
      INIT_01 => X"EF76FE90F963187BF309030AFED80667D0A1F6F9FD930728E83DFD8616A6BF06",
      INIT_02 => X"FEB90BA2337704861B442E9EDC7317D8F39BDEB5005404CF0206FA757E011B88",
      INIT_03 => X"FE6C03FF05D8EEC2F3FEF5E105F3FF06FE86FFE3E3F9F994024B08C7FD41E9D2",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom is
  signal \icmp_ln899_13_reg_9038[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9038_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_13_reg_9038_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_13_reg_9038_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_13_reg_9038_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_13_reg_9038_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_22_U/StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_13_reg_9038[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_0_V_fu_6016_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_13_reg_9038[0]_i_10_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_13_reg_9038[0]_i_11_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_13_reg_9038[0]_i_12_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_13_reg_9038[0]_i_13_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_13_reg_9038[0]_i_14_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_0_V_fu_6016_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_0_V_fu_6016_p2(6),
      O => \icmp_ln899_13_reg_9038[0]_i_15_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_0_V_fu_6016_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_0_V_fu_6016_p2(4),
      O => \icmp_ln899_13_reg_9038[0]_i_16_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_0_V_fu_6016_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_0_V_fu_6016_p2(2),
      O => \icmp_ln899_13_reg_9038[0]_i_17_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_0_V_fu_6016_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_0_V_fu_6016_p2(0),
      O => \icmp_ln899_13_reg_9038[0]_i_18_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_13_reg_9038[0]_i_3_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_13_reg_9038[0]_i_4_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_13_reg_9038[0]_i_5_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_0_V_fu_6016_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_0_V_fu_6016_p2(8),
      O => \icmp_ln899_13_reg_9038[0]_i_6_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_0_V_fu_6016_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_0_V_fu_6016_p2(14),
      O => \icmp_ln899_13_reg_9038[0]_i_7_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_0_V_fu_6016_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_0_V_fu_6016_p2(12),
      O => \icmp_ln899_13_reg_9038[0]_i_8_n_1\
    );
\icmp_ln899_13_reg_9038[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_0_V_fu_6016_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_0_V_fu_6016_p2(10),
      O => \icmp_ln899_13_reg_9038[0]_i_9_n_1\
    );
\icmp_ln899_13_reg_9038_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_13_reg_9038_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_13_reg_9038_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_13_reg_9038_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_13_reg_9038_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_13_reg_9038[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_13_reg_9038[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_13_reg_9038[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_13_reg_9038[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_13_reg_9038_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_13_reg_9038[0]_i_7_n_1\,
      S(2) => \icmp_ln899_13_reg_9038[0]_i_8_n_1\,
      S(1) => \icmp_ln899_13_reg_9038[0]_i_9_n_1\,
      S(0) => \icmp_ln899_13_reg_9038[0]_i_10_n_1\
    );
\icmp_ln899_13_reg_9038_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_13_reg_9038_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_13_reg_9038_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_13_reg_9038_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_13_reg_9038_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_13_reg_9038[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_13_reg_9038[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_13_reg_9038[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_13_reg_9038[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_13_reg_9038_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_13_reg_9038[0]_i_15_n_1\,
      S(2) => \icmp_ln899_13_reg_9038[0]_i_16_n_1\,
      S(1) => \icmp_ln899_13_reg_9038[0]_i_17_n_1\,
      S(0) => \icmp_ln899_13_reg_9038[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0C04EC9BFD79FA9633A9F0FDF58629C102240333F6FC35B80437F3CC0779EFB1",
      INIT_01 => X"EF9BFE94F9D818C6F3100313FEE1067CD12AF83FFD97072DE892FD8E1721CA8C",
      INIT_02 => X"FEFA0BB33543048A1C923164DCDA1823F3D7DF4C006604D4020DFA7C7E011C11",
      INIT_03 => X"FE7A040405DDEF72F406F5E70612FF0BFE8CFFF2E406F9A1025608D7FD66E9D9",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom is
  signal \icmp_ln899_14_reg_9048[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9048_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_14_reg_9048_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_14_reg_9048_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_14_reg_9048_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_14_reg_9048_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_13_U/StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_14_reg_9048[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_14_reg_9048[0]_i_10_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_14_reg_9048[0]_i_11_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_14_reg_9048[0]_i_12_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_14_reg_9048[0]_i_13_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_14_reg_9048[0]_i_14_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_14_reg_9048[0]_i_15_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_14_reg_9048[0]_i_16_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_14_reg_9048[0]_i_17_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_14_reg_9048[0]_i_18_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_14_reg_9048[0]_i_3_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_14_reg_9048[0]_i_4_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_14_reg_9048[0]_i_5_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_14_reg_9048[0]_i_6_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_1_V_fu_6025_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_14_reg_9048[0]_i_7_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_14_reg_9048[0]_i_8_n_1\
    );
\icmp_ln899_14_reg_9048[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_14_reg_9048[0]_i_9_n_1\
    );
\icmp_ln899_14_reg_9048_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_14_reg_9048_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_14_reg_9048_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_14_reg_9048_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_14_reg_9048_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_14_reg_9048[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_14_reg_9048[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_14_reg_9048[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_14_reg_9048[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_14_reg_9048_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_14_reg_9048[0]_i_7_n_1\,
      S(2) => \icmp_ln899_14_reg_9048[0]_i_8_n_1\,
      S(1) => \icmp_ln899_14_reg_9048[0]_i_9_n_1\,
      S(0) => \icmp_ln899_14_reg_9048[0]_i_10_n_1\
    );
\icmp_ln899_14_reg_9048_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_14_reg_9048_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_14_reg_9048_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_14_reg_9048_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_14_reg_9048_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_14_reg_9048[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_14_reg_9048[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_14_reg_9048[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_14_reg_9048[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_14_reg_9048_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_14_reg_9048[0]_i_15_n_1\,
      S(2) => \icmp_ln899_14_reg_9048[0]_i_16_n_1\,
      S(1) => \icmp_ln899_14_reg_9048[0]_i_17_n_1\,
      S(0) => \icmp_ln899_14_reg_9048[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1D000C690453F676F4B3FF51F077D41EF280EC6D00A8F854FB4F17B50826FAB3",
      INIT_01 => X"FE54AB5F08731543EF41044CF16FB81F1D500131055212DB081AF410F6DADEE4",
      INIT_02 => X"0C9919030598FA91E6ABF4120AAA13190850F0CB0F0AF71F07E0F58905040CCD",
      INIT_03 => X"15D9F9B3011E03C8FFA6EE260F55FEDEFF2DF838F74204F6E74501C1C85F00A2",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom is
  signal \icmp_ln899_15_reg_9053[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9053_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_15_reg_9053_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_15_reg_9053_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_15_reg_9053_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_15_reg_9053_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_12_U/StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_15_reg_9053[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_15_reg_9053[0]_i_10_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_15_reg_9053[0]_i_11_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_15_reg_9053[0]_i_12_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_15_reg_9053[0]_i_13_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_15_reg_9053[0]_i_14_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_15_reg_9053[0]_i_15_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_15_reg_9053[0]_i_16_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_15_reg_9053[0]_i_17_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_15_reg_9053[0]_i_18_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_15_reg_9053[0]_i_3_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_15_reg_9053[0]_i_4_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_15_reg_9053[0]_i_5_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_15_reg_9053[0]_i_6_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_1_V_fu_6025_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_15_reg_9053[0]_i_7_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_15_reg_9053[0]_i_8_n_1\
    );
\icmp_ln899_15_reg_9053[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_15_reg_9053[0]_i_9_n_1\
    );
\icmp_ln899_15_reg_9053_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_15_reg_9053_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_15_reg_9053_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_15_reg_9053_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_15_reg_9053_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_15_reg_9053[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_15_reg_9053[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_15_reg_9053[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_15_reg_9053[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_15_reg_9053_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_15_reg_9053[0]_i_7_n_1\,
      S(2) => \icmp_ln899_15_reg_9053[0]_i_8_n_1\,
      S(1) => \icmp_ln899_15_reg_9053[0]_i_9_n_1\,
      S(0) => \icmp_ln899_15_reg_9053[0]_i_10_n_1\
    );
\icmp_ln899_15_reg_9053_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_15_reg_9053_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_15_reg_9053_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_15_reg_9053_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_15_reg_9053_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_15_reg_9053[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_15_reg_9053[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_15_reg_9053[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_15_reg_9053[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_15_reg_9053_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_15_reg_9053[0]_i_15_n_1\,
      S(2) => \icmp_ln899_15_reg_9053[0]_i_16_n_1\,
      S(1) => \icmp_ln899_15_reg_9053[0]_i_17_n_1\,
      S(0) => \icmp_ln899_15_reg_9053[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1E0C0C790475F67BF507FF60F07ED565F297EC8100AFF85CFB5818280832FABA",
      INIT_01 => X"FE5AB0F9088B15D7EF5C045FF181B9B71DB4013605B612ED0820F417F6DFE094",
      INIT_02 => X"0CAD191105A2FA97E701F4760AD8136C0873F0D70F5BF7300800F593055E0CD2",
      INIT_03 => X"15F0F9BE012203D1FFECEE4C0F5CFEE5FF31F84BF7660517E80401C8C95F00A7",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom is
  signal \icmp_ln899_16_reg_9058[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9058_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_16_reg_9058_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_16_reg_9058_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_16_reg_9058_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_16_reg_9058_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_7_U/StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_16_reg_9058[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_16_reg_9058[0]_i_10_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_16_reg_9058[0]_i_11_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_16_reg_9058[0]_i_12_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_16_reg_9058[0]_i_13_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_16_reg_9058[0]_i_14_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_16_reg_9058[0]_i_15_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_16_reg_9058[0]_i_16_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_16_reg_9058[0]_i_17_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_16_reg_9058[0]_i_18_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_16_reg_9058[0]_i_3_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_16_reg_9058[0]_i_4_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_16_reg_9058[0]_i_5_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_16_reg_9058[0]_i_6_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_1_V_fu_6025_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_16_reg_9058[0]_i_7_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_16_reg_9058[0]_i_8_n_1\
    );
\icmp_ln899_16_reg_9058[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_16_reg_9058[0]_i_9_n_1\
    );
\icmp_ln899_16_reg_9058_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_16_reg_9058_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_16_reg_9058_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_16_reg_9058_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_16_reg_9058_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_16_reg_9058[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_16_reg_9058[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_16_reg_9058[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_16_reg_9058[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_16_reg_9058_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_16_reg_9058[0]_i_7_n_1\,
      S(2) => \icmp_ln899_16_reg_9058[0]_i_8_n_1\,
      S(1) => \icmp_ln899_16_reg_9058[0]_i_9_n_1\,
      S(0) => \icmp_ln899_16_reg_9058[0]_i_10_n_1\
    );
\icmp_ln899_16_reg_9058_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_16_reg_9058_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_16_reg_9058_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_16_reg_9058_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_16_reg_9058_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_16_reg_9058[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_16_reg_9058[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_16_reg_9058[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_16_reg_9058[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_16_reg_9058_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_16_reg_9058[0]_i_15_n_1\,
      S(2) => \icmp_ln899_16_reg_9058[0]_i_16_n_1\,
      S(1) => \icmp_ln899_16_reg_9058[0]_i_17_n_1\,
      S(0) => \icmp_ln899_16_reg_9058[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1F180C890498F680F55AFF6FF086D6ABF2ADEC9500B6F863FB62189B083DFAC0",
      INIT_01 => X"FE60B69308A2166CEF770472F192BB4E1E18013C061912FE0826F41FF6E5E244",
      INIT_02 => X"0CC0191F05ABFA9DE758F4D90B0613BF0896F0E40FACF7420820F59D05B80CD7",
      INIT_03 => X"1608F9CA012603D90032EE720F62FEECFF35F85FF78A0538E8C201D0CA5F00AD",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => nf_assign_fu_1878(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom is
  signal \icmp_ln899_17_reg_9063[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9063_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_17_reg_9063_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_17_reg_9063_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_17_reg_9063_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_17_reg_9063_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_6_U/StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_17_reg_9063[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_17_reg_9063[0]_i_10_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_17_reg_9063[0]_i_11_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_17_reg_9063[0]_i_12_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_17_reg_9063[0]_i_13_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_17_reg_9063[0]_i_14_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_17_reg_9063[0]_i_15_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_17_reg_9063[0]_i_16_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_17_reg_9063[0]_i_17_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_17_reg_9063[0]_i_18_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_17_reg_9063[0]_i_3_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_17_reg_9063[0]_i_4_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_17_reg_9063[0]_i_5_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_17_reg_9063[0]_i_6_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_1_V_fu_6025_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_17_reg_9063[0]_i_7_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_17_reg_9063[0]_i_8_n_1\
    );
\icmp_ln899_17_reg_9063[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_17_reg_9063[0]_i_9_n_1\
    );
\icmp_ln899_17_reg_9063_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_17_reg_9063_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_17_reg_9063_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_17_reg_9063_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_17_reg_9063_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_17_reg_9063[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_17_reg_9063[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_17_reg_9063[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_17_reg_9063[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_17_reg_9063_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_17_reg_9063[0]_i_7_n_1\,
      S(2) => \icmp_ln899_17_reg_9063[0]_i_8_n_1\,
      S(1) => \icmp_ln899_17_reg_9063[0]_i_9_n_1\,
      S(0) => \icmp_ln899_17_reg_9063[0]_i_10_n_1\
    );
\icmp_ln899_17_reg_9063_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_17_reg_9063_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_17_reg_9063_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_17_reg_9063_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_17_reg_9063_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_17_reg_9063[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_17_reg_9063[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_17_reg_9063[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_17_reg_9063[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_17_reg_9063_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_17_reg_9063[0]_i_15_n_1\,
      S(2) => \icmp_ln899_17_reg_9063[0]_i_16_n_1\,
      S(1) => \icmp_ln899_17_reg_9063[0]_i_17_n_1\,
      S(0) => \icmp_ln899_17_reg_9063[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"20240C9904BAF685F5ADFF7EF08DD7F2F2C4ECA900BDF86BFB6B190E0849FAC6",
      INIT_01 => X"FE66BC2C08BA1700EF930485F1A4BCE61E7C0141067D1310082CF426F6EAE3F4",
      INIT_02 => X"0CD3192D05B5FAA3E7AEF53D0B34141208B8F0F00FFDF7530840F5A706120CDC",
      INIT_03 => X"161FF9D5012A03E20078EE970F69FEF3FF39F872F7AE0559E98001D7CB5F00B2",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => nf_assign_fu_1878(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom is
  signal \icmp_ln899_18_reg_9068[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9068_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln899_18_reg_9068_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_18_reg_9068_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_18_reg_9068_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_18_reg_9068_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_5_U/StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
\icmp_ln899_18_reg_9068[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(9),
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_18_reg_9068[0]_i_10_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \^q0_reg\(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_18_reg_9068[0]_i_11_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \^q0_reg\(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_18_reg_9068[0]_i_12_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \^q0_reg\(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_18_reg_9068[0]_i_13_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \^q0_reg\(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_18_reg_9068[0]_i_14_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(7),
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \^q0_reg\(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_18_reg_9068[0]_i_15_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(5),
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \^q0_reg\(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_18_reg_9068[0]_i_16_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(3),
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \^q0_reg\(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_18_reg_9068[0]_i_17_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(1),
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \^q0_reg\(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_18_reg_9068[0]_i_18_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \^q0_reg\(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_18_reg_9068[0]_i_3_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \^q0_reg\(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_18_reg_9068[0]_i_4_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \^q0_reg\(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_18_reg_9068[0]_i_5_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \^q0_reg\(9),
      I2 => \^q0_reg\(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_18_reg_9068[0]_i_6_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(15),
      I1 => accu_0_1_V_fu_6025_p2(15),
      I2 => \^q0_reg\(14),
      I3 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_18_reg_9068[0]_i_7_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(13),
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => \^q0_reg\(12),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_18_reg_9068[0]_i_8_n_1\
    );
\icmp_ln899_18_reg_9068[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(11),
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \^q0_reg\(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_18_reg_9068[0]_i_9_n_1\
    );
\icmp_ln899_18_reg_9068_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_18_reg_9068_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_18_reg_9068_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_18_reg_9068_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_18_reg_9068_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_18_reg_9068[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_18_reg_9068[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_18_reg_9068[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_18_reg_9068[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_18_reg_9068_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_18_reg_9068[0]_i_7_n_1\,
      S(2) => \icmp_ln899_18_reg_9068[0]_i_8_n_1\,
      S(1) => \icmp_ln899_18_reg_9068[0]_i_9_n_1\,
      S(0) => \icmp_ln899_18_reg_9068[0]_i_10_n_1\
    );
\icmp_ln899_18_reg_9068_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_18_reg_9068_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_18_reg_9068_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_18_reg_9068_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_18_reg_9068_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_18_reg_9068[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_18_reg_9068[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_18_reg_9068[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_18_reg_9068[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_18_reg_9068_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_18_reg_9068[0]_i_15_n_1\,
      S(2) => \icmp_ln899_18_reg_9068[0]_i_16_n_1\,
      S(1) => \icmp_ln899_18_reg_9068[0]_i_17_n_1\,
      S(0) => \icmp_ln899_18_reg_9068[0]_i_18_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"21300CA904DCF68AF600FF8DF094D939F2DAECBD00C4F872FB7419810854FACD",
      INIT_01 => X"FE6BC1C608D21795EFAE0498F1B6BE7E1EDF014706E013220832F42EF6EFE5A4",
      INIT_02 => X"0CE7193A05BFFAAAE805F5A10B62146508DBF0FD104EF7640860F5B1066D0CE2",
      INIT_03 => X"1637F9E1012E03EB00BDEEBD0F70FEFAFF3DF885F7D2057AEA3E01DFCC5F00B8",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => nf_assign_fu_1878(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_19_reg_9073_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom is
  signal \icmp_ln899_19_reg_9073[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9073_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal q0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_icmp_ln899_19_reg_9073_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_19_reg_9073_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_19_reg_9073_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_19_reg_9073_reg[0]_i_2\ : label is 11;
begin
\g0_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08120367DE9F15C1"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(0)
    );
\g0_b10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87B2A517CCA77C40"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(10)
    );
\g0_b11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CADA89B888455F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(11)
    );
\g0_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEB783B767913139"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(1)
    );
\g0_b2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22F0FB34366BF0C"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(2)
    );
\g0_b3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C05BEAE47C48F738"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(3)
    );
\g0_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"327B99B4C11FEFDD"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(4)
    );
\g0_b5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"762D9195B41EE19E"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(5)
    );
\g0_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6AEE893EAE329FF"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(6)
    );
\g0_b7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"547DB3AF2E0276E5"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(7)
    );
\g0_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BB662544AF1040C"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(8)
    );
\g0_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97A81612C8B39D89"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(9)
    );
\icmp_ln899_19_reg_9073[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(9),
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => q0(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_19_reg_9073[0]_i_10_n_1\
    );
\icmp_ln899_19_reg_9073[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => q0(7),
      I2 => q0(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_19_reg_9073[0]_i_11_n_1\
    );
\icmp_ln899_19_reg_9073[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => q0(5),
      I2 => q0(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_19_reg_9073[0]_i_12_n_1\
    );
\icmp_ln899_19_reg_9073[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => q0(3),
      I2 => q0(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_19_reg_9073[0]_i_13_n_1\
    );
\icmp_ln899_19_reg_9073[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => q0(1),
      I2 => q0(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_19_reg_9073[0]_i_14_n_1\
    );
\icmp_ln899_19_reg_9073[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(7),
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => q0(6),
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_19_reg_9073[0]_i_15_n_1\
    );
\icmp_ln899_19_reg_9073[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(5),
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => q0(4),
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_19_reg_9073[0]_i_16_n_1\
    );
\icmp_ln899_19_reg_9073[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(3),
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => q0(2),
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_19_reg_9073[0]_i_17_n_1\
    );
\icmp_ln899_19_reg_9073[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(1),
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => q0(0),
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_19_reg_9073[0]_i_18_n_1\
    );
\icmp_ln899_19_reg_9073[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => q0(11),
      I2 => q0(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_19_reg_9073[0]_i_5_n_1\
    );
\icmp_ln899_19_reg_9073[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => q0(9),
      I2 => q0(8),
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_19_reg_9073[0]_i_6_n_1\
    );
\icmp_ln899_19_reg_9073[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => q0(11),
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => q0(10),
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_19_reg_9073[0]_i_9_n_1\
    );
\icmp_ln899_19_reg_9073_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_19_reg_9073_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_19_reg_9073_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_19_reg_9073_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_19_reg_9073_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \icmp_ln899_19_reg_9073[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_19_reg_9073[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_19_reg_9073_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \icmp_ln899_19_reg_9073_reg[0]\(1 downto 0),
      S(1) => \icmp_ln899_19_reg_9073[0]_i_9_n_1\,
      S(0) => \icmp_ln899_19_reg_9073[0]_i_10_n_1\
    );
\icmp_ln899_19_reg_9073_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_19_reg_9073_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_19_reg_9073_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_19_reg_9073_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_19_reg_9073_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_19_reg_9073[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_19_reg_9073[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_19_reg_9073[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_19_reg_9073[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_19_reg_9073_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_19_reg_9073[0]_i_15_n_1\,
      S(2) => \icmp_ln899_19_reg_9073[0]_i_16_n_1\,
      S(1) => \icmp_ln899_19_reg_9073[0]_i_17_n_1\,
      S(0) => \icmp_ln899_19_reg_9073[0]_i_18_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(10),
      Q => q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(11),
      Q => q0(11),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(7),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(8),
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => p_0_out(9),
      Q => q0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \odata_reg[8]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \icmp_ln289_reg_8834_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    i_0_reg_2265_reg_13_sp_1 : out STD_LOGIC;
    \nf_assign_fu_1878_reg[0]\ : out STD_LOGIC;
    \nf_assign_fu_1878_reg[8]\ : out STD_LOGIC;
    nf_fu_5968_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    i_0_reg_2265_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \p_Result_1_1_1_reg_8829_reg[0]\ : in STD_LOGIC;
    icmp_ln289_reg_8834_pp0_iter2_reg : in STD_LOGIC;
    \p_Result_1_1_1_reg_8829_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \p_Result_1_1_1_reg_8829_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln289_reg_8834 : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom is
  signal ap_enable_reg_pp0_iter0_i_4_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_5_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_6_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_7_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_8_n_1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg\ : STD_LOGIC;
  signal \g0_b0__6_n_1\ : STD_LOGIC;
  signal \g0_b10__6_n_1\ : STD_LOGIC;
  signal \g0_b11__6_n_1\ : STD_LOGIC;
  signal \g0_b12__4_n_1\ : STD_LOGIC;
  signal g0_b13_n_1 : STD_LOGIC;
  signal g0_b14_n_1 : STD_LOGIC;
  signal \g0_b1__6_n_1\ : STD_LOGIC;
  signal \g0_b2__6_n_1\ : STD_LOGIC;
  signal \g0_b3__6_n_1\ : STD_LOGIC;
  signal \g0_b4__6_n_1\ : STD_LOGIC;
  signal \g0_b5__6_n_1\ : STD_LOGIC;
  signal \g0_b6__6_n_1\ : STD_LOGIC;
  signal \g0_b7__6_n_1\ : STD_LOGIC;
  signal \g0_b8__6_n_1\ : STD_LOGIC;
  signal \g0_b9__6_n_1\ : STD_LOGIC;
  signal i_0_reg_2265_reg_13_sn_1 : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_27_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_28_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_29_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_30_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_31_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_32_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_33_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_34_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_35_n_1\ : STD_LOGIC;
  signal \^icmp_ln289_reg_8834_reg[0]\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9078_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1878[6]_i_4_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878[6]_i_5_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878[6]_i_6_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878[6]_i_7_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878[6]_i_8_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878[6]_i_9_n_1\ : STD_LOGIC;
  signal \^nf_assign_fu_1878_reg[0]\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \^nf_assign_fu_1878_reg[8]\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \^nf_fu_5968_p2\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^odata_reg[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[14]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_20_reg_9078_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_20_reg_9078_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nf_assign_fu_1878_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_assign_fu_1878_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_20_reg_9078_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_20_reg_9078_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1878_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1878_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1878_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1878_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1878_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1878_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1878_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1878_reg[8]_i_1\ : label is 35;
begin
  ap_enable_reg_pp0_iter0_reg <= \^ap_enable_reg_pp0_iter0_reg\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  ap_enable_reg_pp0_iter3_reg <= \^ap_enable_reg_pp0_iter3_reg\;
  i_0_reg_2265_reg_13_sp_1 <= i_0_reg_2265_reg_13_sn_1;
  \icmp_ln289_reg_8834_reg[0]\ <= \^icmp_ln289_reg_8834_reg[0]\;
  \nf_assign_fu_1878_reg[0]\ <= \^nf_assign_fu_1878_reg[0]\;
  \nf_assign_fu_1878_reg[8]\ <= \^nf_assign_fu_1878_reg[8]\;
  nf_fu_5968_p2(30 downto 0) <= \^nf_fu_5968_p2\(30 downto 0);
  \odata_reg[8]\ <= \^odata_reg[8]\;
\add_ln700_24_reg_9103[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(14),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(15),
      O => \q0_reg[14]_6\(0)
    );
\add_ln700_24_reg_9103[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(14),
      O => \q0_reg[14]_5\(0)
    );
\add_ln700_24_reg_9103[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(14),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(15),
      O => \q0_reg[14]_4\(0)
    );
\add_ln700_24_reg_9103[1]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(14),
      O => \q0_reg[14]_9\(0)
    );
\add_ln700_24_reg_9103[1]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(14),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(15),
      O => \q0_reg[14]_8\(0)
    );
\add_ln700_24_reg_9103[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(14),
      O => \q0_reg[14]_7\(0)
    );
ap_enable_reg_pp0_iter0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_i_4_n_1,
      I1 => ap_enable_reg_pp0_iter0_i_5_n_1,
      I2 => ap_enable_reg_pp0_iter0_i_6_n_1,
      I3 => ap_enable_reg_pp0_iter0_i_7_n_1,
      I4 => ap_enable_reg_pp0_iter0_i_8_n_1,
      O => i_0_reg_2265_reg_13_sn_1
    );
ap_enable_reg_pp0_iter0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => i_0_reg_2265_reg(13),
      I1 => i_0_reg_2265_reg(7),
      I2 => i_0_reg_2265_reg(9),
      I3 => i_0_reg_2265_reg(19),
      I4 => i_0_reg_2265_reg(17),
      I5 => i_0_reg_2265_reg(14),
      O => ap_enable_reg_pp0_iter0_i_4_n_1
    );
ap_enable_reg_pp0_iter0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => i_0_reg_2265_reg(3),
      I1 => i_0_reg_2265_reg(16),
      I2 => i_0_reg_2265_reg(21),
      I3 => i_0_reg_2265_reg(1),
      O => ap_enable_reg_pp0_iter0_i_5_n_1
    );
ap_enable_reg_pp0_iter0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => i_0_reg_2265_reg(10),
      I1 => i_0_reg_2265_reg(18),
      I2 => i_0_reg_2265_reg(15),
      I3 => i_0_reg_2265_reg(4),
      O => ap_enable_reg_pp0_iter0_i_6_n_1
    );
ap_enable_reg_pp0_iter0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_0_reg_2265_reg(2),
      I1 => i_0_reg_2265_reg(12),
      I2 => i_0_reg_2265_reg(6),
      I3 => i_0_reg_2265_reg(11),
      O => ap_enable_reg_pp0_iter0_i_7_n_1
    );
ap_enable_reg_pp0_iter0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_0_reg_2265_reg(0),
      I1 => i_0_reg_2265_reg(20),
      I2 => i_0_reg_2265_reg(5),
      I3 => i_0_reg_2265_reg(8),
      O => ap_enable_reg_pp0_iter0_i_8_n_1
    );
\g0_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB030292E2BD0AEE"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b0__6_n_1\
    );
\g0_b10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8792A517CCA67C40"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b10__6_n_1\
    );
\g0_b11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47EADA89F889455F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b11__6_n_1\
    );
\g0_b12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1E0557492961F9D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b12__4_n_1\
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45E81C548A079ED9"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b13_n_1
    );
g0_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45EA1C54CB071FD9"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => g0_b14_n_1
    );
\g0_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01AFF95495EB0B9F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b1__6_n_1\
    );
\g0_b2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3D6D2559DBC1DCC"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b2__6_n_1\
    );
\g0_b3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E7E8701570EC403"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b3__6_n_1\
    );
\g0_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"723A7A60D64E1021"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b4__6_n_1\
    );
\g0_b5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F25C1EABDDAE2E46"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b5__6_n_1\
    );
\g0_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA876425CA52C167"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b6__6_n_1\
    );
\g0_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505D3A3D5FA25F79"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b7__6_n_1\
    );
\g0_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F9CE3D62BF1A588"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b8__6_n_1\
    );
\g0_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"978A161288B29D8D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b9__6_n_1\
    );
\icmp_ln289_reg_8834[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \icmp_ln289_reg_8834[0]_i_27_n_1\,
      I1 => \icmp_ln289_reg_8834[0]_i_28_n_1\,
      I2 => \icmp_ln289_reg_8834[0]_i_29_n_1\,
      I3 => \icmp_ln289_reg_8834[0]_i_30_n_1\,
      I4 => \icmp_ln289_reg_8834[0]_i_31_n_1\,
      O => \icmp_ln289_reg_8834[0]_i_11_n_1\
    );
\icmp_ln289_reg_8834[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => \icmp_ln289_reg_8834[0]_i_32_n_1\,
      I1 => \^nf_fu_5968_p2\(10),
      I2 => \^nf_fu_5968_p2\(8),
      I3 => \^nf_fu_5968_p2\(9),
      I4 => \icmp_ln289_reg_8834[0]_i_27_n_1\,
      O => \icmp_ln289_reg_8834[0]_i_12_n_1\
    );
\icmp_ln289_reg_8834[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \nf_assign_fu_1878[6]_i_8_n_1\,
      I1 => \^nf_fu_5968_p2\(5),
      I2 => \^nf_fu_5968_p2\(26),
      I3 => \^nf_fu_5968_p2\(16),
      I4 => \^nf_fu_5968_p2\(14),
      O => \icmp_ln289_reg_8834[0]_i_13_n_1\
    );
\icmp_ln289_reg_8834[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln289_reg_8834,
      I1 => \q0_reg[0]_0\,
      I2 => Q(0),
      O => \icmp_ln289_reg_8834[0]_i_14_n_1\
    );
\icmp_ln289_reg_8834[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\,
      I2 => icmp_ln289_reg_8834,
      I3 => nf_assign_fu_1878(11),
      I4 => nf_assign_fu_1878(10),
      I5 => nf_assign_fu_1878(9),
      O => \icmp_ln289_reg_8834[0]_i_27_n_1\
    );
\icmp_ln289_reg_8834[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => nf_assign_fu_1878(8),
      I1 => nf_assign_fu_1878(0),
      I2 => nf_assign_fu_1878(31),
      I3 => nf_assign_fu_1878(12),
      I4 => nf_assign_fu_1878(28),
      I5 => nf_assign_fu_1878(6),
      O => \icmp_ln289_reg_8834[0]_i_28_n_1\
    );
\icmp_ln289_reg_8834[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_assign_fu_1878(18),
      I1 => nf_assign_fu_1878(1),
      I2 => nf_assign_fu_1878(5),
      I3 => nf_assign_fu_1878(2),
      I4 => \icmp_ln289_reg_8834[0]_i_33_n_1\,
      O => \icmp_ln289_reg_8834[0]_i_29_n_1\
    );
\icmp_ln289_reg_8834[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => \p_Result_1_1_1_reg_8829_reg[0]\,
      I1 => icmp_ln289_reg_8834_pp0_iter2_reg,
      I2 => \p_Result_1_1_1_reg_8829_reg[0]_0\(0),
      I3 => ap_rst_n,
      I4 => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      O => \^ap_enable_reg_pp0_iter3_reg\
    );
\icmp_ln289_reg_8834[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_assign_fu_1878(24),
      I1 => nf_assign_fu_1878(4),
      I2 => nf_assign_fu_1878(27),
      I3 => nf_assign_fu_1878(19),
      I4 => \icmp_ln289_reg_8834[0]_i_34_n_1\,
      O => \icmp_ln289_reg_8834[0]_i_30_n_1\
    );
\icmp_ln289_reg_8834[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln289_reg_8834[0]_i_35_n_1\,
      I1 => nf_assign_fu_1878(17),
      I2 => nf_assign_fu_1878(13),
      I3 => nf_assign_fu_1878(16),
      I4 => nf_assign_fu_1878(20),
      O => \icmp_ln289_reg_8834[0]_i_31_n_1\
    );
\icmp_ln289_reg_8834[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \icmp_ln289_reg_8834[0]_i_35_n_1\,
      I1 => \icmp_ln289_reg_8834[0]_i_14_n_1\,
      I2 => \^nf_fu_5968_p2\(22),
      I3 => \^nf_fu_5968_p2\(21),
      I4 => \^nf_fu_5968_p2\(20),
      O => \icmp_ln289_reg_8834[0]_i_32_n_1\
    );
\icmp_ln289_reg_8834[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel(3),
      I1 => nf_assign_fu_1878(15),
      I2 => nf_assign_fu_1878(26),
      I3 => nf_assign_fu_1878(30),
      O => \icmp_ln289_reg_8834[0]_i_33_n_1\
    );
\icmp_ln289_reg_8834[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_assign_fu_1878(25),
      I1 => nf_assign_fu_1878(7),
      I2 => nf_assign_fu_1878(14),
      I3 => nf_assign_fu_1878(29),
      O => \icmp_ln289_reg_8834[0]_i_34_n_1\
    );
\icmp_ln289_reg_8834[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => nf_assign_fu_1878(21),
      I1 => nf_assign_fu_1878(22),
      I2 => nf_assign_fu_1878(23),
      O => \icmp_ln289_reg_8834[0]_i_35_n_1\
    );
\icmp_ln289_reg_8834[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F333F755F755"
    )
        port map (
      I0 => \icmp_ln289_reg_8834[0]_i_11_n_1\,
      I1 => \^nf_assign_fu_1878_reg[0]\,
      I2 => \^nf_assign_fu_1878_reg[8]\,
      I3 => \icmp_ln289_reg_8834[0]_i_12_n_1\,
      I4 => \icmp_ln289_reg_8834[0]_i_13_n_1\,
      I5 => \icmp_ln289_reg_8834[0]_i_14_n_1\,
      O => \^icmp_ln289_reg_8834_reg[0]\
    );
\icmp_ln289_reg_8834[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_0_reg_2265_reg_13_sn_1,
      I1 => ap_enable_reg_pp0_iter0,
      O => \^ap_enable_reg_pp0_iter0_reg\
    );
\icmp_ln899_19_reg_9073[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(14),
      O => DI(1)
    );
\icmp_ln899_19_reg_9073[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \q0_reg_n_1_[13]\,
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => DI(0)
    );
\icmp_ln899_19_reg_9073[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(14),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(15),
      O => \q0_reg[14]_0\(1)
    );
\icmp_ln899_19_reg_9073[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[13]\,
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \q0_reg[14]_0\(0)
    );
\icmp_ln899_20_reg_9078[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_20_reg_9078[0]_i_10_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \q0_reg_n_1_[7]\,
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_20_reg_9078[0]_i_11_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \q0_reg_n_1_[5]\,
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_20_reg_9078[0]_i_12_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \q0_reg_n_1_[3]\,
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_20_reg_9078[0]_i_13_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \q0_reg_n_1_[1]\,
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_20_reg_9078[0]_i_14_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[7]\,
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_20_reg_9078[0]_i_15_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_20_reg_9078[0]_i_16_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[3]\,
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_20_reg_9078[0]_i_17_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_20_reg_9078[0]_i_18_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(14),
      O => \icmp_ln899_20_reg_9078[0]_i_3_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \q0_reg_n_1_[13]\,
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_20_reg_9078[0]_i_4_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \q0_reg_n_1_[11]\,
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_20_reg_9078[0]_i_5_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \q0_reg_n_1_[9]\,
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_20_reg_9078[0]_i_6_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(14),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(15),
      O => \icmp_ln899_20_reg_9078[0]_i_7_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[13]\,
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_20_reg_9078[0]_i_8_n_1\
    );
\icmp_ln899_20_reg_9078[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_20_reg_9078[0]_i_9_n_1\
    );
\icmp_ln899_20_reg_9078_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_20_reg_9078_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_20_reg_9078_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_20_reg_9078_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_20_reg_9078_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_20_reg_9078[0]_i_3_n_1\,
      DI(2) => \icmp_ln899_20_reg_9078[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_20_reg_9078[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_20_reg_9078[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_20_reg_9078_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_20_reg_9078[0]_i_7_n_1\,
      S(2) => \icmp_ln899_20_reg_9078[0]_i_8_n_1\,
      S(1) => \icmp_ln899_20_reg_9078[0]_i_9_n_1\,
      S(0) => \icmp_ln899_20_reg_9078[0]_i_10_n_1\
    );
\icmp_ln899_20_reg_9078_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_20_reg_9078_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_20_reg_9078_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_20_reg_9078_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_20_reg_9078_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_20_reg_9078[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_20_reg_9078[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_20_reg_9078[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_20_reg_9078[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_20_reg_9078_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_20_reg_9078[0]_i_15_n_1\,
      S(2) => \icmp_ln899_20_reg_9078[0]_i_16_n_1\,
      S(1) => \icmp_ln899_20_reg_9078[0]_i_17_n_1\,
      S(0) => \icmp_ln899_20_reg_9078[0]_i_18_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(14),
      O => \q0_reg[14]_3\(0)
    );
\icmp_ln899_24_reg_9083[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(14),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(15),
      O => \q0_reg[14]_2\(0)
    );
\icmp_ln899_25_reg_9088[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(15),
      I1 => \q0_reg_n_1_[14]\,
      I2 => accu_0_1_V_fu_6025_p2(14),
      O => \q0_reg[14]_1\(0)
    );
\icmp_ln899_25_reg_9088[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(14),
      I1 => accu_0_1_V_fu_6025_p2(15),
      I2 => \q0_reg_n_1_[14]\,
      O => S(0)
    );
\nf_assign_fu_1878[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \nf_assign_fu_1878[6]_i_4_n_1\,
      I1 => \nf_assign_fu_1878[6]_i_5_n_1\,
      I2 => \nf_assign_fu_1878[6]_i_6_n_1\,
      I3 => \nf_assign_fu_1878[6]_i_7_n_1\,
      O => \^nf_assign_fu_1878_reg[0]\
    );
\nf_assign_fu_1878[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \nf_assign_fu_1878[6]_i_8_n_1\,
      I1 => \nf_assign_fu_1878[6]_i_9_n_1\,
      I2 => \^nf_fu_5968_p2\(5),
      I3 => \^nf_fu_5968_p2\(26),
      I4 => \^nf_fu_5968_p2\(10),
      I5 => \^nf_fu_5968_p2\(20),
      O => \^nf_assign_fu_1878_reg[8]\
    );
\nf_assign_fu_1878[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^nf_fu_5968_p2\(30),
      I1 => \^nf_fu_5968_p2\(17),
      I2 => \^nf_fu_5968_p2\(23),
      I3 => \^nf_fu_5968_p2\(11),
      O => \nf_assign_fu_1878[6]_i_4_n_1\
    );
\nf_assign_fu_1878[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^nf_fu_5968_p2\(12),
      I1 => \^nf_fu_5968_p2\(13),
      I2 => \^nf_fu_5968_p2\(0),
      I3 => \^nf_fu_5968_p2\(1),
      O => \nf_assign_fu_1878[6]_i_5_n_1\
    );
\nf_assign_fu_1878[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^nf_fu_5968_p2\(27),
      I1 => \^nf_fu_5968_p2\(19),
      I2 => \^nf_fu_5968_p2\(28),
      I3 => \^nf_fu_5968_p2\(18),
      O => \nf_assign_fu_1878[6]_i_6_n_1\
    );
\nf_assign_fu_1878[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      I1 => \^nf_fu_5968_p2\(6),
      I2 => \^nf_fu_5968_p2\(3),
      I3 => \^nf_fu_5968_p2\(4),
      O => \nf_assign_fu_1878[6]_i_7_n_1\
    );
\nf_assign_fu_1878[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^nf_fu_5968_p2\(29),
      I1 => \^nf_fu_5968_p2\(7),
      I2 => \^nf_fu_5968_p2\(2),
      I3 => \^nf_fu_5968_p2\(24),
      I4 => \^nf_fu_5968_p2\(15),
      I5 => \^nf_fu_5968_p2\(25),
      O => \nf_assign_fu_1878[6]_i_8_n_1\
    );
\nf_assign_fu_1878[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^nf_fu_5968_p2\(14),
      I1 => \^nf_fu_5968_p2\(16),
      I2 => \^nf_fu_5968_p2\(9),
      I3 => \^nf_fu_5968_p2\(8),
      I4 => \^nf_fu_5968_p2\(22),
      I5 => \^nf_fu_5968_p2\(21),
      O => \nf_assign_fu_1878[6]_i_9_n_1\
    );
\nf_assign_fu_1878_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1878_reg[8]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1878_reg[12]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1878_reg[12]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1878_reg[12]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1878_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_fu_5968_p2\(11 downto 8),
      S(3 downto 0) => nf_assign_fu_1878(12 downto 9)
    );
\nf_assign_fu_1878_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1878_reg[12]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1878_reg[16]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1878_reg[16]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1878_reg[16]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1878_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_fu_5968_p2\(15 downto 12),
      S(3 downto 0) => nf_assign_fu_1878(16 downto 13)
    );
\nf_assign_fu_1878_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1878_reg[16]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1878_reg[20]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1878_reg[20]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1878_reg[20]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1878_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_fu_5968_p2\(19 downto 16),
      S(3 downto 0) => nf_assign_fu_1878(20 downto 17)
    );
\nf_assign_fu_1878_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1878_reg[20]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1878_reg[24]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1878_reg[24]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1878_reg[24]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1878_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_fu_5968_p2\(23 downto 20),
      S(3 downto 0) => nf_assign_fu_1878(24 downto 21)
    );
\nf_assign_fu_1878_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1878_reg[24]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1878_reg[28]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1878_reg[28]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1878_reg[28]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1878_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_fu_5968_p2\(27 downto 24),
      S(3 downto 0) => nf_assign_fu_1878(28 downto 25)
    );
\nf_assign_fu_1878_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1878_reg[28]_i_1_n_1\,
      CO(3 downto 2) => \NLW_nf_assign_fu_1878_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_assign_fu_1878_reg[31]_i_3_n_3\,
      CO(0) => \nf_assign_fu_1878_reg[31]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_assign_fu_1878_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^nf_fu_5968_p2\(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => nf_assign_fu_1878(31 downto 29)
    );
\nf_assign_fu_1878_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_assign_fu_1878_reg[4]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1878_reg[4]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1878_reg[4]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1878_reg[4]_i_1_n_4\,
      CYINIT => nf_assign_fu_1878(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_fu_5968_p2\(3 downto 0),
      S(3 downto 0) => nf_assign_fu_1878(4 downto 1)
    );
\nf_assign_fu_1878_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1878_reg[4]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1878_reg[8]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1878_reg[8]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1878_reg[8]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1878_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_fu_5968_p2\(7 downto 4),
      S(3 downto 0) => nf_assign_fu_1878(8 downto 5)
    );
\odata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0155"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter0_reg\,
      I1 => \^icmp_ln289_reg_8834_reg[0]\,
      I2 => \q0_reg[0]_1\(0),
      I3 => \q0_reg[0]_2\(0),
      I4 => \^ap_enable_reg_pp0_iter3_reg\,
      O => \^odata_reg[8]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b0__6_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b10__6_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b11__6_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b12__4_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => g0_b13_n_1,
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => g0_b14_n_1,
      Q => \q0_reg_n_1_[14]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b1__6_n_1\,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b2__6_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b3__6_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b4__6_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b5__6_n_1\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b6__6_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b7__6_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b8__6_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg\,
      D => \g0_b9__6_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
q0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => Q(0),
      I2 => \^odata_reg[8]\,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln700_24_reg_9103_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom is
  signal \add_ln700_24_reg_9103[1]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_32_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_33_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_34_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_35_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_36_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_37_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_38_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_39_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_5_n_4\ : STD_LOGIC;
  signal \g0_b0__3_n_1\ : STD_LOGIC;
  signal \g0_b10__3_n_1\ : STD_LOGIC;
  signal \g0_b11__3_n_1\ : STD_LOGIC;
  signal \g0_b12__2_n_1\ : STD_LOGIC;
  signal \g0_b1__3_n_1\ : STD_LOGIC;
  signal \g0_b2__3_n_1\ : STD_LOGIC;
  signal \g0_b3__3_n_1\ : STD_LOGIC;
  signal \g0_b4__3_n_1\ : STD_LOGIC;
  signal \g0_b5__3_n_1\ : STD_LOGIC;
  signal \g0_b6__3_n_1\ : STD_LOGIC;
  signal \g0_b7__3_n_1\ : STD_LOGIC;
  signal \g0_b8__3_n_1\ : STD_LOGIC;
  signal \g0_b9__3_n_1\ : STD_LOGIC;
  signal icmp_ln899_21_fu_6221_p2 : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_add_ln700_24_reg_9103_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_24_reg_9103_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln700_24_reg_9103[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \add_ln700_24_reg_9103[1]_i_1\ : label is "soft_lutpair1";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \add_ln700_24_reg_9103_reg[1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \add_ln700_24_reg_9103_reg[1]_i_5\ : label is 11;
begin
\add_ln700_24_reg_9103[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln899_21_fu_6221_p2,
      I1 => CO(0),
      I2 => \add_ln700_24_reg_9103_reg[0]\(0),
      O => D(0)
    );
\add_ln700_24_reg_9103[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln899_21_fu_6221_p2,
      I1 => CO(0),
      I2 => \add_ln700_24_reg_9103_reg[0]\(0),
      O => D(1)
    );
\add_ln700_24_reg_9103[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \add_ln700_24_reg_9103[1]_i_12_n_1\
    );
\add_ln700_24_reg_9103[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \add_ln700_24_reg_9103[1]_i_13_n_1\
    );
\add_ln700_24_reg_9103[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \q0_reg_n_1_[7]\,
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \add_ln700_24_reg_9103[1]_i_32_n_1\
    );
\add_ln700_24_reg_9103[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \q0_reg_n_1_[5]\,
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \add_ln700_24_reg_9103[1]_i_33_n_1\
    );
\add_ln700_24_reg_9103[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \q0_reg_n_1_[3]\,
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \add_ln700_24_reg_9103[1]_i_34_n_1\
    );
\add_ln700_24_reg_9103[1]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \q0_reg_n_1_[1]\,
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \add_ln700_24_reg_9103[1]_i_35_n_1\
    );
\add_ln700_24_reg_9103[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[7]\,
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \add_ln700_24_reg_9103[1]_i_36_n_1\
    );
\add_ln700_24_reg_9103[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \add_ln700_24_reg_9103[1]_i_37_n_1\
    );
\add_ln700_24_reg_9103[1]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[3]\,
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \add_ln700_24_reg_9103[1]_i_38_n_1\
    );
\add_ln700_24_reg_9103[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \add_ln700_24_reg_9103[1]_i_39_n_1\
    );
\add_ln700_24_reg_9103[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \q0_reg_n_1_[11]\,
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \add_ln700_24_reg_9103[1]_i_8_n_1\
    );
\add_ln700_24_reg_9103[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \q0_reg_n_1_[9]\,
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \add_ln700_24_reg_9103[1]_i_9_n_1\
    );
\add_ln700_24_reg_9103_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_24_reg_9103_reg[1]_i_5_n_1\,
      CO(3) => icmp_ln899_21_fu_6221_p2,
      CO(2) => \add_ln700_24_reg_9103_reg[1]_i_2_n_2\,
      CO(1) => \add_ln700_24_reg_9103_reg[1]_i_2_n_3\,
      CO(0) => \add_ln700_24_reg_9103_reg[1]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \add_ln700_24_reg_9103[1]_i_8_n_1\,
      DI(0) => \add_ln700_24_reg_9103[1]_i_9_n_1\,
      O(3 downto 0) => \NLW_add_ln700_24_reg_9103_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \add_ln700_24_reg_9103[1]_i_12_n_1\,
      S(0) => \add_ln700_24_reg_9103[1]_i_13_n_1\
    );
\add_ln700_24_reg_9103_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_24_reg_9103_reg[1]_i_5_n_1\,
      CO(2) => \add_ln700_24_reg_9103_reg[1]_i_5_n_2\,
      CO(1) => \add_ln700_24_reg_9103_reg[1]_i_5_n_3\,
      CO(0) => \add_ln700_24_reg_9103_reg[1]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_24_reg_9103[1]_i_32_n_1\,
      DI(2) => \add_ln700_24_reg_9103[1]_i_33_n_1\,
      DI(1) => \add_ln700_24_reg_9103[1]_i_34_n_1\,
      DI(0) => \add_ln700_24_reg_9103[1]_i_35_n_1\,
      O(3 downto 0) => \NLW_add_ln700_24_reg_9103_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln700_24_reg_9103[1]_i_36_n_1\,
      S(2) => \add_ln700_24_reg_9103[1]_i_37_n_1\,
      S(1) => \add_ln700_24_reg_9103[1]_i_38_n_1\,
      S(0) => \add_ln700_24_reg_9103[1]_i_39_n_1\
    );
\g0_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC558FA2AE591552"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b0__3_n_1\
    );
\g0_b10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"979AA5178C06FD40"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b10__3_n_1\
    );
\g0_b11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47EADA89B829455F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b11__3_n_1\
    );
\g0_b12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1E05574D2161F9D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b12__2_n_1\
    );
\g0_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"49E006C35BF12E86"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b1__3_n_1\
    );
\g0_b2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F747100895C8182"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b2__3_n_1\
    );
\g0_b3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADF93F12AAA05FF4"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b3__3_n_1\
    );
\g0_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A07C3117FC51DCEE"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b4__3_n_1\
    );
\g0_b5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A46ED2438A010E43"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b5__3_n_1\
    );
\g0_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"809F67AF9F5CE867"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b6__3_n_1\
    );
\g0_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A55361D4E015E7D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b7__3_n_1\
    );
\g0_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F96EBF63B522588"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b8__3_n_1\
    );
\g0_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7821612C9131C8D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b9__3_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b0__3_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b10__3_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b11__3_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b12__2_n_1\,
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b1__3_n_1\,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b2__3_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b3__3_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b4__3_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b5__3_n_1\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b6__3_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b7__3_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b8__3_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b9__3_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom is
  signal \add_ln700_24_reg_9103[1]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_27_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_30_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_31_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_48_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_49_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_50_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_51_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_52_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_53_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_54_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_55_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_23_n_4\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_4_n_4\ : STD_LOGIC;
  signal \g0_b0__4_n_1\ : STD_LOGIC;
  signal \g0_b10__4_n_1\ : STD_LOGIC;
  signal \g0_b11__4_n_1\ : STD_LOGIC;
  signal \g0_b1__4_n_1\ : STD_LOGIC;
  signal \g0_b2__4_n_1\ : STD_LOGIC;
  signal \g0_b3__4_n_1\ : STD_LOGIC;
  signal \g0_b4__4_n_1\ : STD_LOGIC;
  signal \g0_b5__4_n_1\ : STD_LOGIC;
  signal \g0_b6__4_n_1\ : STD_LOGIC;
  signal \g0_b7__4_n_1\ : STD_LOGIC;
  signal \g0_b8__4_n_1\ : STD_LOGIC;
  signal \g0_b9__4_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_add_ln700_24_reg_9103_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_24_reg_9103_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \add_ln700_24_reg_9103_reg[1]_i_23\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \add_ln700_24_reg_9103_reg[1]_i_4\ : label is 11;
begin
\add_ln700_24_reg_9103[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \q0_reg_n_1_[11]\,
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \add_ln700_24_reg_9103[1]_i_26_n_1\
    );
\add_ln700_24_reg_9103[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \q0_reg_n_1_[9]\,
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \add_ln700_24_reg_9103[1]_i_27_n_1\
    );
\add_ln700_24_reg_9103[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \add_ln700_24_reg_9103[1]_i_30_n_1\
    );
\add_ln700_24_reg_9103[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \add_ln700_24_reg_9103[1]_i_31_n_1\
    );
\add_ln700_24_reg_9103[1]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \q0_reg_n_1_[7]\,
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \add_ln700_24_reg_9103[1]_i_48_n_1\
    );
\add_ln700_24_reg_9103[1]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \q0_reg_n_1_[5]\,
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \add_ln700_24_reg_9103[1]_i_49_n_1\
    );
\add_ln700_24_reg_9103[1]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \q0_reg_n_1_[3]\,
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \add_ln700_24_reg_9103[1]_i_50_n_1\
    );
\add_ln700_24_reg_9103[1]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \q0_reg_n_1_[1]\,
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \add_ln700_24_reg_9103[1]_i_51_n_1\
    );
\add_ln700_24_reg_9103[1]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[7]\,
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \add_ln700_24_reg_9103[1]_i_52_n_1\
    );
\add_ln700_24_reg_9103[1]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \add_ln700_24_reg_9103[1]_i_53_n_1\
    );
\add_ln700_24_reg_9103[1]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[3]\,
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \add_ln700_24_reg_9103[1]_i_54_n_1\
    );
\add_ln700_24_reg_9103[1]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \add_ln700_24_reg_9103[1]_i_55_n_1\
    );
\add_ln700_24_reg_9103_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_24_reg_9103_reg[1]_i_23_n_1\,
      CO(2) => \add_ln700_24_reg_9103_reg[1]_i_23_n_2\,
      CO(1) => \add_ln700_24_reg_9103_reg[1]_i_23_n_3\,
      CO(0) => \add_ln700_24_reg_9103_reg[1]_i_23_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_24_reg_9103[1]_i_48_n_1\,
      DI(2) => \add_ln700_24_reg_9103[1]_i_49_n_1\,
      DI(1) => \add_ln700_24_reg_9103[1]_i_50_n_1\,
      DI(0) => \add_ln700_24_reg_9103[1]_i_51_n_1\,
      O(3 downto 0) => \NLW_add_ln700_24_reg_9103_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln700_24_reg_9103[1]_i_52_n_1\,
      S(2) => \add_ln700_24_reg_9103[1]_i_53_n_1\,
      S(1) => \add_ln700_24_reg_9103[1]_i_54_n_1\,
      S(0) => \add_ln700_24_reg_9103[1]_i_55_n_1\
    );
\add_ln700_24_reg_9103_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_24_reg_9103_reg[1]_i_23_n_1\,
      CO(3) => CO(0),
      CO(2) => \add_ln700_24_reg_9103_reg[1]_i_4_n_2\,
      CO(1) => \add_ln700_24_reg_9103_reg[1]_i_4_n_3\,
      CO(0) => \add_ln700_24_reg_9103_reg[1]_i_4_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \add_ln700_24_reg_9103[1]_i_26_n_1\,
      DI(0) => \add_ln700_24_reg_9103[1]_i_27_n_1\,
      O(3 downto 0) => \NLW_add_ln700_24_reg_9103_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \add_ln700_24_reg_9103[1]_i_30_n_1\,
      S(0) => \add_ln700_24_reg_9103[1]_i_31_n_1\
    );
\g0_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D042E53B54B0975"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b0__4_n_1\
    );
\g0_b10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9798A7178507FD40"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b10__4_n_1\
    );
\g0_b11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47E8DA89F029455F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b11__4_n_1\
    );
\g0_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56F95CE598A9172B"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b1__4_n_1\
    );
\g0_b2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99DACC357E638E5"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b2__4_n_1\
    );
\g0_b3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72950E544BFC5C6C"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b3__4_n_1\
    );
\g0_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD5CCB272B4013B8"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b4__4_n_1\
    );
\g0_b5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"203EE5D976B1E281"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b5__4_n_1\
    );
\g0_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF7788F17FDED25"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b6__4_n_1\
    );
\g0_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A55313F9700563B"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b7__4_n_1\
    );
\g0_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F9CEDF63252ACCC"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b8__4_n_1\
    );
\g0_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C780141280121D8D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b9__4_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b0__4_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b10__4_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b11__4_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b1__4_n_1\,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b2__4_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b3__4_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b4__4_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b5__4_n_1\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b6__4_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b7__4_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b8__4_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b9__4_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln700_24_reg_9103_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln700_24_reg_9103_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom is
  signal \add_ln700_24_reg_9103[1]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_40_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_41_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_42_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_43_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_44_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_45_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_46_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103[1]_i_47_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln700_24_reg_9103_reg[1]_i_3_n_4\ : STD_LOGIC;
  signal \g0_b0__2_n_1\ : STD_LOGIC;
  signal \g0_b10__2_n_1\ : STD_LOGIC;
  signal \g0_b11__2_n_1\ : STD_LOGIC;
  signal \g0_b12__6_n_1\ : STD_LOGIC;
  signal \g0_b13__5_n_1\ : STD_LOGIC;
  signal \g0_b1__2_n_1\ : STD_LOGIC;
  signal \g0_b2__2_n_1\ : STD_LOGIC;
  signal \g0_b3__2_n_1\ : STD_LOGIC;
  signal \g0_b4__2_n_1\ : STD_LOGIC;
  signal \g0_b5__2_n_1\ : STD_LOGIC;
  signal \g0_b6__2_n_1\ : STD_LOGIC;
  signal \g0_b7__2_n_1\ : STD_LOGIC;
  signal \g0_b8__2_n_1\ : STD_LOGIC;
  signal \g0_b9__2_n_1\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_add_ln700_24_reg_9103_reg[1]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_24_reg_9103_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \add_ln700_24_reg_9103_reg[1]_i_14\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \add_ln700_24_reg_9103_reg[1]_i_3\ : label is 11;
begin
\add_ln700_24_reg_9103[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[13]\,
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => Q(0),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => S(0)
    );
\add_ln700_24_reg_9103[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \q0_reg_n_1_[13]\,
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \add_ln700_24_reg_9103[1]_i_16_n_1\
    );
\add_ln700_24_reg_9103[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \q0_reg_n_1_[11]\,
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \add_ln700_24_reg_9103[1]_i_17_n_1\
    );
\add_ln700_24_reg_9103[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \q0_reg_n_1_[9]\,
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \add_ln700_24_reg_9103[1]_i_18_n_1\
    );
\add_ln700_24_reg_9103[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[13]\,
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \add_ln700_24_reg_9103[1]_i_20_n_1\
    );
\add_ln700_24_reg_9103[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \add_ln700_24_reg_9103[1]_i_21_n_1\
    );
\add_ln700_24_reg_9103[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \add_ln700_24_reg_9103[1]_i_22_n_1\
    );
\add_ln700_24_reg_9103[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \q0_reg_n_1_[13]\,
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \q0_reg[13]_1\(0)
    );
\add_ln700_24_reg_9103[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[13]\,
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \q0_reg[13]_0\(0)
    );
\add_ln700_24_reg_9103[1]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \q0_reg_n_1_[7]\,
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \add_ln700_24_reg_9103[1]_i_40_n_1\
    );
\add_ln700_24_reg_9103[1]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \q0_reg_n_1_[5]\,
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \add_ln700_24_reg_9103[1]_i_41_n_1\
    );
\add_ln700_24_reg_9103[1]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \q0_reg_n_1_[3]\,
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \add_ln700_24_reg_9103[1]_i_42_n_1\
    );
\add_ln700_24_reg_9103[1]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \q0_reg_n_1_[1]\,
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \add_ln700_24_reg_9103[1]_i_43_n_1\
    );
\add_ln700_24_reg_9103[1]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[7]\,
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \add_ln700_24_reg_9103[1]_i_44_n_1\
    );
\add_ln700_24_reg_9103[1]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \add_ln700_24_reg_9103[1]_i_45_n_1\
    );
\add_ln700_24_reg_9103[1]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[3]\,
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \add_ln700_24_reg_9103[1]_i_46_n_1\
    );
\add_ln700_24_reg_9103[1]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \add_ln700_24_reg_9103[1]_i_47_n_1\
    );
\add_ln700_24_reg_9103[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \q0_reg_n_1_[13]\,
      I2 => Q(0),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => DI(0)
    );
\add_ln700_24_reg_9103_reg[1]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_24_reg_9103_reg[1]_i_14_n_1\,
      CO(2) => \add_ln700_24_reg_9103_reg[1]_i_14_n_2\,
      CO(1) => \add_ln700_24_reg_9103_reg[1]_i_14_n_3\,
      CO(0) => \add_ln700_24_reg_9103_reg[1]_i_14_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_24_reg_9103[1]_i_40_n_1\,
      DI(2) => \add_ln700_24_reg_9103[1]_i_41_n_1\,
      DI(1) => \add_ln700_24_reg_9103[1]_i_42_n_1\,
      DI(0) => \add_ln700_24_reg_9103[1]_i_43_n_1\,
      O(3 downto 0) => \NLW_add_ln700_24_reg_9103_reg[1]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln700_24_reg_9103[1]_i_44_n_1\,
      S(2) => \add_ln700_24_reg_9103[1]_i_45_n_1\,
      S(1) => \add_ln700_24_reg_9103[1]_i_46_n_1\,
      S(0) => \add_ln700_24_reg_9103[1]_i_47_n_1\
    );
\add_ln700_24_reg_9103_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_24_reg_9103_reg[1]_i_14_n_1\,
      CO(3) => CO(0),
      CO(2) => \add_ln700_24_reg_9103_reg[1]_i_3_n_2\,
      CO(1) => \add_ln700_24_reg_9103_reg[1]_i_3_n_3\,
      CO(0) => \add_ln700_24_reg_9103_reg[1]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_24_reg_9103_reg[0]\(0),
      DI(2) => \add_ln700_24_reg_9103[1]_i_16_n_1\,
      DI(1) => \add_ln700_24_reg_9103[1]_i_17_n_1\,
      DI(0) => \add_ln700_24_reg_9103[1]_i_18_n_1\,
      O(3 downto 0) => \NLW_add_ln700_24_reg_9103_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln700_24_reg_9103_reg[0]_0\(0),
      S(2) => \add_ln700_24_reg_9103[1]_i_20_n_1\,
      S(1) => \add_ln700_24_reg_9103[1]_i_21_n_1\,
      S(0) => \add_ln700_24_reg_9103[1]_i_22_n_1\
    );
\g0_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E5027F2912D1EC9"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b0__2_n_1\
    );
\g0_b10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9798A715C507FD40"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b10__2_n_1\
    );
\g0_b11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47E8DA8BF029455F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b11__2_n_1\
    );
\g0_b12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1E25574DA161F9D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b12__6_n_1\
    );
\g0_b13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45E81C548A879ED9"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b13__5_n_1\
    );
\g0_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58B02F725AD731AA"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b1__2_n_1\
    );
\g0_b2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"917D2A074B00A023"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b2__2_n_1\
    );
\g0_b3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD10B0D3B612C793"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b3__2_n_1\
    );
\g0_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F990C511DBD4710"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b4__2_n_1\
    );
\g0_b5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"844A28771D50DA69"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b5__2_n_1\
    );
\g0_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24CBB22575FCC4A5"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b6__2_n_1\
    );
\g0_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82697CB5C4A07F3F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b7__2_n_1\
    );
\g0_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"278AECFC60522DCC"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b8__2_n_1\
    );
\g0_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF94151093139D8D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b9__2_n_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b0__2_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b10__2_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b11__2_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b12__6_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b13__5_n_1\,
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b1__2_n_1\,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b2__2_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b3__2_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b4__2_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b5__2_n_1\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b6__2_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b7__2_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b8__2_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b9__2_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_24_reg_9083_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_24_reg_9083_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom is
  signal \g0_b0__1_n_1\ : STD_LOGIC;
  signal \g0_b10__1_n_1\ : STD_LOGIC;
  signal \g0_b11__1_n_1\ : STD_LOGIC;
  signal \g0_b12__1_n_1\ : STD_LOGIC;
  signal \g0_b13__1_n_1\ : STD_LOGIC;
  signal \g0_b1__1_n_1\ : STD_LOGIC;
  signal \g0_b2__1_n_1\ : STD_LOGIC;
  signal \g0_b3__1_n_1\ : STD_LOGIC;
  signal \g0_b4__1_n_1\ : STD_LOGIC;
  signal \g0_b5__1_n_1\ : STD_LOGIC;
  signal \g0_b6__1_n_1\ : STD_LOGIC;
  signal \g0_b7__1_n_1\ : STD_LOGIC;
  signal \g0_b8__1_n_1\ : STD_LOGIC;
  signal \g0_b9__1_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9083_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \q0_reg_n_1_[0]\ : STD_LOGIC;
  signal \q0_reg_n_1_[10]\ : STD_LOGIC;
  signal \q0_reg_n_1_[11]\ : STD_LOGIC;
  signal \q0_reg_n_1_[12]\ : STD_LOGIC;
  signal \q0_reg_n_1_[13]\ : STD_LOGIC;
  signal \q0_reg_n_1_[1]\ : STD_LOGIC;
  signal \q0_reg_n_1_[2]\ : STD_LOGIC;
  signal \q0_reg_n_1_[3]\ : STD_LOGIC;
  signal \q0_reg_n_1_[4]\ : STD_LOGIC;
  signal \q0_reg_n_1_[5]\ : STD_LOGIC;
  signal \q0_reg_n_1_[6]\ : STD_LOGIC;
  signal \q0_reg_n_1_[7]\ : STD_LOGIC;
  signal \q0_reg_n_1_[8]\ : STD_LOGIC;
  signal \q0_reg_n_1_[9]\ : STD_LOGIC;
  signal \NLW_icmp_ln899_24_reg_9083_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_24_reg_9083_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_24_reg_9083_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_24_reg_9083_reg[0]_i_2\ : label is 11;
begin
\g0_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2C09203CFAD3566"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b0__1_n_1\
    );
\g0_b10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9798A7158407FC44"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b10__1_n_1\
    );
\g0_b11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47E8DA8BB129445F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b11__1_n_1\
    );
\g0_b12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1E255749A161E9D"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b12__1_n_1\
    );
\g0_b13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45E81C54CA879FD9"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b13__1_n_1\
    );
\g0_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97A9D504C60D1084"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b1__1_n_1\
    );
\g0_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76845FB4C3B81869"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b2__1_n_1\
    );
\g0_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1465F8D6C754E42A"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b3__1_n_1\
    );
\g0_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16C9A7205AAE8847"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b4__1_n_1\
    );
\g0_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"496A26AC20E0BDFD"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b5__1_n_1\
    );
\g0_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8D3B754684D8FA1"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b6__1_n_1\
    );
\g0_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8669749680113F3B"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b7__1_n_1\
    );
\g0_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2780E4DD74F3ECC8"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b8__1_n_1\
    );
\g0_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF9E1D30D2139C89"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => \g0_b9__1_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[9]\,
      I1 => accu_0_1_V_fu_6025_p2(9),
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_24_reg_9083[0]_i_10_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(7),
      I1 => \q0_reg_n_1_[7]\,
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_24_reg_9083[0]_i_11_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(5),
      I1 => \q0_reg_n_1_[5]\,
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_24_reg_9083[0]_i_12_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(3),
      I1 => \q0_reg_n_1_[3]\,
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_24_reg_9083[0]_i_13_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(1),
      I1 => \q0_reg_n_1_[1]\,
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_24_reg_9083[0]_i_14_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[7]\,
      I1 => accu_0_1_V_fu_6025_p2(7),
      I2 => \q0_reg_n_1_[6]\,
      I3 => accu_0_1_V_fu_6025_p2(6),
      O => \icmp_ln899_24_reg_9083[0]_i_15_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[5]\,
      I1 => accu_0_1_V_fu_6025_p2(5),
      I2 => \q0_reg_n_1_[4]\,
      I3 => accu_0_1_V_fu_6025_p2(4),
      O => \icmp_ln899_24_reg_9083[0]_i_16_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[3]\,
      I1 => accu_0_1_V_fu_6025_p2(3),
      I2 => \q0_reg_n_1_[2]\,
      I3 => accu_0_1_V_fu_6025_p2(2),
      O => \icmp_ln899_24_reg_9083[0]_i_17_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[1]\,
      I1 => accu_0_1_V_fu_6025_p2(1),
      I2 => \q0_reg_n_1_[0]\,
      I3 => accu_0_1_V_fu_6025_p2(0),
      O => \icmp_ln899_24_reg_9083[0]_i_18_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \q0_reg_n_1_[13]\,
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_24_reg_9083[0]_i_4_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(11),
      I1 => \q0_reg_n_1_[11]\,
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_24_reg_9083[0]_i_5_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(9),
      I1 => \q0_reg_n_1_[9]\,
      I2 => \q0_reg_n_1_[8]\,
      I3 => accu_0_1_V_fu_6025_p2(8),
      O => \icmp_ln899_24_reg_9083[0]_i_6_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[13]\,
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => \q0_reg_n_1_[12]\,
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => \icmp_ln899_24_reg_9083[0]_i_8_n_1\
    );
\icmp_ln899_24_reg_9083[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[11]\,
      I1 => accu_0_1_V_fu_6025_p2(11),
      I2 => \q0_reg_n_1_[10]\,
      I3 => accu_0_1_V_fu_6025_p2(10),
      O => \icmp_ln899_24_reg_9083[0]_i_9_n_1\
    );
\icmp_ln899_24_reg_9083_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_24_reg_9083_reg[0]_i_2_n_1\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln899_24_reg_9083_reg[0]_i_1_n_2\,
      CO(1) => \icmp_ln899_24_reg_9083_reg[0]_i_1_n_3\,
      CO(0) => \icmp_ln899_24_reg_9083_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_24_reg_9083_reg[0]\(0),
      DI(2) => \icmp_ln899_24_reg_9083[0]_i_4_n_1\,
      DI(1) => \icmp_ln899_24_reg_9083[0]_i_5_n_1\,
      DI(0) => \icmp_ln899_24_reg_9083[0]_i_6_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_24_reg_9083_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_24_reg_9083_reg[0]_0\(0),
      S(2) => \icmp_ln899_24_reg_9083[0]_i_8_n_1\,
      S(1) => \icmp_ln899_24_reg_9083[0]_i_9_n_1\,
      S(0) => \icmp_ln899_24_reg_9083[0]_i_10_n_1\
    );
\icmp_ln899_24_reg_9083_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_24_reg_9083_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_24_reg_9083_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_24_reg_9083_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_24_reg_9083_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_24_reg_9083[0]_i_11_n_1\,
      DI(2) => \icmp_ln899_24_reg_9083[0]_i_12_n_1\,
      DI(1) => \icmp_ln899_24_reg_9083[0]_i_13_n_1\,
      DI(0) => \icmp_ln899_24_reg_9083[0]_i_14_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_24_reg_9083_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_24_reg_9083[0]_i_15_n_1\,
      S(2) => \icmp_ln899_24_reg_9083[0]_i_16_n_1\,
      S(1) => \icmp_ln899_24_reg_9083[0]_i_17_n_1\,
      S(0) => \icmp_ln899_24_reg_9083[0]_i_18_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accu_0_1_V_fu_6025_p2(13),
      I1 => \q0_reg_n_1_[13]\,
      I2 => Q(0),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => DI(0)
    );
\icmp_ln899_25_reg_9088[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_1_[13]\,
      I1 => accu_0_1_V_fu_6025_p2(13),
      I2 => Q(0),
      I3 => accu_0_1_V_fu_6025_p2(12),
      O => S(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b0__1_n_1\,
      Q => \q0_reg_n_1_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b10__1_n_1\,
      Q => \q0_reg_n_1_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b11__1_n_1\,
      Q => \q0_reg_n_1_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b12__1_n_1\,
      Q => \q0_reg_n_1_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b13__1_n_1\,
      Q => \q0_reg_n_1_[13]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b1__1_n_1\,
      Q => \q0_reg_n_1_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b2__1_n_1\,
      Q => \q0_reg_n_1_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b3__1_n_1\,
      Q => \q0_reg_n_1_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b4__1_n_1\,
      Q => \q0_reg_n_1_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b5__1_n_1\,
      Q => \q0_reg_n_1_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b6__1_n_1\,
      Q => \q0_reg_n_1_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b7__1_n_1\,
      Q => \q0_reg_n_1_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b8__1_n_1\,
      Q => \q0_reg_n_1_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => threshs_m_thresholds_10_ce0,
      D => \g0_b9__1_n_1\,
      Q => \q0_reg_n_1_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0 is
  port (
    mul_ln1352_3_fu_5917_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8843_reg[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8843_reg[7]_i_3_0\ : in STD_LOGIC;
    mul_ln1352_2_fu_5904_p2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0 is
  signal \add_ln700_2_reg_8843[7]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_25_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_27_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_29_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_30_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_31_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_32_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_42_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_43_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_28_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \^mul_ln1352_3_fu_5917_p2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_add_ln700_2_reg_8843_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_2_reg_8843_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  mul_ln1352_3_fu_5917_p2(5 downto 0) <= \^mul_ln1352_3_fu_5917_p2\(5 downto 0);
\add_ln700_2_reg_8843[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(3),
      I2 => \add_ln700_2_reg_8843_reg[7]_i_3_0\,
      I3 => Q(3),
      O => \add_ln700_2_reg_8843[7]_i_10_n_1\
    );
\add_ln700_2_reg_8843[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \add_ln700_2_reg_8843[7]_i_25_n_1\,
      I1 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(3),
      I2 => \add_ln700_2_reg_8843[7]_i_26_n_1\,
      I3 => \add_ln700_2_reg_8843[7]_i_27_n_1\,
      O => \add_ln700_2_reg_8843[7]_i_11_n_1\
    );
\add_ln700_2_reg_8843[7]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln700_2_reg_8843[7]_i_11_n_1\,
      O => \add_ln700_2_reg_8843[7]_i_12_n_1\
    );
\add_ln700_2_reg_8843[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(0),
      I1 => Q(3),
      O => \add_ln700_2_reg_8843[7]_i_13_n_1\
    );
\add_ln700_2_reg_8843[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \add_ln700_2_reg_8843[7]_i_11_n_1\,
      I1 => \add_ln700_2_reg_8843_reg[7]_i_28_n_1\,
      I2 => Q(3),
      I3 => \add_ln700_2_reg_8843[7]_i_29_n_1\,
      I4 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(3),
      I5 => \add_ln700_2_reg_8843[7]_i_30_n_1\,
      O => \add_ln700_2_reg_8843[7]_i_14_n_1\
    );
\add_ln700_2_reg_8843[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_2_reg_8843[7]_i_11_n_1\,
      I1 => Q(3),
      I2 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(1),
      O => \add_ln700_2_reg_8843[7]_i_15_n_1\
    );
\add_ln700_2_reg_8843[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(0),
      I2 => \add_ln700_2_reg_8843[7]_i_31_n_1\,
      I3 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(3),
      I4 => \add_ln700_2_reg_8843[7]_i_32_n_1\,
      O => \add_ln700_2_reg_8843[7]_i_16_n_1\
    );
\add_ln700_2_reg_8843[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(0),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(1),
      O => \add_ln700_2_reg_8843[7]_i_17_n_1\
    );
\add_ln700_2_reg_8843[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(1),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(2),
      O => \add_ln700_2_reg_8843[7]_i_25_n_1\
    );
\add_ln700_2_reg_8843[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(1),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(2),
      O => \add_ln700_2_reg_8843[7]_i_26_n_1\
    );
\add_ln700_2_reg_8843[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(3),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(2),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(1),
      O => \add_ln700_2_reg_8843[7]_i_27_n_1\
    );
\add_ln700_2_reg_8843[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(2),
      I4 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(1),
      I5 => Q(2),
      O => \add_ln700_2_reg_8843[7]_i_29_n_1\
    );
\add_ln700_2_reg_8843[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(2),
      O => \add_ln700_2_reg_8843[7]_i_30_n_1\
    );
\add_ln700_2_reg_8843[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(1),
      O => \add_ln700_2_reg_8843[7]_i_31_n_1\
    );
\add_ln700_2_reg_8843[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(1),
      O => \add_ln700_2_reg_8843[7]_i_32_n_1\
    );
\add_ln700_2_reg_8843[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(2),
      I4 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(1),
      I5 => Q(2),
      O => \add_ln700_2_reg_8843[7]_i_42_n_1\
    );
\add_ln700_2_reg_8843[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_4_0\(2),
      O => \add_ln700_2_reg_8843[7]_i_43_n_1\
    );
\add_ln700_2_reg_8843[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^mul_ln1352_3_fu_5917_p2\(5),
      I1 => mul_ln1352_2_fu_5904_p2(0),
      O => S(0)
    );
\add_ln700_2_reg_8843_reg[7]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln700_2_reg_8843[7]_i_42_n_1\,
      I1 => \add_ln700_2_reg_8843[7]_i_43_n_1\,
      O => \add_ln700_2_reg_8843_reg[7]_i_28_n_1\,
      S => \add_ln700_2_reg_8843_reg[7]_i_4_0\(3)
    );
\add_ln700_2_reg_8843_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_2_reg_8843_reg[7]_i_4_n_1\,
      CO(3 downto 1) => \NLW_add_ln700_2_reg_8843_reg[7]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln700_2_reg_8843_reg[7]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_add_ln700_2_reg_8843_reg[7]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^mul_ln1352_3_fu_5917_p2\(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \add_ln700_2_reg_8843[7]_i_10_n_1\
    );
\add_ln700_2_reg_8843_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_2_reg_8843_reg[7]_i_4_n_1\,
      CO(2) => \add_ln700_2_reg_8843_reg[7]_i_4_n_2\,
      CO(1) => \add_ln700_2_reg_8843_reg[7]_i_4_n_3\,
      CO(0) => \add_ln700_2_reg_8843_reg[7]_i_4_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_2_reg_8843[7]_i_11_n_1\,
      DI(2) => \add_ln700_2_reg_8843[7]_i_12_n_1\,
      DI(1) => \add_ln700_2_reg_8843[7]_i_13_n_1\,
      DI(0) => '0',
      O(3 downto 0) => \^mul_ln1352_3_fu_5917_p2\(3 downto 0),
      S(3) => \add_ln700_2_reg_8843[7]_i_14_n_1\,
      S(2) => \add_ln700_2_reg_8843[7]_i_15_n_1\,
      S(1) => \add_ln700_2_reg_8843[7]_i_16_n_1\,
      S(0) => \add_ln700_2_reg_8843[7]_i_17_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_6 is
  port (
    mul_ln1352_2_fu_5904_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8843_reg[7]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8843_reg[7]_i_18_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_6 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_6 is
  signal \add_ln700_2_reg_8843[7]_i_34_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_35_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_36_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_37_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_38_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_39_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_40_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_41_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_49_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_50_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_51_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_53_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_54_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_55_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_56_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_57_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_58_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_18_n_4\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_19_n_2\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_19_n_4\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_52_n_1\ : STD_LOGIC;
  signal \NLW_add_ln700_2_reg_8843_reg[7]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_2_reg_8843_reg[7]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\add_ln700_2_reg_8843[7]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(3),
      I2 => \add_ln700_2_reg_8843_reg[7]_i_18_0\,
      I3 => Q(3),
      O => \add_ln700_2_reg_8843[7]_i_34_n_1\
    );
\add_ln700_2_reg_8843[7]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \add_ln700_2_reg_8843[7]_i_49_n_1\,
      I1 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(3),
      I2 => \add_ln700_2_reg_8843[7]_i_50_n_1\,
      I3 => \add_ln700_2_reg_8843[7]_i_51_n_1\,
      O => \add_ln700_2_reg_8843[7]_i_35_n_1\
    );
\add_ln700_2_reg_8843[7]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln700_2_reg_8843[7]_i_35_n_1\,
      O => \add_ln700_2_reg_8843[7]_i_36_n_1\
    );
\add_ln700_2_reg_8843[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(0),
      I1 => Q(3),
      O => \add_ln700_2_reg_8843[7]_i_37_n_1\
    );
\add_ln700_2_reg_8843[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \add_ln700_2_reg_8843[7]_i_35_n_1\,
      I1 => \add_ln700_2_reg_8843_reg[7]_i_52_n_1\,
      I2 => Q(3),
      I3 => \add_ln700_2_reg_8843[7]_i_53_n_1\,
      I4 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(3),
      I5 => \add_ln700_2_reg_8843[7]_i_54_n_1\,
      O => \add_ln700_2_reg_8843[7]_i_38_n_1\
    );
\add_ln700_2_reg_8843[7]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_2_reg_8843[7]_i_35_n_1\,
      I1 => Q(3),
      I2 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(1),
      O => \add_ln700_2_reg_8843[7]_i_39_n_1\
    );
\add_ln700_2_reg_8843[7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(0),
      I2 => \add_ln700_2_reg_8843[7]_i_55_n_1\,
      I3 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(3),
      I4 => \add_ln700_2_reg_8843[7]_i_56_n_1\,
      O => \add_ln700_2_reg_8843[7]_i_40_n_1\
    );
\add_ln700_2_reg_8843[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(0),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(1),
      O => \add_ln700_2_reg_8843[7]_i_41_n_1\
    );
\add_ln700_2_reg_8843[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(1),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(2),
      O => \add_ln700_2_reg_8843[7]_i_49_n_1\
    );
\add_ln700_2_reg_8843[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(1),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(2),
      O => \add_ln700_2_reg_8843[7]_i_50_n_1\
    );
\add_ln700_2_reg_8843[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(3),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(2),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(1),
      O => \add_ln700_2_reg_8843[7]_i_51_n_1\
    );
\add_ln700_2_reg_8843[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(2),
      I4 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(1),
      I5 => Q(2),
      O => \add_ln700_2_reg_8843[7]_i_53_n_1\
    );
\add_ln700_2_reg_8843[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(2),
      O => \add_ln700_2_reg_8843[7]_i_54_n_1\
    );
\add_ln700_2_reg_8843[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(1),
      O => \add_ln700_2_reg_8843[7]_i_55_n_1\
    );
\add_ln700_2_reg_8843[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(1),
      O => \add_ln700_2_reg_8843[7]_i_56_n_1\
    );
\add_ln700_2_reg_8843[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(2),
      I4 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(1),
      I5 => Q(2),
      O => \add_ln700_2_reg_8843[7]_i_57_n_1\
    );
\add_ln700_2_reg_8843[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8843_reg[7]_i_19_0\(2),
      O => \add_ln700_2_reg_8843[7]_i_58_n_1\
    );
\add_ln700_2_reg_8843_reg[7]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_2_reg_8843_reg[7]_i_19_n_1\,
      CO(3 downto 1) => \NLW_add_ln700_2_reg_8843_reg[7]_i_18_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln700_2_reg_8843_reg[7]_i_18_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_add_ln700_2_reg_8843_reg[7]_i_18_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_2_fu_5904_p2(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \add_ln700_2_reg_8843[7]_i_34_n_1\
    );
\add_ln700_2_reg_8843_reg[7]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_2_reg_8843_reg[7]_i_19_n_1\,
      CO(2) => \add_ln700_2_reg_8843_reg[7]_i_19_n_2\,
      CO(1) => \add_ln700_2_reg_8843_reg[7]_i_19_n_3\,
      CO(0) => \add_ln700_2_reg_8843_reg[7]_i_19_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_2_reg_8843[7]_i_35_n_1\,
      DI(2) => \add_ln700_2_reg_8843[7]_i_36_n_1\,
      DI(1) => \add_ln700_2_reg_8843[7]_i_37_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_2_fu_5904_p2(3 downto 0),
      S(3) => \add_ln700_2_reg_8843[7]_i_38_n_1\,
      S(2) => \add_ln700_2_reg_8843[7]_i_39_n_1\,
      S(1) => \add_ln700_2_reg_8843[7]_i_40_n_1\,
      S(0) => \add_ln700_2_reg_8843[7]_i_41_n_1\
    );
\add_ln700_2_reg_8843_reg[7]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln700_2_reg_8843[7]_i_57_n_1\,
      I1 => \add_ln700_2_reg_8843[7]_i_58_n_1\,
      O => \add_ln700_2_reg_8843_reg[7]_i_52_n_1\,
      S => \add_ln700_2_reg_8843_reg[7]_i_19_0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_7 is
  port (
    mul_ln1352_1_fu_5885_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_reg_8838_reg[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_reg_8838_reg[7]_i_3_0\ : in STD_LOGIC;
    mul_ln1352_fu_5858_p2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_7 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_7 is
  signal \add_ln700_reg_8838[7]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_25_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_27_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_29_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_30_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_31_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_32_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_42_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_43_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_28_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \^mul_ln1352_1_fu_5885_p2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_add_ln700_reg_8838_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_reg_8838_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  mul_ln1352_1_fu_5885_p2(5 downto 0) <= \^mul_ln1352_1_fu_5885_p2\(5 downto 0);
\add_ln700_reg_8838[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_4_0\(3),
      I2 => \add_ln700_reg_8838_reg[7]_i_3_0\,
      I3 => Q(3),
      O => \add_ln700_reg_8838[7]_i_10_n_1\
    );
\add_ln700_reg_8838[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \add_ln700_reg_8838[7]_i_25_n_1\,
      I1 => \add_ln700_reg_8838_reg[7]_i_4_0\(3),
      I2 => \add_ln700_reg_8838[7]_i_26_n_1\,
      I3 => \add_ln700_reg_8838[7]_i_27_n_1\,
      O => \add_ln700_reg_8838[7]_i_11_n_1\
    );
\add_ln700_reg_8838[7]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln700_reg_8838[7]_i_11_n_1\,
      O => \add_ln700_reg_8838[7]_i_12_n_1\
    );
\add_ln700_reg_8838[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \add_ln700_reg_8838_reg[7]_i_4_0\(0),
      I1 => Q(3),
      O => \add_ln700_reg_8838[7]_i_13_n_1\
    );
\add_ln700_reg_8838[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \add_ln700_reg_8838[7]_i_11_n_1\,
      I1 => \add_ln700_reg_8838_reg[7]_i_28_n_1\,
      I2 => Q(3),
      I3 => \add_ln700_reg_8838[7]_i_29_n_1\,
      I4 => \add_ln700_reg_8838_reg[7]_i_4_0\(3),
      I5 => \add_ln700_reg_8838[7]_i_30_n_1\,
      O => \add_ln700_reg_8838[7]_i_14_n_1\
    );
\add_ln700_reg_8838[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_reg_8838[7]_i_11_n_1\,
      I1 => Q(3),
      I2 => \add_ln700_reg_8838_reg[7]_i_4_0\(1),
      O => \add_ln700_reg_8838[7]_i_15_n_1\
    );
\add_ln700_reg_8838[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_reg_8838_reg[7]_i_4_0\(0),
      I2 => \add_ln700_reg_8838[7]_i_31_n_1\,
      I3 => \add_ln700_reg_8838_reg[7]_i_4_0\(3),
      I4 => \add_ln700_reg_8838[7]_i_32_n_1\,
      O => \add_ln700_reg_8838[7]_i_16_n_1\
    );
\add_ln700_reg_8838[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \add_ln700_reg_8838_reg[7]_i_4_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_reg_8838_reg[7]_i_4_0\(0),
      I4 => Q(1),
      I5 => \add_ln700_reg_8838_reg[7]_i_4_0\(1),
      O => \add_ln700_reg_8838[7]_i_17_n_1\
    );
\add_ln700_reg_8838[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_4_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_reg_8838_reg[7]_i_4_0\(1),
      I5 => \add_ln700_reg_8838_reg[7]_i_4_0\(2),
      O => \add_ln700_reg_8838[7]_i_25_n_1\
    );
\add_ln700_reg_8838[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_4_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_reg_8838_reg[7]_i_4_0\(1),
      I5 => \add_ln700_reg_8838_reg[7]_i_4_0\(2),
      O => \add_ln700_reg_8838[7]_i_26_n_1\
    );
\add_ln700_reg_8838[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_4_0\(3),
      I2 => Q(1),
      I3 => \add_ln700_reg_8838_reg[7]_i_4_0\(2),
      I4 => Q(2),
      I5 => \add_ln700_reg_8838_reg[7]_i_4_0\(1),
      O => \add_ln700_reg_8838[7]_i_27_n_1\
    );
\add_ln700_reg_8838[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_4_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_reg_8838_reg[7]_i_4_0\(2),
      I4 => \add_ln700_reg_8838_reg[7]_i_4_0\(1),
      I5 => Q(2),
      O => \add_ln700_reg_8838[7]_i_29_n_1\
    );
\add_ln700_reg_8838[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \add_ln700_reg_8838_reg[7]_i_4_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_reg_8838_reg[7]_i_4_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_reg_8838_reg[7]_i_4_0\(2),
      O => \add_ln700_reg_8838[7]_i_30_n_1\
    );
\add_ln700_reg_8838[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_4_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_reg_8838_reg[7]_i_4_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_reg_8838_reg[7]_i_4_0\(1),
      O => \add_ln700_reg_8838[7]_i_31_n_1\
    );
\add_ln700_reg_8838[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_4_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_reg_8838_reg[7]_i_4_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_reg_8838_reg[7]_i_4_0\(1),
      O => \add_ln700_reg_8838[7]_i_32_n_1\
    );
\add_ln700_reg_8838[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_4_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_reg_8838_reg[7]_i_4_0\(2),
      I4 => \add_ln700_reg_8838_reg[7]_i_4_0\(1),
      I5 => Q(2),
      O => \add_ln700_reg_8838[7]_i_42_n_1\
    );
\add_ln700_reg_8838[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \add_ln700_reg_8838_reg[7]_i_4_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_reg_8838_reg[7]_i_4_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_reg_8838_reg[7]_i_4_0\(2),
      O => \add_ln700_reg_8838[7]_i_43_n_1\
    );
\add_ln700_reg_8838[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^mul_ln1352_1_fu_5885_p2\(5),
      I1 => mul_ln1352_fu_5858_p2(0),
      O => S(0)
    );
\add_ln700_reg_8838_reg[7]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln700_reg_8838[7]_i_42_n_1\,
      I1 => \add_ln700_reg_8838[7]_i_43_n_1\,
      O => \add_ln700_reg_8838_reg[7]_i_28_n_1\,
      S => \add_ln700_reg_8838_reg[7]_i_4_0\(3)
    );
\add_ln700_reg_8838_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_reg_8838_reg[7]_i_4_n_1\,
      CO(3 downto 1) => \NLW_add_ln700_reg_8838_reg[7]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln700_reg_8838_reg[7]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_add_ln700_reg_8838_reg[7]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^mul_ln1352_1_fu_5885_p2\(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \add_ln700_reg_8838[7]_i_10_n_1\
    );
\add_ln700_reg_8838_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_reg_8838_reg[7]_i_4_n_1\,
      CO(2) => \add_ln700_reg_8838_reg[7]_i_4_n_2\,
      CO(1) => \add_ln700_reg_8838_reg[7]_i_4_n_3\,
      CO(0) => \add_ln700_reg_8838_reg[7]_i_4_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_reg_8838[7]_i_11_n_1\,
      DI(2) => \add_ln700_reg_8838[7]_i_12_n_1\,
      DI(1) => \add_ln700_reg_8838[7]_i_13_n_1\,
      DI(0) => '0',
      O(3 downto 0) => \^mul_ln1352_1_fu_5885_p2\(3 downto 0),
      S(3) => \add_ln700_reg_8838[7]_i_14_n_1\,
      S(2) => \add_ln700_reg_8838[7]_i_15_n_1\,
      S(1) => \add_ln700_reg_8838[7]_i_16_n_1\,
      S(0) => \add_ln700_reg_8838[7]_i_17_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_8 is
  port (
    mul_ln1352_fu_5858_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_reg_8838_reg[7]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_reg_8838_reg[7]_i_18_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_8 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_8 is
  signal \add_ln700_reg_8838[7]_i_34_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_35_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_36_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_37_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_38_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_39_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_40_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_41_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_49_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_50_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_51_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_53_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_54_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_55_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_56_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_57_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_58_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_18_n_4\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_19_n_2\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_19_n_4\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_52_n_1\ : STD_LOGIC;
  signal \NLW_add_ln700_reg_8838_reg[7]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_reg_8838_reg[7]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\add_ln700_reg_8838[7]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_19_0\(3),
      I2 => \add_ln700_reg_8838_reg[7]_i_18_0\,
      I3 => Q(3),
      O => \add_ln700_reg_8838[7]_i_34_n_1\
    );
\add_ln700_reg_8838[7]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \add_ln700_reg_8838[7]_i_49_n_1\,
      I1 => \add_ln700_reg_8838_reg[7]_i_19_0\(3),
      I2 => \add_ln700_reg_8838[7]_i_50_n_1\,
      I3 => \add_ln700_reg_8838[7]_i_51_n_1\,
      O => \add_ln700_reg_8838[7]_i_35_n_1\
    );
\add_ln700_reg_8838[7]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln700_reg_8838[7]_i_35_n_1\,
      O => \add_ln700_reg_8838[7]_i_36_n_1\
    );
\add_ln700_reg_8838[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \add_ln700_reg_8838_reg[7]_i_19_0\(0),
      I1 => Q(3),
      O => \add_ln700_reg_8838[7]_i_37_n_1\
    );
\add_ln700_reg_8838[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \add_ln700_reg_8838[7]_i_35_n_1\,
      I1 => \add_ln700_reg_8838_reg[7]_i_52_n_1\,
      I2 => Q(3),
      I3 => \add_ln700_reg_8838[7]_i_53_n_1\,
      I4 => \add_ln700_reg_8838_reg[7]_i_19_0\(3),
      I5 => \add_ln700_reg_8838[7]_i_54_n_1\,
      O => \add_ln700_reg_8838[7]_i_38_n_1\
    );
\add_ln700_reg_8838[7]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_reg_8838[7]_i_35_n_1\,
      I1 => Q(3),
      I2 => \add_ln700_reg_8838_reg[7]_i_19_0\(1),
      O => \add_ln700_reg_8838[7]_i_39_n_1\
    );
\add_ln700_reg_8838[7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_reg_8838_reg[7]_i_19_0\(0),
      I2 => \add_ln700_reg_8838[7]_i_55_n_1\,
      I3 => \add_ln700_reg_8838_reg[7]_i_19_0\(3),
      I4 => \add_ln700_reg_8838[7]_i_56_n_1\,
      O => \add_ln700_reg_8838[7]_i_40_n_1\
    );
\add_ln700_reg_8838[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \add_ln700_reg_8838_reg[7]_i_19_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_reg_8838_reg[7]_i_19_0\(0),
      I4 => Q(1),
      I5 => \add_ln700_reg_8838_reg[7]_i_19_0\(1),
      O => \add_ln700_reg_8838[7]_i_41_n_1\
    );
\add_ln700_reg_8838[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_19_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_reg_8838_reg[7]_i_19_0\(1),
      I5 => \add_ln700_reg_8838_reg[7]_i_19_0\(2),
      O => \add_ln700_reg_8838[7]_i_49_n_1\
    );
\add_ln700_reg_8838[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_19_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_reg_8838_reg[7]_i_19_0\(1),
      I5 => \add_ln700_reg_8838_reg[7]_i_19_0\(2),
      O => \add_ln700_reg_8838[7]_i_50_n_1\
    );
\add_ln700_reg_8838[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_19_0\(3),
      I2 => Q(1),
      I3 => \add_ln700_reg_8838_reg[7]_i_19_0\(2),
      I4 => Q(2),
      I5 => \add_ln700_reg_8838_reg[7]_i_19_0\(1),
      O => \add_ln700_reg_8838[7]_i_51_n_1\
    );
\add_ln700_reg_8838[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_19_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_reg_8838_reg[7]_i_19_0\(2),
      I4 => \add_ln700_reg_8838_reg[7]_i_19_0\(1),
      I5 => Q(2),
      O => \add_ln700_reg_8838[7]_i_53_n_1\
    );
\add_ln700_reg_8838[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \add_ln700_reg_8838_reg[7]_i_19_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_reg_8838_reg[7]_i_19_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_reg_8838_reg[7]_i_19_0\(2),
      O => \add_ln700_reg_8838[7]_i_54_n_1\
    );
\add_ln700_reg_8838[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_19_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_reg_8838_reg[7]_i_19_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_reg_8838_reg[7]_i_19_0\(1),
      O => \add_ln700_reg_8838[7]_i_55_n_1\
    );
\add_ln700_reg_8838[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_19_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_reg_8838_reg[7]_i_19_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_reg_8838_reg[7]_i_19_0\(1),
      O => \add_ln700_reg_8838[7]_i_56_n_1\
    );
\add_ln700_reg_8838[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_reg_8838_reg[7]_i_19_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_reg_8838_reg[7]_i_19_0\(2),
      I4 => \add_ln700_reg_8838_reg[7]_i_19_0\(1),
      I5 => Q(2),
      O => \add_ln700_reg_8838[7]_i_57_n_1\
    );
\add_ln700_reg_8838[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \add_ln700_reg_8838_reg[7]_i_19_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_reg_8838_reg[7]_i_19_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_reg_8838_reg[7]_i_19_0\(2),
      O => \add_ln700_reg_8838[7]_i_58_n_1\
    );
\add_ln700_reg_8838_reg[7]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_reg_8838_reg[7]_i_19_n_1\,
      CO(3 downto 1) => \NLW_add_ln700_reg_8838_reg[7]_i_18_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln700_reg_8838_reg[7]_i_18_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_add_ln700_reg_8838_reg[7]_i_18_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_fu_5858_p2(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \add_ln700_reg_8838[7]_i_34_n_1\
    );
\add_ln700_reg_8838_reg[7]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_reg_8838_reg[7]_i_19_n_1\,
      CO(2) => \add_ln700_reg_8838_reg[7]_i_19_n_2\,
      CO(1) => \add_ln700_reg_8838_reg[7]_i_19_n_3\,
      CO(0) => \add_ln700_reg_8838_reg[7]_i_19_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_reg_8838[7]_i_35_n_1\,
      DI(2) => \add_ln700_reg_8838[7]_i_36_n_1\,
      DI(1) => \add_ln700_reg_8838[7]_i_37_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_fu_5858_p2(3 downto 0),
      S(3) => \add_ln700_reg_8838[7]_i_38_n_1\,
      S(2) => \add_ln700_reg_8838[7]_i_39_n_1\,
      S(1) => \add_ln700_reg_8838[7]_i_40_n_1\,
      S(0) => \add_ln700_reg_8838[7]_i_41_n_1\
    );
\add_ln700_reg_8838_reg[7]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln700_reg_8838[7]_i_57_n_1\,
      I1 => \add_ln700_reg_8838[7]_i_58_n_1\,
      O => \add_ln700_reg_8838_reg[7]_i_52_n_1\,
      S => \add_ln700_reg_8838_reg[7]_i_19_0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf is
  port (
    \ireg_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\odata[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => ap_rst_n,
      O => \ireg_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC;
    \ireg_reg[4]_1\ : out STD_LOGIC;
    \ireg_reg[4]_2\ : out STD_LOGIC;
    \ireg_reg[4]_3\ : out STD_LOGIC;
    \ireg_reg[7]_0\ : out STD_LOGIC;
    \ireg_reg[7]_1\ : out STD_LOGIC;
    \ireg_reg[7]_2\ : out STD_LOGIC;
    \ireg_reg[7]_3\ : out STD_LOGIC;
    \ireg_reg[6]_0\ : out STD_LOGIC;
    \ireg_reg[6]_1\ : out STD_LOGIC;
    \ireg_reg[6]_2\ : out STD_LOGIC;
    \ireg_reg[6]_3\ : out STD_LOGIC;
    \ireg_reg[5]_0\ : out STD_LOGIC;
    \ireg_reg[5]_1\ : out STD_LOGIC;
    \ireg_reg[5]_2\ : out STD_LOGIC;
    \ireg_reg[5]_3\ : out STD_LOGIC;
    \ireg_reg[3]_0\ : out STD_LOGIC;
    \ireg_reg[3]_1\ : out STD_LOGIC;
    \ireg_reg[3]_2\ : out STD_LOGIC;
    \ireg_reg[3]_3\ : out STD_LOGIC;
    \ireg_reg[1]_0\ : out STD_LOGIC;
    \ireg_reg[1]_1\ : out STD_LOGIC;
    \ireg_reg[1]_2\ : out STD_LOGIC;
    \ireg_reg[1]_3\ : out STD_LOGIC;
    \ireg_reg[2]_0\ : out STD_LOGIC;
    \ireg_reg[2]_1\ : out STD_LOGIC;
    \ireg_reg[2]_2\ : out STD_LOGIC;
    \ireg_reg[2]_3\ : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    \ireg_reg[0]_1\ : out STD_LOGIC;
    \ireg_reg[0]_2\ : out STD_LOGIC;
    \ireg_reg[0]_3\ : out STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    \ireg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1 : entity is "ibuf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in0_V_V_TREADY_INST_0 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \odata[0]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \odata[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \odata[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \odata[4]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \odata[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \odata[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \odata[7]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \odata[8]_i_2__0\ : label is "soft_lutpair38";
begin
  Q(0) <= \^q\(0);
in0_V_V_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[8]_0\(8),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in0_V_V_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_0\(8),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[8]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[8]_0\(0),
      I2 => \^q\(0),
      O => \ireg_reg[0]_0\
    );
\odata[0]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[8]_0\(0),
      I2 => \^q\(0),
      O => \ireg_reg[0]_1\
    );
\odata[0]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[8]_0\(0),
      I2 => \^q\(0),
      O => \ireg_reg[0]_2\
    );
\odata[0]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[8]_0\(0),
      I2 => \^q\(0),
      O => \ireg_reg[0]_3\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[8]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[1]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[8]_0\(1),
      I2 => \^q\(0),
      O => \ireg_reg[1]_0\
    );
\odata[1]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[8]_0\(1),
      I2 => \^q\(0),
      O => \ireg_reg[1]_1\
    );
\odata[1]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[8]_0\(1),
      I2 => \^q\(0),
      O => \ireg_reg[1]_2\
    );
\odata[1]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[8]_0\(1),
      I2 => \^q\(0),
      O => \ireg_reg[1]_3\
    );
\odata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[8]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[8]_0\(2),
      I2 => \^q\(0),
      O => \ireg_reg[2]_0\
    );
\odata[2]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[8]_0\(2),
      I2 => \^q\(0),
      O => \ireg_reg[2]_1\
    );
\odata[2]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[8]_0\(2),
      I2 => \^q\(0),
      O => \ireg_reg[2]_2\
    );
\odata[2]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[8]_0\(2),
      I2 => \^q\(0),
      O => \ireg_reg[2]_3\
    );
\odata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[8]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[3]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[8]_0\(3),
      I2 => \^q\(0),
      O => \ireg_reg[3]_0\
    );
\odata[3]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[8]_0\(3),
      I2 => \^q\(0),
      O => \ireg_reg[3]_1\
    );
\odata[3]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[8]_0\(3),
      I2 => \^q\(0),
      O => \ireg_reg[3]_2\
    );
\odata[3]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[8]_0\(3),
      I2 => \^q\(0),
      O => \ireg_reg[3]_3\
    );
\odata[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[8]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[4]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[8]_0\(4),
      I2 => \^q\(0),
      O => \ireg_reg[4]_0\
    );
\odata[4]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[8]_0\(4),
      I2 => \^q\(0),
      O => \ireg_reg[4]_1\
    );
\odata[4]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[8]_0\(4),
      I2 => \^q\(0),
      O => \ireg_reg[4]_2\
    );
\odata[4]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[8]_0\(4),
      I2 => \^q\(0),
      O => \ireg_reg[4]_3\
    );
\odata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[8]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[5]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[8]_0\(5),
      I2 => \^q\(0),
      O => \ireg_reg[5]_0\
    );
\odata[5]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[8]_0\(5),
      I2 => \^q\(0),
      O => \ireg_reg[5]_1\
    );
\odata[5]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[8]_0\(5),
      I2 => \^q\(0),
      O => \ireg_reg[5]_2\
    );
\odata[5]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[8]_0\(5),
      I2 => \^q\(0),
      O => \ireg_reg[5]_3\
    );
\odata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[8]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[6]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[8]_0\(6),
      I2 => \^q\(0),
      O => \ireg_reg[6]_0\
    );
\odata[6]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[8]_0\(6),
      I2 => \^q\(0),
      O => \ireg_reg[6]_1\
    );
\odata[6]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[8]_0\(6),
      I2 => \^q\(0),
      O => \ireg_reg[6]_2\
    );
\odata[6]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[8]_0\(6),
      I2 => \^q\(0),
      O => \ireg_reg[6]_3\
    );
\odata[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[8]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[7]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[8]_0\(7),
      I2 => \^q\(0),
      O => \ireg_reg[7]_0\
    );
\odata[7]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[8]_0\(7),
      I2 => \^q\(0),
      O => \ireg_reg[7]_1\
    );
\odata[7]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[8]_0\(7),
      I2 => \^q\(0),
      O => \ireg_reg[7]_2\
    );
\odata[7]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[8]_0\(7),
      I2 => \^q\(0),
      O => \ireg_reg[7]_3\
    );
\odata[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[8]_0\(8),
      I1 => \^q\(0),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    weights_V_V_TREADY : out STD_LOGIC;
    \ireg_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0\ : entity is "ibuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata[10]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \odata[11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata[12]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata[13]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \odata[14]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \odata[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata[16]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata[1]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata[2]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata[3]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata[4]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata[5]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \odata[6]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \odata[7]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata[9]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of weights_V_V_TREADY_INST_0 : label is "soft_lutpair53";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(16),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[16]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[16]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[16]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[16]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[16]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[16]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[16]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[16]_0\(16),
      I1 => \^q\(0),
      O => D(16)
    );
\odata[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[16]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[16]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[16]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[16]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[16]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[16]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[16]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[16]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[16]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
weights_V_V_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[16]_0\(16),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => weights_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_V_TREADY : in STD_LOGIC;
    \ireg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \odata[7]_i_2_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[8]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ireg[8]_i_2__0\ : label is "soft_lutpair43";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\ireg[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \^q\(8),
      I2 => \ireg_reg[8]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(8),
      I1 => out_V_V_TREADY,
      I2 => \ireg_reg[8]\(0),
      O => E(0)
    );
\odata[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(8),
      I1 => out_V_V_TREADY,
      O => \odata[7]_i_2_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => \odata_reg[8]_0\(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => \odata_reg[8]_0\(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => \odata_reg[8]_0\(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => \odata_reg[8]_0\(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => \odata_reg[8]_0\(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => \odata_reg[8]_0\(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => \odata_reg[8]_0\(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => \odata_reg[8]_0\(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => \odata_reg[8]_0\(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[7]_rep_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \odata_reg[7]_rep__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \odata_reg[7]_rep__1_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \odata_reg[7]_rep__2_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY : in STD_LOGIC;
    \odata_reg[0]_rep__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[0]_rep__2_1\ : in STD_LOGIC;
    \ireg_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    \odata_reg[4]_rep_0\ : in STD_LOGIC;
    \odata_reg[4]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[4]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[4]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[7]_rep_1\ : in STD_LOGIC;
    \odata_reg[7]_rep__0_1\ : in STD_LOGIC;
    \odata_reg[7]_rep__1_1\ : in STD_LOGIC;
    \odata_reg[7]_rep__2_1\ : in STD_LOGIC;
    \odata_reg[6]_rep_0\ : in STD_LOGIC;
    \odata_reg[6]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[6]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[6]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[5]_rep_0\ : in STD_LOGIC;
    \odata_reg[5]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[5]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[5]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[3]_rep_0\ : in STD_LOGIC;
    \odata_reg[3]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[3]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[3]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[1]_rep_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[2]_rep_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[0]_rep_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__2_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2 : entity is "obuf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \odata_reg[0]\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__0\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__1\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__2\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[1]\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__0\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__1\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__2\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[2]\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__0\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__1\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__2\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[3]\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__0\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__1\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__2\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[4]\ : label is "odata_reg[4]";
  attribute ORIG_CELL_NAME of \odata_reg[4]_rep\ : label is "odata_reg[4]";
  attribute ORIG_CELL_NAME of \odata_reg[4]_rep__0\ : label is "odata_reg[4]";
  attribute ORIG_CELL_NAME of \odata_reg[4]_rep__1\ : label is "odata_reg[4]";
  attribute ORIG_CELL_NAME of \odata_reg[4]_rep__2\ : label is "odata_reg[4]";
  attribute ORIG_CELL_NAME of \odata_reg[5]\ : label is "odata_reg[5]";
  attribute ORIG_CELL_NAME of \odata_reg[5]_rep\ : label is "odata_reg[5]";
  attribute ORIG_CELL_NAME of \odata_reg[5]_rep__0\ : label is "odata_reg[5]";
  attribute ORIG_CELL_NAME of \odata_reg[5]_rep__1\ : label is "odata_reg[5]";
  attribute ORIG_CELL_NAME of \odata_reg[5]_rep__2\ : label is "odata_reg[5]";
  attribute ORIG_CELL_NAME of \odata_reg[6]\ : label is "odata_reg[6]";
  attribute ORIG_CELL_NAME of \odata_reg[6]_rep\ : label is "odata_reg[6]";
  attribute ORIG_CELL_NAME of \odata_reg[6]_rep__0\ : label is "odata_reg[6]";
  attribute ORIG_CELL_NAME of \odata_reg[6]_rep__1\ : label is "odata_reg[6]";
  attribute ORIG_CELL_NAME of \odata_reg[6]_rep__2\ : label is "odata_reg[6]";
  attribute ORIG_CELL_NAME of \odata_reg[7]\ : label is "odata_reg[7]";
  attribute ORIG_CELL_NAME of \odata_reg[7]_rep\ : label is "odata_reg[7]";
  attribute ORIG_CELL_NAME of \odata_reg[7]_rep__0\ : label is "odata_reg[7]";
  attribute ORIG_CELL_NAME of \odata_reg[7]_rep__1\ : label is "odata_reg[7]";
  attribute ORIG_CELL_NAME of \odata_reg[7]_rep__2\ : label is "odata_reg[7]";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  SR(0) <= \^sr\(0);
\ireg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F00FFFF"
    )
        port map (
      I0 => \odata_reg[0]_rep__2_0\(0),
      I1 => \ireg_reg[0]_0\,
      I2 => \^q\(8),
      I3 => \ireg_reg[0]\(0),
      I4 => ap_rst_n,
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ireg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^q\(8),
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => \odata_reg[0]_rep__2_0\(0),
      I3 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\odata[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^q\(8),
      I1 => \odata_reg[0]_rep__2_1\,
      I2 => \odata_reg[0]_rep__2_0\(0),
      O => p_0_in
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\odata_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep_0\,
      Q => \odata_reg[7]_rep_0\(0),
      R => \^sr\(0)
    );
\odata_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__0_0\,
      Q => \odata_reg[7]_rep__0_0\(0),
      R => \^sr\(0)
    );
\odata_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__1_0\,
      Q => \odata_reg[7]_rep__1_0\(0),
      R => \^sr\(0)
    );
\odata_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__2_2\,
      Q => \odata_reg[7]_rep__2_0\(0),
      R => \^sr\(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\odata_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep_0\,
      Q => \odata_reg[7]_rep_0\(1),
      R => \^sr\(0)
    );
\odata_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__0_0\,
      Q => \odata_reg[7]_rep__0_0\(1),
      R => \^sr\(0)
    );
\odata_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__1_0\,
      Q => \odata_reg[7]_rep__1_0\(1),
      R => \^sr\(0)
    );
\odata_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__2_0\,
      Q => \odata_reg[7]_rep__2_0\(1),
      R => \^sr\(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\odata_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep_0\,
      Q => \odata_reg[7]_rep_0\(2),
      R => \^sr\(0)
    );
\odata_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__0_0\,
      Q => \odata_reg[7]_rep__0_0\(2),
      R => \^sr\(0)
    );
\odata_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__1_0\,
      Q => \odata_reg[7]_rep__1_0\(2),
      R => \^sr\(0)
    );
\odata_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__2_0\,
      Q => \odata_reg[7]_rep__2_0\(2),
      R => \^sr\(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\odata_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep_0\,
      Q => \odata_reg[7]_rep_0\(3),
      R => \^sr\(0)
    );
\odata_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__0_0\,
      Q => \odata_reg[7]_rep__0_0\(3),
      R => \^sr\(0)
    );
\odata_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__1_0\,
      Q => \odata_reg[7]_rep__1_0\(3),
      R => \^sr\(0)
    );
\odata_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__2_0\,
      Q => \odata_reg[7]_rep__2_0\(3),
      R => \^sr\(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\odata_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[4]_rep_0\,
      Q => \odata_reg[7]_rep_0\(4),
      R => \^sr\(0)
    );
\odata_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[4]_rep__0_0\,
      Q => \odata_reg[7]_rep__0_0\(4),
      R => \^sr\(0)
    );
\odata_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[4]_rep__1_0\,
      Q => \odata_reg[7]_rep__1_0\(4),
      R => \^sr\(0)
    );
\odata_reg[4]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[4]_rep__2_0\,
      Q => \odata_reg[7]_rep__2_0\(4),
      R => \^sr\(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\odata_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[5]_rep_0\,
      Q => \odata_reg[7]_rep_0\(5),
      R => \^sr\(0)
    );
\odata_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[5]_rep__0_0\,
      Q => \odata_reg[7]_rep__0_0\(5),
      R => \^sr\(0)
    );
\odata_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[5]_rep__1_0\,
      Q => \odata_reg[7]_rep__1_0\(5),
      R => \^sr\(0)
    );
\odata_reg[5]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[5]_rep__2_0\,
      Q => \odata_reg[7]_rep__2_0\(5),
      R => \^sr\(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\odata_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[6]_rep_0\,
      Q => \odata_reg[7]_rep_0\(6),
      R => \^sr\(0)
    );
\odata_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[6]_rep__0_0\,
      Q => \odata_reg[7]_rep__0_0\(6),
      R => \^sr\(0)
    );
\odata_reg[6]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[6]_rep__1_0\,
      Q => \odata_reg[7]_rep__1_0\(6),
      R => \^sr\(0)
    );
\odata_reg[6]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[6]_rep__2_0\,
      Q => \odata_reg[7]_rep__2_0\(6),
      R => \^sr\(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\odata_reg[7]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[7]_rep_1\,
      Q => \odata_reg[7]_rep_0\(7),
      R => \^sr\(0)
    );
\odata_reg[7]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[7]_rep__0_1\,
      Q => \odata_reg[7]_rep__0_0\(7),
      R => \^sr\(0)
    );
\odata_reg[7]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[7]_rep__1_1\,
      Q => \odata_reg[7]_rep__1_0\(7),
      R => \^sr\(0)
    );
\odata_reg[7]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[7]_rep__2_1\,
      Q => \odata_reg[7]_rep__2_0\(7),
      R => \^sr\(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[16]\ : in STD_LOGIC;
    \ireg_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0\ : entity is "obuf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \odata[16]_i_1_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[16]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ireg[16]_i_2\ : label is "soft_lutpair54";
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
\ireg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F00FFFF"
    )
        port map (
      I0 => \ireg_reg[16]_0\(0),
      I1 => \ireg_reg[16]\,
      I2 => \^q\(16),
      I3 => \ireg_reg[0]\(0),
      I4 => ap_rst_n,
      O => SR(0)
    );
\ireg[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \^q\(16),
      I1 => \ireg_reg[16]\,
      I2 => \ireg_reg[16]_0\(0),
      I3 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => \^q\(16),
      I1 => \ireg_reg[16]\,
      I2 => \ireg_reg[16]_0\(0),
      O => \odata[16]_i_1_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[16]_i_1_n_1\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[12]\ : in STD_LOGIC;
    \q0_reg[12]_0\ : in STD_LOGIC;
    \q0_reg[12]_1\ : in STD_LOGIC;
    \q0_reg[12]_2\ : in STD_LOGIC;
    \q0_reg[12]_3\ : in STD_LOGIC;
    \q0_reg[12]_4\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_fu_6025_p2(11 downto 0) => accu_0_1_V_fu_6025_p2(11 downto 0),
      ap_clk => ap_clk,
      sel(5) => \q0_reg[12]_4\,
      sel(4) => \q0_reg[12]_3\,
      sel(3) => \q0_reg[12]_2\,
      sel(2) => \q0_reg[12]_1\,
      sel(1) => \q0_reg[12]_0\,
      sel(0) => \q0_reg[12]\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_fu_6025_p2(11 downto 0) => accu_0_1_V_fu_6025_p2(11 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1878(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1878(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln700_11_reg_9043_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      \add_ln700_11_reg_9043_reg[0]\(0) => \add_ln700_11_reg_9043_reg[0]\(0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6 is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6016_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      CO(0) => CO(0),
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom
     port map (
      CO(0) => CO(0),
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1878(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4 is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom
     port map (
      CO(0) => CO(0),
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1878(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom
     port map (
      CO(0) => CO(0),
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1878(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln899_19_reg_9073_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[11]_4\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      accu_0_1_V_fu_6025_p2(11 downto 0) => accu_0_1_V_fu_6025_p2(11 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_19_reg_9073_reg[0]\(1 downto 0) => \icmp_ln899_19_reg_9073_reg[0]\(1 downto 0),
      sel(5) => \q0_reg[11]_4\,
      sel(4) => \q0_reg[11]_3\,
      sel(3) => \q0_reg[11]_2\,
      sel(2) => \q0_reg[11]_1\,
      sel(1) => \q0_reg[11]_0\,
      sel(0) => \q0_reg[11]\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy is
  port (
    threshs_m_thresholds_10_ce0 : out STD_LOGIC;
    \odata_reg[8]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \icmp_ln289_reg_8834_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    i_0_reg_2265_reg_13_sp_1 : out STD_LOGIC;
    \nf_assign_fu_1878_reg[0]\ : out STD_LOGIC;
    \nf_assign_fu_1878_reg[8]\ : out STD_LOGIC;
    nf_fu_5968_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[14]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    i_0_reg_2265_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \p_Result_1_1_1_reg_8829_reg[0]\ : in STD_LOGIC;
    icmp_ln289_reg_8834_pp0_iter2_reg : in STD_LOGIC;
    \p_Result_1_1_1_reg_8829_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \p_Result_1_1_1_reg_8829_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nf_assign_fu_1878 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln289_reg_8834 : in STD_LOGIC;
    \q0_reg[14]_9\ : in STD_LOGIC;
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q0_reg[14]_10\ : in STD_LOGIC;
    \q0_reg[14]_11\ : in STD_LOGIC;
    \q0_reg[14]_12\ : in STD_LOGIC;
    \q0_reg[14]_13\ : in STD_LOGIC;
    \q0_reg[14]_14\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy is
  signal i_0_reg_2265_reg_13_sn_1 : STD_LOGIC;
begin
  i_0_reg_2265_reg_13_sp_1 <= i_0_reg_2265_reg_13_sn_1;
StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => threshs_m_thresholds_10_ce0,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_rst_n => ap_rst_n,
      i_0_reg_2265_reg(21 downto 0) => i_0_reg_2265_reg(21 downto 0),
      i_0_reg_2265_reg_13_sp_1 => i_0_reg_2265_reg_13_sn_1,
      icmp_ln289_reg_8834 => icmp_ln289_reg_8834,
      icmp_ln289_reg_8834_pp0_iter2_reg => icmp_ln289_reg_8834_pp0_iter2_reg,
      \icmp_ln289_reg_8834_reg[0]\ => \icmp_ln289_reg_8834_reg[0]\,
      nf_assign_fu_1878(31 downto 0) => nf_assign_fu_1878(31 downto 0),
      \nf_assign_fu_1878_reg[0]\ => \nf_assign_fu_1878_reg[0]\,
      \nf_assign_fu_1878_reg[8]\ => \nf_assign_fu_1878_reg[8]\,
      nf_fu_5968_p2(30 downto 0) => nf_fu_5968_p2(30 downto 0),
      \odata_reg[8]\ => \odata_reg[8]\,
      \p_Result_1_1_1_reg_8829_reg[0]\ => \p_Result_1_1_1_reg_8829_reg[0]\,
      \p_Result_1_1_1_reg_8829_reg[0]_0\(0) => \p_Result_1_1_1_reg_8829_reg[0]_0\(0),
      \p_Result_1_1_1_reg_8829_reg[0]_1\(0) => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\(0) => \q0_reg[0]_0\(0),
      \q0_reg[0]_2\(0) => \q0_reg[0]_1\(0),
      \q0_reg[14]_0\(1 downto 0) => \q0_reg[14]\(1 downto 0),
      \q0_reg[14]_1\(0) => \q0_reg[14]_0\(0),
      \q0_reg[14]_2\(0) => \q0_reg[14]_1\(0),
      \q0_reg[14]_3\(0) => \q0_reg[14]_2\(0),
      \q0_reg[14]_4\(0) => \q0_reg[14]_3\(0),
      \q0_reg[14]_5\(0) => \q0_reg[14]_4\(0),
      \q0_reg[14]_6\(0) => \q0_reg[14]_5\(0),
      \q0_reg[14]_7\(0) => \q0_reg[14]_6\(0),
      \q0_reg[14]_8\(0) => \q0_reg[14]_7\(0),
      \q0_reg[14]_9\(0) => \q0_reg[14]_8\(0),
      sel(5) => \q0_reg[14]_14\,
      sel(4) => \q0_reg[14]_13\,
      sel(3) => \q0_reg[14]_9\,
      sel(2) => \q0_reg[14]_12\,
      sel(1) => \q0_reg[14]_11\,
      sel(0) => \q0_reg[14]_10\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln700_24_reg_9103_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[11]_4\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_fu_6025_p2(11 downto 0) => accu_0_1_V_fu_6025_p2(11 downto 0),
      \add_ln700_24_reg_9103_reg[0]\(0) => \add_ln700_24_reg_9103_reg[0]\(0),
      ap_clk => ap_clk,
      sel(5) => \q0_reg[11]_4\,
      sel(4) => \q0_reg[11]_3\,
      sel(3) => \q0_reg[11]_2\,
      sel(2) => \q0_reg[11]_1\,
      sel(1) => \q0_reg[11]_0\,
      sel(0) => \q0_reg[11]\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[11]_4\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      accu_0_1_V_fu_6025_p2(11 downto 0) => accu_0_1_V_fu_6025_p2(11 downto 0),
      ap_clk => ap_clk,
      sel(5) => \q0_reg[11]_4\,
      sel(4) => \q0_reg[11]_3\,
      sel(3) => \q0_reg[11]_2\,
      sel(2) => \q0_reg[11]_1\,
      sel(1) => \q0_reg[11]_0\,
      sel(0) => \q0_reg[11]\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln700_24_reg_9103_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln700_24_reg_9103_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[13]_1\ : in STD_LOGIC;
    \q0_reg[13]_2\ : in STD_LOGIC;
    \q0_reg[13]_3\ : in STD_LOGIC;
    \q0_reg[13]_4\ : in STD_LOGIC;
    \q0_reg[13]_5\ : in STD_LOGIC;
    \q0_reg[13]_6\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2 is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_1_V_fu_6025_p2(13 downto 0) => accu_0_1_V_fu_6025_p2(13 downto 0),
      \add_ln700_24_reg_9103_reg[0]\(0) => \add_ln700_24_reg_9103_reg[0]\(0),
      \add_ln700_24_reg_9103_reg[0]_0\(0) => \add_ln700_24_reg_9103_reg[0]_0\(0),
      ap_clk => ap_clk,
      \q0_reg[13]_0\(0) => \q0_reg[13]\(0),
      \q0_reg[13]_1\(0) => \q0_reg[13]_0\(0),
      sel(5) => \q0_reg[13]_6\,
      sel(4) => \q0_reg[13]_5\,
      sel(3) => \q0_reg[13]_4\,
      sel(2) => \q0_reg[13]_3\,
      sel(1) => \q0_reg[13]_2\,
      sel(0) => \q0_reg[13]_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    accu_0_1_V_fu_6025_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_24_reg_9083_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln899_24_reg_9083_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[11]_3\ : in STD_LOGIC;
    \q0_reg[11]_4\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec is
begin
StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      S(0) => S(0),
      accu_0_1_V_fu_6025_p2(13 downto 0) => accu_0_1_V_fu_6025_p2(13 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_24_reg_9083_reg[0]\(0) => \icmp_ln899_24_reg_9083_reg[0]\(0),
      \icmp_ln899_24_reg_9083_reg[0]_0\(0) => \icmp_ln899_24_reg_9083_reg[0]_0\(0),
      sel(5) => \q0_reg[11]_4\,
      sel(4) => \q0_reg[11]_3\,
      sel(3) => \q0_reg[11]_2\,
      sel(2) => \q0_reg[11]_1\,
      sel(1) => \q0_reg[11]_0\,
      sel(0) => \q0_reg[11]\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0 is
  port (
    mul_ln1352_fu_5858_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_reg_8838_reg[7]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_reg_8838_reg[7]_i_18\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_8
     port map (
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \add_ln700_reg_8838_reg[7]_i_18_0\ => \add_ln700_reg_8838_reg[7]_i_18\,
      \add_ln700_reg_8838_reg[7]_i_19_0\(3 downto 0) => \add_ln700_reg_8838_reg[7]_i_19\(3 downto 0),
      mul_ln1352_fu_5858_p2(5 downto 0) => mul_ln1352_fu_5858_p2(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_3 is
  port (
    mul_ln1352_1_fu_5885_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_reg_8838_reg[7]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_reg_8838_reg[7]_i_3\ : in STD_LOGIC;
    mul_ln1352_fu_5858_p2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_3 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_3 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_7
     port map (
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      S(0) => S(0),
      \add_ln700_reg_8838_reg[7]_i_3_0\ => \add_ln700_reg_8838_reg[7]_i_3\,
      \add_ln700_reg_8838_reg[7]_i_4_0\(3 downto 0) => \add_ln700_reg_8838_reg[7]_i_4\(3 downto 0),
      mul_ln1352_1_fu_5885_p2(5 downto 0) => mul_ln1352_1_fu_5885_p2(5 downto 0),
      mul_ln1352_fu_5858_p2(0) => mul_ln1352_fu_5858_p2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_4 is
  port (
    mul_ln1352_2_fu_5904_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8843_reg[7]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8843_reg[7]_i_18\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_4 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_4 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_6
     port map (
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \add_ln700_2_reg_8843_reg[7]_i_18_0\ => \add_ln700_2_reg_8843_reg[7]_i_18\,
      \add_ln700_2_reg_8843_reg[7]_i_19_0\(3 downto 0) => \add_ln700_2_reg_8843_reg[7]_i_19\(3 downto 0),
      mul_ln1352_2_fu_5904_p2(5 downto 0) => mul_ln1352_2_fu_5904_p2(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_5 is
  port (
    mul_ln1352_3_fu_5917_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8843_reg[7]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8843_reg[7]_i_3\ : in STD_LOGIC;
    mul_ln1352_2_fu_5904_p2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_5 : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_5 is
begin
StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_Mul_LUT_0
     port map (
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      S(0) => S(0),
      \add_ln700_2_reg_8843_reg[7]_i_3_0\ => \add_ln700_2_reg_8843_reg[7]_i_3\,
      \add_ln700_2_reg_8843_reg[7]_i_4_0\(3 downto 0) => \add_ln700_2_reg_8843_reg[7]_i_4\(3 downto 0),
      mul_ln1352_2_fu_5904_p2(0) => mul_ln1352_2_fu_5904_p2(0),
      mul_ln1352_3_fu_5917_p2(5 downto 0) => mul_ln1352_3_fu_5917_p2(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    in0_V_V_TREADY : out STD_LOGIC;
    \odata_reg[7]_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \odata_reg[7]_rep__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \odata_reg[7]_rep__1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \odata_reg[7]_rep__2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY : in STD_LOGIC;
    \odata_reg[0]_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[0]_rep__2_0\ : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  signal cdata : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_35 : STD_LOGIC;
  signal ibuf_inst_n_36 : STD_LOGIC;
  signal ibuf_inst_n_37 : STD_LOGIC;
  signal ibuf_inst_n_38 : STD_LOGIC;
  signal ibuf_inst_n_39 : STD_LOGIC;
  signal ibuf_inst_n_40 : STD_LOGIC;
  signal ibuf_inst_n_41 : STD_LOGIC;
  signal ibuf_inst_n_42 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_12 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1
     port map (
      D(8 downto 0) => cdata(8 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TREADY => in0_V_V_TREADY,
      \ireg_reg[0]_0\ => ibuf_inst_n_39,
      \ireg_reg[0]_1\ => ibuf_inst_n_40,
      \ireg_reg[0]_2\ => ibuf_inst_n_41,
      \ireg_reg[0]_3\ => ibuf_inst_n_42,
      \ireg_reg[1]_0\ => ibuf_inst_n_31,
      \ireg_reg[1]_1\ => ibuf_inst_n_32,
      \ireg_reg[1]_2\ => ibuf_inst_n_33,
      \ireg_reg[1]_3\ => ibuf_inst_n_34,
      \ireg_reg[2]_0\ => ibuf_inst_n_35,
      \ireg_reg[2]_1\ => ibuf_inst_n_36,
      \ireg_reg[2]_2\ => ibuf_inst_n_37,
      \ireg_reg[2]_3\ => ibuf_inst_n_38,
      \ireg_reg[3]_0\ => ibuf_inst_n_27,
      \ireg_reg[3]_1\ => ibuf_inst_n_28,
      \ireg_reg[3]_2\ => ibuf_inst_n_29,
      \ireg_reg[3]_3\ => ibuf_inst_n_30,
      \ireg_reg[4]_0\ => ibuf_inst_n_11,
      \ireg_reg[4]_1\ => ibuf_inst_n_12,
      \ireg_reg[4]_2\ => ibuf_inst_n_13,
      \ireg_reg[4]_3\ => ibuf_inst_n_14,
      \ireg_reg[5]_0\ => ibuf_inst_n_23,
      \ireg_reg[5]_1\ => ibuf_inst_n_24,
      \ireg_reg[5]_2\ => ibuf_inst_n_25,
      \ireg_reg[5]_3\ => ibuf_inst_n_26,
      \ireg_reg[6]_0\ => ibuf_inst_n_19,
      \ireg_reg[6]_1\ => ibuf_inst_n_20,
      \ireg_reg[6]_2\ => ibuf_inst_n_21,
      \ireg_reg[6]_3\ => ibuf_inst_n_22,
      \ireg_reg[7]_0\ => ibuf_inst_n_15,
      \ireg_reg[7]_1\ => ibuf_inst_n_16,
      \ireg_reg[7]_2\ => ibuf_inst_n_17,
      \ireg_reg[7]_3\ => ibuf_inst_n_18,
      \ireg_reg[8]_0\(8 downto 0) => D(8 downto 0)
    );
obuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2
     port map (
      D(8 downto 0) => cdata(8 downto 0),
      E(0) => ireg01_out,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[2]\(0) => obuf_inst_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      \ireg_reg[0]\(0) => p_0_in,
      \ireg_reg[0]_0\ => \ireg_reg[0]\,
      \odata_reg[0]_rep_0\ => ibuf_inst_n_39,
      \odata_reg[0]_rep__0_0\ => ibuf_inst_n_40,
      \odata_reg[0]_rep__1_0\ => ibuf_inst_n_41,
      \odata_reg[0]_rep__2_0\(0) => \odata_reg[0]_rep__2\(0),
      \odata_reg[0]_rep__2_1\ => \odata_reg[0]_rep__2_0\,
      \odata_reg[0]_rep__2_2\ => ibuf_inst_n_42,
      \odata_reg[1]_rep_0\ => ibuf_inst_n_31,
      \odata_reg[1]_rep__0_0\ => ibuf_inst_n_32,
      \odata_reg[1]_rep__1_0\ => ibuf_inst_n_33,
      \odata_reg[1]_rep__2_0\ => ibuf_inst_n_34,
      \odata_reg[2]_rep_0\ => ibuf_inst_n_35,
      \odata_reg[2]_rep__0_0\ => ibuf_inst_n_36,
      \odata_reg[2]_rep__1_0\ => ibuf_inst_n_37,
      \odata_reg[2]_rep__2_0\ => ibuf_inst_n_38,
      \odata_reg[3]_rep_0\ => ibuf_inst_n_27,
      \odata_reg[3]_rep__0_0\ => ibuf_inst_n_28,
      \odata_reg[3]_rep__1_0\ => ibuf_inst_n_29,
      \odata_reg[3]_rep__2_0\ => ibuf_inst_n_30,
      \odata_reg[4]_rep_0\ => ibuf_inst_n_11,
      \odata_reg[4]_rep__0_0\ => ibuf_inst_n_12,
      \odata_reg[4]_rep__1_0\ => ibuf_inst_n_13,
      \odata_reg[4]_rep__2_0\ => ibuf_inst_n_14,
      \odata_reg[5]_rep_0\ => ibuf_inst_n_23,
      \odata_reg[5]_rep__0_0\ => ibuf_inst_n_24,
      \odata_reg[5]_rep__1_0\ => ibuf_inst_n_25,
      \odata_reg[5]_rep__2_0\ => ibuf_inst_n_26,
      \odata_reg[6]_rep_0\ => ibuf_inst_n_19,
      \odata_reg[6]_rep__0_0\ => ibuf_inst_n_20,
      \odata_reg[6]_rep__1_0\ => ibuf_inst_n_21,
      \odata_reg[6]_rep__2_0\ => ibuf_inst_n_22,
      \odata_reg[7]_rep_0\(7 downto 0) => \odata_reg[7]_rep\(7 downto 0),
      \odata_reg[7]_rep_1\ => ibuf_inst_n_15,
      \odata_reg[7]_rep__0_0\(7 downto 0) => \odata_reg[7]_rep__0\(7 downto 0),
      \odata_reg[7]_rep__0_1\ => ibuf_inst_n_16,
      \odata_reg[7]_rep__1_0\(7 downto 0) => \odata_reg[7]_rep__1\(7 downto 0),
      \odata_reg[7]_rep__1_1\ => ibuf_inst_n_17,
      \odata_reg[7]_rep__2_0\(7 downto 0) => \odata_reg[7]_rep__2\(7 downto 0),
      \odata_reg[7]_rep__2_1\ => ibuf_inst_n_18
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0 is
  port (
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    \odata_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ireg_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ireg_reg[8]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \count_reg[1]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \count_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \odata_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0 : entity is "regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0 is
  signal \count[0]_i_1_n_1\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal obuf_inst_n_11 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair44";
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \ireg_reg[8]\(8 downto 0) <= \^ireg_reg[8]\(8 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \^count_reg[1]_0\,
      I2 => \^count_reg[0]_0\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_V_V_TREADY,
      O => ap_NS_fsm10_out
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888A8A808880888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_V_V_TREADY,
      I4 => \count_reg[0]_1\,
      I5 => \count_reg[0]_2\,
      O => \count[0]_i_1_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_1\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count_reg[1]_1\,
      Q => \^count_reg[1]_0\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf
     port map (
      E(0) => ireg01_out,
      Q(8 downto 0) => \^ireg_reg[8]\(8 downto 0),
      SR(0) => obuf_inst_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[8]_0\ => \ireg_reg[8]_0\,
      \ireg_reg[8]_1\(8 downto 0) => \ireg_reg[8]_1\(8 downto 0)
    );
obuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf
     port map (
      E(0) => ireg01_out,
      Q(8 downto 0) => \odata_reg[8]\(8 downto 0),
      SR(0) => obuf_inst_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[8]\(0) => \^ireg_reg[8]\(8),
      \odata_reg[8]_0\(8 downto 0) => \odata_reg[8]_0\(8 downto 0),
      out_V_V_TREADY => out_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    weights_V_V_TREADY : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \ireg_reg[16]\ : in STD_LOGIC;
    \ireg_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0\ is
  signal ibuf_inst_n_1 : STD_LOGIC;
  signal ibuf_inst_n_10 : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal ibuf_inst_n_3 : STD_LOGIC;
  signal ibuf_inst_n_4 : STD_LOGIC;
  signal ibuf_inst_n_5 : STD_LOGIC;
  signal ibuf_inst_n_6 : STD_LOGIC;
  signal ibuf_inst_n_7 : STD_LOGIC;
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal ibuf_inst_n_9 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_19 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0\
     port map (
      D(16) => ibuf_inst_n_1,
      D(15) => ibuf_inst_n_2,
      D(14) => ibuf_inst_n_3,
      D(13) => ibuf_inst_n_4,
      D(12) => ibuf_inst_n_5,
      D(11) => ibuf_inst_n_6,
      D(10) => ibuf_inst_n_7,
      D(9) => ibuf_inst_n_8,
      D(8) => ibuf_inst_n_9,
      D(7) => ibuf_inst_n_10,
      D(6) => ibuf_inst_n_11,
      D(5) => ibuf_inst_n_12,
      D(4) => ibuf_inst_n_13,
      D(3) => ibuf_inst_n_14,
      D(2) => ibuf_inst_n_15,
      D(1) => ibuf_inst_n_16,
      D(0) => ibuf_inst_n_17,
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_19,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[16]_0\(16 downto 0) => D(16 downto 0),
      weights_V_V_TREADY => weights_V_V_TREADY
    );
obuf_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0\
     port map (
      D(16) => ibuf_inst_n_1,
      D(15) => ibuf_inst_n_2,
      D(14) => ibuf_inst_n_3,
      D(13) => ibuf_inst_n_4,
      D(12) => ibuf_inst_n_5,
      D(11) => ibuf_inst_n_6,
      D(10) => ibuf_inst_n_7,
      D(9) => ibuf_inst_n_8,
      D(8) => ibuf_inst_n_9,
      D(7) => ibuf_inst_n_10,
      D(6) => ibuf_inst_n_11,
      D(5) => ibuf_inst_n_12,
      D(4) => ibuf_inst_n_13,
      D(3) => ibuf_inst_n_14,
      D(2) => ibuf_inst_n_15,
      D(1) => ibuf_inst_n_16,
      D(0) => ibuf_inst_n_17,
      E(0) => ireg01_out,
      Q(16 downto 0) => Q(16 downto 0),
      SR(0) => obuf_inst_n_19,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[0]\(0) => p_0_in,
      \ireg_reg[16]\ => \ireg_reg[16]\,
      \ireg_reg[16]_0\(0) => \ireg_reg[16]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Activa is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \odata_reg[8]\ : out STD_LOGIC;
    \odata_reg[16]\ : out STD_LOGIC;
    \odata_reg[16]_0\ : out STD_LOGIC;
    grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY : out STD_LOGIC;
    out_V_V_TREADY_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \icmp_ln289_reg_8834_pp0_iter2_reg_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_fsm10_out : in STD_LOGIC;
    grp_Matrix_Vector_Activa_fu_84_ap_start_reg : in STD_LOGIC;
    \odata_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \odata_reg[0]\ : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC;
    \count_reg[1]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \p_Result_1_1_1_reg_8829_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \p_Result_1_1_1_reg_8829_reg[0]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_V_127_fu_1230_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_V_191_fu_1486_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_V_255_fu_1742_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_V_287_fu_1870_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Activa;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Activa is
  signal \StreamingFCLayer_DeQ_U1/mux_2_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_37\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_38\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_39\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_40\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_41\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_42\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_43\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_44\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_45\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_46\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_47\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_48\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_49\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_50\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_51\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_52\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_53\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_54\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_55\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_56\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_57\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_58\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_59\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_60\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_61\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_62\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_63\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_64\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_65\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_66\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_67\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_68\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_69\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_70\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_71\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_6_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_6_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_6_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_6_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_7_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_7_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_8_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_8_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal StreamingFCLayer_Ee0_U3_n_7 : STD_LOGIC;
  signal StreamingFCLayer_Ee0_U5_n_7 : STD_LOGIC;
  signal accu_0_0_V_fu_6016_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_0_1_V_fu_6025_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_V_0_0_0_fu_7140 : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[0]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[0]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[0]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[0]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[12]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[12]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[12]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[12]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[4]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[4]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[4]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[4]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[8]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[8]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[8]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714[8]_i_5_n_1\ : STD_LOGIC;
  signal accu_V_0_0_0_fu_714_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_0_0_0_fu_714_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_714_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[0]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[0]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[0]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[0]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[12]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[12]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[12]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[12]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[4]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[4]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[4]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[4]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[8]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[8]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[8]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718[8]_i_5_n_1\ : STD_LOGIC;
  signal accu_V_0_1_0_fu_718_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_V_0_1_0_fu_718_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_718_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln700_11_fu_6161_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln700_11_reg_9043 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln700_11_reg_90430 : STD_LOGIC;
  signal add_ln700_24_fu_6323_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln700_24_reg_9103 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln700_2_fu_5927_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln700_2_reg_8843 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln700_2_reg_88430 : STD_LOGIC;
  signal \add_ln700_2_reg_8843[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_24_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_33_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_44_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_45_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_46_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_47_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_48_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_2_reg_8843_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal add_ln700_fu_5895_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln700_reg_8838 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln700_reg_8838[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_24_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_33_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_44_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_45_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_46_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_47_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_48_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_reg_8838_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_1\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_1 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22761 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227610 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276100 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276101 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276102 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276103 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276104 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276105 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276106 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276107 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276108 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276109 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227611 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276110 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276111 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276112 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276113 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276114 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276115 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276116 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276117 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276119 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227612 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276120 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276121 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276122 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276124 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276126 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276127 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276128 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276129 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227613 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276130 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276131 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276132 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276133 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276134 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276138 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276139 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227614 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276140 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276141 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276142 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276143 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276145 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276146 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276147 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276148 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276149 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227615 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276154 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276155 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276156 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276157 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276158 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276159 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227616 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276160159_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276161160_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276162161_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276163162_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276164163_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276165164_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276166165_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276167166_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276168167_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276170169_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276172171_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276174173_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276175174_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276176175_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276177176_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276178177_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276179178_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227618 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276181180_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276183182_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276184183_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276186185_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276187186_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276188187_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227619 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276193196_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276194197_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276195198_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276196199_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276197200_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276198201_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276199202_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22762 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227620 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276200203_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276201204_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276202205_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276203206_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276204208_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276206212_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276207214_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276208216_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276209218_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276210220_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276211222_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276212224_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276213226_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276214228_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276215230_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276216232_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276217234_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276218236_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276219238_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227622 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276220240_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276221242_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276226252_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276228256_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276229258_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227623 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276230260_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276231262_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276232264_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276233266_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276234268_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276235270_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276236272_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276238276_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227624 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276240280_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276241282_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276242284_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276243286_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276244288_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276246292_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276247294_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276248296_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276250300_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276251302_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276252304_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276254308_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276255310_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276256312_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276257314_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276258316_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276259318_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227626 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276260320_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276261322_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276265330_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276266332_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276267334_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276268336_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276269338_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227627 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276270340_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276271342_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276272344_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276273346_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276274348_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276275350_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276276352_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276277354_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276278356_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276279358_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227628 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276280360_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276281362_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276284368_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276285370_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276286372_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227629 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22763 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227630 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227631 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227632 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227633 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227634 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227635 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227636 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227637 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227638 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227639 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22764 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227640 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227642 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227643 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227644 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227645 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227646 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227647 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227648 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227649 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22765 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227650 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227651 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227652 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227653 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227654 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227655 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227656 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227657 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227658 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227659 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22766 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227660 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227661 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227662 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227663 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227664 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227665 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227666 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227667 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227668 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227669 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22767 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227670 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227671 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227672 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227673 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227674 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227675 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227678 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227679 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22768 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227680 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227681 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227682 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227683 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227684 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227685 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227686 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227687 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227688 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22769 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227690 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227691 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227692 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227693 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227694 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227695 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227696 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227697 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227698 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_227699 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_2_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_6_n_1\ : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_ap_ready : STD_LOGIC;
  signal \^grp_matrix_vector_activa_fu_84_in_v_v_tready\ : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY : STD_LOGIC;
  signal i_0_reg_2265 : STD_LOGIC;
  signal \i_0_reg_2265[0]_i_3_n_1\ : STD_LOGIC;
  signal i_0_reg_2265_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \i_0_reg_2265_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_2265_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal icmp_ln271_reg_88080 : STD_LOGIC;
  signal \icmp_ln271_reg_8808[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8808[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8808[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8808[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8808[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8808[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8808[0]_i_7_n_1\ : STD_LOGIC;
  signal icmp_ln271_reg_8808_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln271_reg_8808_reg_n_1_[0]\ : STD_LOGIC;
  signal icmp_ln289_fu_5836_p2 : STD_LOGIC;
  signal icmp_ln289_reg_8834 : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_25_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_26_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834[0]_i_9_n_1\ : STD_LOGIC;
  signal icmp_ln289_reg_8834_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln289_reg_8834_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln289_reg_8834_pp0_iter2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_22_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_23_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_23_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_23_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8834_reg[0]_i_24_n_4\ : STD_LOGIC;
  signal icmp_ln899_10_fu_6131_p2 : STD_LOGIC;
  signal icmp_ln899_10_reg_9023 : STD_LOGIC;
  signal icmp_ln899_11_fu_6137_p2 : STD_LOGIC;
  signal icmp_ln899_11_reg_9028 : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_24_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_27_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_28_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_29_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_30_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_33_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_34_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_35_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_36_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_37_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_38_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_39_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_40_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_41_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_42_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_43_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_44_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028[0]_i_45_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_22_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_23_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_23_n_2\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9028_reg[0]_i_23_n_4\ : STD_LOGIC;
  signal icmp_ln899_12_fu_6143_p2 : STD_LOGIC;
  signal icmp_ln899_12_reg_9033 : STD_LOGIC;
  signal icmp_ln899_13_fu_6149_p2 : STD_LOGIC;
  signal icmp_ln899_13_reg_9038 : STD_LOGIC;
  signal icmp_ln899_14_fu_6167_p2 : STD_LOGIC;
  signal icmp_ln899_14_reg_9048 : STD_LOGIC;
  signal icmp_ln899_15_fu_6173_p2 : STD_LOGIC;
  signal icmp_ln899_15_reg_9053 : STD_LOGIC;
  signal icmp_ln899_16_fu_6179_p2 : STD_LOGIC;
  signal icmp_ln899_16_reg_9058 : STD_LOGIC;
  signal icmp_ln899_17_fu_6185_p2 : STD_LOGIC;
  signal icmp_ln899_17_reg_9063 : STD_LOGIC;
  signal icmp_ln899_18_fu_6191_p2 : STD_LOGIC;
  signal icmp_ln899_18_reg_9068 : STD_LOGIC;
  signal icmp_ln899_19_fu_6201_p2 : STD_LOGIC;
  signal icmp_ln899_19_reg_9073 : STD_LOGIC;
  signal icmp_ln899_1_fu_6047_p2 : STD_LOGIC;
  signal icmp_ln899_1_reg_8993 : STD_LOGIC;
  signal icmp_ln899_20_fu_6211_p2 : STD_LOGIC;
  signal icmp_ln899_20_reg_9078 : STD_LOGIC;
  signal icmp_ln899_22_fu_6241_p2 : STD_LOGIC;
  signal icmp_ln899_23_fu_6261_p2 : STD_LOGIC;
  signal icmp_ln899_24_fu_6281_p2 : STD_LOGIC;
  signal icmp_ln899_24_reg_9083 : STD_LOGIC;
  signal icmp_ln899_25_fu_6291_p2 : STD_LOGIC;
  signal icmp_ln899_25_reg_9088 : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_23_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_26_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_27_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_28_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_29_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_32_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_33_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_34_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_35_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_36_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_37_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_38_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_39_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_40_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_41_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_42_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_43_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088[0]_i_44_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_22_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9088_reg[0]_i_22_n_4\ : STD_LOGIC;
  signal icmp_ln899_26_fu_6301_p2 : STD_LOGIC;
  signal icmp_ln899_26_reg_9093 : STD_LOGIC;
  signal icmp_ln899_27_fu_6311_p2 : STD_LOGIC;
  signal icmp_ln899_27_reg_9098 : STD_LOGIC;
  signal icmp_ln899_2_fu_6053_p2 : STD_LOGIC;
  signal icmp_ln899_2_reg_8998 : STD_LOGIC;
  signal icmp_ln899_3_fu_6059_p2 : STD_LOGIC;
  signal icmp_ln899_3_reg_9003 : STD_LOGIC;
  signal icmp_ln899_4_fu_6065_p2 : STD_LOGIC;
  signal icmp_ln899_4_reg_9008 : STD_LOGIC;
  signal icmp_ln899_5_fu_6071_p2 : STD_LOGIC;
  signal icmp_ln899_5_reg_9013 : STD_LOGIC;
  signal icmp_ln899_6_fu_6077_p2 : STD_LOGIC;
  signal icmp_ln899_6_reg_9018 : STD_LOGIC;
  signal icmp_ln899_8_fu_6099_p2 : STD_LOGIC;
  signal icmp_ln899_9_fu_6115_p2 : STD_LOGIC;
  signal icmp_ln899_fu_6041_p2 : STD_LOGIC;
  signal icmp_ln899_reg_8988 : STD_LOGIC;
  signal \ireg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[0]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[4]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[4]_i_3_n_1\ : STD_LOGIC;
  signal mul_ln1352_1_fu_5885_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln1352_2_fu_5904_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal mul_ln1352_3_fu_5917_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln1352_fu_5858_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal nf_assign_fu_1878 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_assign_fu_1878[0]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878[0]_rep_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878[31]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878[31]_i_2_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878[6]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[0]_rep_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[1]_rep_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[2]_rep_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[3]_rep_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[4]_rep_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1878_reg[5]_rep_n_1\ : STD_LOGIC;
  signal nf_fu_5968_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \odata[0]_i_2_n_1\ : STD_LOGIC;
  signal \odata[1]_i_2_n_1\ : STD_LOGIC;
  signal \odata[1]_i_3_n_1\ : STD_LOGIC;
  signal \odata[1]_i_4_n_1\ : STD_LOGIC;
  signal \odata[3]_i_2_n_1\ : STD_LOGIC;
  signal \odata[3]_i_3_n_1\ : STD_LOGIC;
  signal \odata[3]_i_4_n_1\ : STD_LOGIC;
  signal \odata[3]_i_5_n_1\ : STD_LOGIC;
  signal \odata[3]_i_6_n_1\ : STD_LOGIC;
  signal \odata[3]_i_7_n_1\ : STD_LOGIC;
  signal \odata[4]_i_2_n_1\ : STD_LOGIC;
  signal \odata[5]_i_2_n_1\ : STD_LOGIC;
  signal \odata[5]_i_3_n_1\ : STD_LOGIC;
  signal \odata[5]_i_4_n_1\ : STD_LOGIC;
  signal \odata[7]_i_4_n_1\ : STD_LOGIC;
  signal \odata[7]_i_5_n_1\ : STD_LOGIC;
  signal \odata[7]_i_6_n_1\ : STD_LOGIC;
  signal \odata[7]_i_7_n_1\ : STD_LOGIC;
  signal \odata[7]_i_8_n_1\ : STD_LOGIC;
  signal \odata[7]_i_9_n_1\ : STD_LOGIC;
  signal \^odata_reg[16]\ : STD_LOGIC;
  signal \^odata_reg[16]_0\ : STD_LOGIC;
  signal \^odata_reg[8]\ : STD_LOGIC;
  signal p_Result_1_0_1_reg_8819 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_1_1_reg_8829 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_1_reg_8824 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln271_1_fu_6006_p3 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal select_ln271_fu_5999_p3 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal sext_ln215_1_fu_5854_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sext_ln215_3_fu_5881_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sf_1_fu_722 : STD_LOGIC;
  signal sf_1_fu_7220 : STD_LOGIC;
  signal \sf_1_fu_722[0]_i_10_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722[0]_i_11_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722[0]_i_12_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722[0]_i_13_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722[0]_i_4_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722[0]_i_6_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722[0]_i_7_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722[0]_i_8_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722[0]_i_9_n_1\ : STD_LOGIC;
  signal sf_1_fu_722_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sf_1_fu_722_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_rep__0_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_rep__1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_rep__2_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_rep__3_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_rep__4_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_rep__5_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_rep__6_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[0]_rep_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[1]_rep__0_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[1]_rep__1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[1]_rep__2_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[1]_rep__3_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[1]_rep__4_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[1]_rep__5_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[1]_rep_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[2]_rep__0_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[2]_rep__1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[2]_rep__2_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[2]_rep_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[3]_rep__0_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[3]_rep_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_722_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_722_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal sf_fu_5830_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal threshs_m_thresholds_10_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_10_ce0 : STD_LOGIC;
  signal threshs_m_thresholds_11_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_11_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_16_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_2_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_40 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_41 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_42 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_43 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_44 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_45 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_46 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_47 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_48 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_49 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_50 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_51 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_52 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_53 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_3_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_8_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_8_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_8_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_8_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_9_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_1 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_2 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_U_n_4 : STD_LOGIC;
  signal tmp_V_100_fu_1122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_100_fu_1122[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_101_fu_1126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_101_fu_1126[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_102_fu_1130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_103_fu_1134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_104_fu_1138 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_105_fu_1142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_106_fu_1146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_107_fu_1150 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_108_fu_1154 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_109_fu_1158 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_109_fu_1158[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_109_fu_1158[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_10_fu_762 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_110_fu_1162 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_110_fu_1162[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_111_fu_1166 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_111_fu_1166[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_112_fu_1170 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_113_fu_1174 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_113_fu_1174[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_114_fu_1178 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_115_fu_1182 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_116_fu_1186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_117_fu_1190 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_117_fu_1190[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_118_fu_1194 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_119_fu_1198 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_11_fu_766 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_120_fu_1202 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_121_fu_1206 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_122_fu_1210 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_123_fu_1214 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_124_fu_1218 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_125_fu_1222 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_125_fu_1222[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_126_fu_1226 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_127_fu_1230 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_128_fu_1234 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_129_fu_1238 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_129_fu_1238[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_129_fu_1238[7]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_12_fu_770 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_130_fu_1242 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_130_fu_1242[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_131_fu_1246 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_132_fu_1250 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_133_fu_1254 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_133_fu_1254[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_134_fu_1258 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_134_fu_1258[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_135_fu_1262 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_135_fu_1262[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_136_fu_1266 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_137_fu_1270 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_137_fu_1270[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_138_fu_1274 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_139_fu_1278 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_13_fu_774 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_13_fu_774[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_13_fu_774[7]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_140_fu_1282 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_141_fu_1286 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_142_fu_1290 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_143_fu_1294 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_144_fu_1298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_145_fu_1302 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_145_fu_1302[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_146_fu_1306 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_147_fu_1310 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_148_fu_1314 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_149_fu_1318 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_149_fu_1318[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_14_fu_778 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_150_fu_1322 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_151_fu_1326 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_152_fu_1330 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_152_fu_1330[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_153_fu_1334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_153_fu_1334[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_154_fu_1338 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_155_fu_1342 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_156_fu_1346 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_156_fu_1346[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_157_fu_1350 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_157_fu_1350[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_158_fu_1354 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_159_fu_1358 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_15_fu_782 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_160_fu_1362 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_160_fu_1362[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_161_fu_1366 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_161_fu_1366[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_162_fu_1370 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_163_fu_1374 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_164_fu_1378 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_165_fu_1382 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_166_fu_1386 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_167_fu_1390 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_168_fu_1394 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_169_fu_1398 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_16_fu_786 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_16_fu_786[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_170_fu_1402 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_171_fu_1406 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_172_fu_1410 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_173_fu_1414 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_174_fu_1418 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_175_fu_1422 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_176_fu_1426 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_176_fu_1426[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_177_fu_1430 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_177_fu_1430[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_178_fu_1434 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_179_fu_1438 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_17_fu_790 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_17_fu_790[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_180_fu_1442 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_181_fu_1446 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_182_fu_1450 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_183_fu_1454 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_184_fu_1458 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_185_fu_1462 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_186_fu_1466 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_187_fu_1470 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_188_fu_1474 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_189_fu_1478 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_18_fu_794 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_18_fu_794[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_190_fu_1482 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_191_fu_1486 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_192_fu_1490 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_193_fu_1494 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_193_fu_1494[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_194_fu_1498 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_195_fu_1502 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_196_fu_1506 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_197_fu_1510 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_198_fu_1514 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_199_fu_1518 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_19_fu_798 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_1_fu_730 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_200_fu_1522 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_201_fu_1526 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_202_fu_1530 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_203_fu_1534 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_204_fu_1538 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_205_fu_1542 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_206_fu_1546 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_207_fu_1550 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_208_fu_1554 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_209_fu_1558 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_209_fu_1558[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_20_fu_802 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_20_fu_802[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_210_fu_1562 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_211_fu_1566 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_211_fu_1566[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_212_fu_1570 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_212_fu_1570[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_213_fu_1574 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_213_fu_1574[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_214_fu_1578 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_215_fu_1582 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_216_fu_1586 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_217_fu_1590 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_218_fu_1594 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_219_fu_1598 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_21_fu_806 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_21_fu_806[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_21_fu_806[7]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_220_fu_1602 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_221_fu_1606 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_221_fu_1606[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_222_fu_1610 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_223_fu_1614 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_224_fu_1618 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_224_fu_1618[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_225_fu_1622 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_225_fu_1622[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_226_fu_1626 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_227_fu_1630 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_228_fu_1634 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_229_fu_1638 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_22_fu_810 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_230_fu_1642 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_231_fu_1646 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_232_fu_1650 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_233_fu_1654 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_234_fu_1658 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_235_fu_1662 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_236_fu_1666 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_237_fu_1670 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_238_fu_1674 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_239_fu_1678 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_23_fu_814 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_240_fu_1682 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_241_fu_1686 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_241_fu_1686[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_242_fu_1690 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_243_fu_1694 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_244_fu_1698 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_245_fu_1702 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_246_fu_1706 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_247_fu_1710 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_248_fu_1714 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_249_fu_1718 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_24_fu_818 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_250_fu_1722 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_251_fu_1726 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_252_fu_1730 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_253_fu_1734 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_253_fu_1734[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_254_fu_1738 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_255_fu_1742 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_256_fu_1746 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_257_fu_1750 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_257_fu_1750[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_258_fu_1754 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_258_fu_1754[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_259_fu_1758 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_25_fu_822 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_260_fu_1762 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_260_fu_1762[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_261_fu_1766 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_261_fu_1766[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_262_fu_1770 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_263_fu_1774 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_264_fu_1778 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_265_fu_1782 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_266_fu_1786 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_267_fu_1790 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_268_fu_1794 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_269_fu_1798 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_26_fu_826 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_270_fu_1802 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_270_fu_1802[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_271_fu_1806 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_271_fu_1806[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_272_fu_1810 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_272_fu_1810[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_273_fu_1814 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_273_fu_1814[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_274_fu_1818 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_275_fu_1822 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_276_fu_1826 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_277_fu_1830 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_277_fu_1830[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_278_fu_1834 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_279_fu_1838 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_279_fu_1838[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_27_fu_830 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_27_fu_830[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_280_fu_1842 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_281_fu_1846 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_281_fu_1846[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_282_fu_1850 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_283_fu_1854 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_284_fu_1858 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_285_fu_1862 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_285_fu_1862[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_285_fu_1862[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_286_fu_1866 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_286_fu_1866[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_287_fu_1870 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_287_fu_1870[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_288_fu_1874 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_288_fu_1874[7]_i_10_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_13_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_14_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_15_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_16_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_17_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_18_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_19_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_21_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_22_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_23_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_24_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_25_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_26_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_27_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_28_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_29_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_30_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_31_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_32_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_33_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_34_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_35_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_36_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_37_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_38_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_39_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_40_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_41_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_42_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_43_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_44_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_45_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_46_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_47_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_48_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_49_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_4_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_50_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_51_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_52_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_53_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_54_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_55_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_56_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_57_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_58_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_59_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_5_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_60_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_61_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_62_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_63_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_64_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_65_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_66_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_67_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_68_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_69_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_6_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_70_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_71_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_72_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_73_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_74_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_75_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_76_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_77_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_78_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_79_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_80_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_81_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_82_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_83_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_84_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_85_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_86_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_87_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_88_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_89_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_8_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_90_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1874[7]_i_9_n_1\ : STD_LOGIC;
  signal tmp_V_28_fu_834 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_29_fu_838 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_29_fu_838[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_29_fu_838[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_2_fu_734 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_30_fu_842 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_31_fu_846 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_32_fu_850 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_32_fu_850[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_33_fu_854 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_33_fu_854[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_34_fu_858 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_35_fu_862 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_36_fu_866 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_36_fu_866[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_37_fu_870 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_37_fu_870[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_37_fu_870[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_38_fu_874 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_38_fu_874[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_39_fu_878 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_39_fu_878[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_40_fu_882 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_41_fu_886 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_42_fu_890 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_43_fu_894 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_44_fu_898 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_45_fu_902 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_46_fu_906 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_47_fu_910 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_48_fu_914 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_49_fu_918 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_49_fu_918[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_4_fu_738 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_50_fu_922 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_51_fu_926 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_52_fu_930 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_52_fu_930[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_53_fu_934 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_53_fu_934[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_54_fu_938 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_55_fu_942 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_56_fu_946 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_57_fu_950 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_57_fu_950[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_58_fu_954 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_59_fu_958 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_5_fu_742 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_5_fu_742[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_60_fu_962 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_61_fu_966 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_62_fu_970 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_63_fu_974 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_64_fu_978 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_65_fu_982 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_65_fu_982[7]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_66_fu_986 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_67_fu_990 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_68_fu_994 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_69_fu_998 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_69_fu_998[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_69_fu_998[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_6_fu_746 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_70_fu_1002 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_70_fu_1002[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_71_fu_1006 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_71_fu_1006[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_72_fu_1010 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_72_fu_1010[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_73_fu_1014 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_73_fu_1014[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_73_fu_1014[7]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_74_fu_1018 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_74_fu_1018[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_75_fu_1022 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_76_fu_1026 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_77_fu_1030 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_77_fu_1030[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_78_fu_1034 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_79_fu_1038 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_7_fu_750 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_80_fu_1042 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_81_fu_1046 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_81_fu_1046[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_82_fu_1050 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_83_fu_1054 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_84_fu_1058 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_84_fu_1058[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_85_fu_1062 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_85_fu_1062[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_86_fu_1066 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_86_fu_1066[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_87_fu_1070 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_88_fu_1074 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_89_fu_1078 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_8_fu_754 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_90_fu_1082 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_91_fu_1086 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_92_fu_1090 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_92_fu_1090[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_93_fu_1094 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_94_fu_1098 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_95_fu_1102 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_96_fu_1106 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_96_fu_1106[7]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_97_fu_1110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_97_fu_1110[7]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_98_fu_1114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_99_fu_1118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_9_fu_758 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_fu_726 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_V_fu_726[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_fu_726[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_fu_726[7]_i_4_n_1\ : STD_LOGIC;
  signal trunc_ln647_reg_8814 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_V_0_0_0_fu_714_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_0_1_0_fu_718_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln700_2_reg_8843_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_2_reg_8843_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_reg_8838_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_reg_8838_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_0_reg_2265_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_0_reg_2265_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln289_reg_8834_reg[0]_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln289_reg_8834_reg[0]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln899_11_reg_9028_reg[0]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln899_25_reg_9088_reg[0]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_1_fu_722_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_714_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_714_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_714_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_714_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_718_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_718_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_718_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_718_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair24";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count[0]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activa_fu_84_ap_start_reg_i_1 : label is "soft_lutpair36";
  attribute ADDER_THRESHOLD of \i_0_reg_2265_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_2265_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_2265_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_2265_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_2265_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_2265_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln289_reg_8834_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair30";
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8834_reg[0]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8834_reg[0]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8834_reg[0]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8834_reg[0]_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8834_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8834_reg[0]_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8834_reg[0]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8834_reg[0]_i_24\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln899_11_reg_9028_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln899_11_reg_9028_reg[0]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln899_11_reg_9028_reg[0]_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln899_11_reg_9028_reg[0]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln899_25_reg_9088_reg[0]_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln899_25_reg_9088_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln899_25_reg_9088_reg[0]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln899_25_reg_9088_reg[0]_i_22\ : label is 35;
  attribute SOFT_HLUTNM of \ireg[0]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ireg[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ireg[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ireg[4]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ireg[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ireg[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ireg[8]_i_3\ : label is "soft_lutpair25";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[0]\ : label is "nf_assign_fu_1878_reg[0]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[0]_rep\ : label is "nf_assign_fu_1878_reg[0]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[1]\ : label is "nf_assign_fu_1878_reg[1]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[1]_rep\ : label is "nf_assign_fu_1878_reg[1]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[2]\ : label is "nf_assign_fu_1878_reg[2]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[2]_rep\ : label is "nf_assign_fu_1878_reg[2]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[3]\ : label is "nf_assign_fu_1878_reg[3]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[3]_rep\ : label is "nf_assign_fu_1878_reg[3]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[4]\ : label is "nf_assign_fu_1878_reg[4]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[4]_rep\ : label is "nf_assign_fu_1878_reg[4]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[5]\ : label is "nf_assign_fu_1878_reg[5]";
  attribute ORIG_CELL_NAME of \nf_assign_fu_1878_reg[5]_rep\ : label is "nf_assign_fu_1878_reg[5]";
  attribute SOFT_HLUTNM of \odata[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \odata[1]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \odata[1]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \odata[1]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \odata[3]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \odata[3]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \odata[3]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \odata[4]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \odata[5]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \odata[5]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \odata[5]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \odata[7]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \odata[7]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \odata[7]_i_6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \odata[8]_i_1__0\ : label is "soft_lutpair25";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[0]\ : label is "sf_1_fu_722_reg[0]";
  attribute ADDER_THRESHOLD of \sf_1_fu_722_reg[0]_i_3\ : label is 11;
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[0]_rep\ : label is "sf_1_fu_722_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[0]_rep__0\ : label is "sf_1_fu_722_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[0]_rep__1\ : label is "sf_1_fu_722_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[0]_rep__2\ : label is "sf_1_fu_722_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[0]_rep__3\ : label is "sf_1_fu_722_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[0]_rep__4\ : label is "sf_1_fu_722_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[0]_rep__5\ : label is "sf_1_fu_722_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[0]_rep__6\ : label is "sf_1_fu_722_reg[0]";
  attribute ADDER_THRESHOLD of \sf_1_fu_722_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_722_reg[16]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[1]\ : label is "sf_1_fu_722_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[1]_rep\ : label is "sf_1_fu_722_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[1]_rep__0\ : label is "sf_1_fu_722_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[1]_rep__1\ : label is "sf_1_fu_722_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[1]_rep__2\ : label is "sf_1_fu_722_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[1]_rep__3\ : label is "sf_1_fu_722_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[1]_rep__4\ : label is "sf_1_fu_722_reg[1]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[1]_rep__5\ : label is "sf_1_fu_722_reg[1]";
  attribute ADDER_THRESHOLD of \sf_1_fu_722_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_722_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_722_reg[28]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[2]\ : label is "sf_1_fu_722_reg[2]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[2]_rep\ : label is "sf_1_fu_722_reg[2]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[2]_rep__0\ : label is "sf_1_fu_722_reg[2]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[2]_rep__1\ : label is "sf_1_fu_722_reg[2]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[2]_rep__2\ : label is "sf_1_fu_722_reg[2]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[3]\ : label is "sf_1_fu_722_reg[3]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[3]_rep\ : label is "sf_1_fu_722_reg[3]";
  attribute ORIG_CELL_NAME of \sf_1_fu_722_reg[3]_rep__0\ : label is "sf_1_fu_722_reg[3]";
  attribute ADDER_THRESHOLD of \sf_1_fu_722_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_722_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_V_101_fu_1126[7]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_V_113_fu_1174[7]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp_V_137_fu_1270[7]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_V_13_fu_774[7]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tmp_V_161_fu_1366[7]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_V_177_fu_1430[7]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_V_17_fu_790[7]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_V_193_fu_1494[7]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_V_213_fu_1574[7]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_V_21_fu_806[7]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp_V_225_fu_1622[7]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_V_241_fu_1686[7]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp_V_261_fu_1766[7]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_V_277_fu_1830[7]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_15\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_23\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_26\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_28\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_49\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_50\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_54\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_56\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_58\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_61\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_65\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_74\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_77\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_78\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_83\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_86\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_87\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_88\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_89\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1874[7]_i_90\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_V_33_fu_854[7]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_V_57_fu_950[7]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_V_5_fu_742[7]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_V_73_fu_1014[7]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tmp_V_85_fu_1062[7]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_V_fu_726[7]_i_4\ : label is "soft_lutpair15";
begin
  \ap_CS_fsm_reg[1]_1\ <= \^ap_cs_fsm_reg[1]_1\;
  grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY <= \^grp_matrix_vector_activa_fu_84_in_v_v_tready\;
  \odata_reg[16]\ <= \^odata_reg[16]\;
  \odata_reg[16]_0\ <= \^odata_reg[16]_0\;
  \odata_reg[8]\ <= \^odata_reg[8]\;
StreamingFCLayer_Ee0_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0
     port map (
      DI(0) => \add_ln700_reg_8838[7]_i_33_n_1\,
      Q(3 downto 0) => trunc_ln647_reg_8814(3 downto 0),
      \add_ln700_reg_8838_reg[7]_i_18\ => \add_ln700_reg_8838[7]_i_48_n_1\,
      \add_ln700_reg_8838_reg[7]_i_19\(3 downto 0) => sext_ln215_1_fu_5854_p1(3 downto 0),
      mul_ln1352_fu_5858_p2(5 downto 0) => mul_ln1352_fu_5858_p2(7 downto 2)
    );
StreamingFCLayer_Ee0_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_3
     port map (
      DI(0) => \add_ln700_reg_8838[7]_i_9_n_1\,
      Q(3 downto 0) => p_Result_1_0_1_reg_8819(3 downto 0),
      S(0) => StreamingFCLayer_Ee0_U3_n_7,
      \add_ln700_reg_8838_reg[7]_i_3\ => \add_ln700_reg_8838[7]_i_24_n_1\,
      \add_ln700_reg_8838_reg[7]_i_4\(3 downto 0) => sext_ln215_3_fu_5881_p1(3 downto 0),
      mul_ln1352_1_fu_5885_p2(5 downto 0) => mul_ln1352_1_fu_5885_p2(7 downto 2),
      mul_ln1352_fu_5858_p2(0) => mul_ln1352_fu_5858_p2(7)
    );
StreamingFCLayer_Ee0_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_4
     port map (
      DI(0) => \add_ln700_2_reg_8843[7]_i_33_n_1\,
      Q(3 downto 0) => p_Result_1_1_reg_8824(3 downto 0),
      \add_ln700_2_reg_8843_reg[7]_i_18\ => \add_ln700_2_reg_8843[7]_i_48_n_1\,
      \add_ln700_2_reg_8843_reg[7]_i_19\(3 downto 0) => sext_ln215_1_fu_5854_p1(3 downto 0),
      mul_ln1352_2_fu_5904_p2(5 downto 0) => mul_ln1352_2_fu_5904_p2(7 downto 2)
    );
StreamingFCLayer_Ee0_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Ee0_5
     port map (
      DI(0) => \add_ln700_2_reg_8843[7]_i_9_n_1\,
      Q(3 downto 0) => p_Result_1_1_1_reg_8829(3 downto 0),
      S(0) => StreamingFCLayer_Ee0_U5_n_7,
      \add_ln700_2_reg_8843_reg[7]_i_3\ => \add_ln700_2_reg_8843[7]_i_24_n_1\,
      \add_ln700_2_reg_8843_reg[7]_i_4\(3 downto 0) => sext_ln215_3_fu_5881_p1(3 downto 0),
      mul_ln1352_2_fu_5904_p2(0) => mul_ln1352_2_fu_5904_p2(7),
      mul_ln1352_3_fu_5917_p2(5 downto 0) => mul_ln1352_3_fu_5917_p2(7 downto 2)
    );
\accu_V_0_0_0_fu_714[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^odata_reg[8]\,
      O => accu_V_0_0_0_fu_7140
    );
\accu_V_0_0_0_fu_714[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(3),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(3),
      O => \accu_V_0_0_0_fu_714[0]_i_3_n_1\
    );
\accu_V_0_0_0_fu_714[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(2),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(2),
      O => \accu_V_0_0_0_fu_714[0]_i_4_n_1\
    );
\accu_V_0_0_0_fu_714[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(1),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(1),
      O => \accu_V_0_0_0_fu_714[0]_i_5_n_1\
    );
\accu_V_0_0_0_fu_714[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(0),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(0),
      O => \accu_V_0_0_0_fu_714[0]_i_6_n_1\
    );
\accu_V_0_0_0_fu_714[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(15),
      O => \accu_V_0_0_0_fu_714[12]_i_2_n_1\
    );
\accu_V_0_0_0_fu_714[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(14),
      O => \accu_V_0_0_0_fu_714[12]_i_3_n_1\
    );
\accu_V_0_0_0_fu_714[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(13),
      O => \accu_V_0_0_0_fu_714[12]_i_4_n_1\
    );
\accu_V_0_0_0_fu_714[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(12),
      O => \accu_V_0_0_0_fu_714[12]_i_5_n_1\
    );
\accu_V_0_0_0_fu_714[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(7),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(7),
      O => \accu_V_0_0_0_fu_714[4]_i_2_n_1\
    );
\accu_V_0_0_0_fu_714[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(6),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(6),
      O => \accu_V_0_0_0_fu_714[4]_i_3_n_1\
    );
\accu_V_0_0_0_fu_714[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(5),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(5),
      O => \accu_V_0_0_0_fu_714[4]_i_4_n_1\
    );
\accu_V_0_0_0_fu_714[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(4),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(4),
      O => \accu_V_0_0_0_fu_714[4]_i_5_n_1\
    );
\accu_V_0_0_0_fu_714[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(11),
      O => \accu_V_0_0_0_fu_714[8]_i_2_n_1\
    );
\accu_V_0_0_0_fu_714[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(10),
      O => \accu_V_0_0_0_fu_714[8]_i_3_n_1\
    );
\accu_V_0_0_0_fu_714[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(9),
      O => \accu_V_0_0_0_fu_714[8]_i_4_n_1\
    );
\accu_V_0_0_0_fu_714[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(8),
      O => \accu_V_0_0_0_fu_714[8]_i_5_n_1\
    );
\accu_V_0_0_0_fu_714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_8\,
      Q => accu_V_0_0_0_fu_714_reg(0),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_1\,
      CO(2) => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_2\,
      CO(1) => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_3\,
      CO(0) => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln700_reg_8838(3 downto 0),
      O(3) => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_5\,
      O(2) => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_6\,
      O(1) => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_7\,
      O(0) => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_8\,
      S(3) => \accu_V_0_0_0_fu_714[0]_i_3_n_1\,
      S(2) => \accu_V_0_0_0_fu_714[0]_i_4_n_1\,
      S(1) => \accu_V_0_0_0_fu_714[0]_i_5_n_1\,
      S(0) => \accu_V_0_0_0_fu_714[0]_i_6_n_1\
    );
\accu_V_0_0_0_fu_714_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_6\,
      Q => accu_V_0_0_0_fu_714_reg(10),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_5\,
      Q => accu_V_0_0_0_fu_714_reg(11),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[12]_i_1_n_8\,
      Q => accu_V_0_0_0_fu_714_reg(12),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_1\,
      CO(3) => \NLW_accu_V_0_0_0_fu_714_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_0_0_0_fu_714_reg[12]_i_1_n_2\,
      CO(1) => \accu_V_0_0_0_fu_714_reg[12]_i_1_n_3\,
      CO(0) => \accu_V_0_0_0_fu_714_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln700_reg_8838(8),
      DI(1) => add_ln700_reg_8838(8),
      DI(0) => add_ln700_reg_8838(8),
      O(3) => \accu_V_0_0_0_fu_714_reg[12]_i_1_n_5\,
      O(2) => \accu_V_0_0_0_fu_714_reg[12]_i_1_n_6\,
      O(1) => \accu_V_0_0_0_fu_714_reg[12]_i_1_n_7\,
      O(0) => \accu_V_0_0_0_fu_714_reg[12]_i_1_n_8\,
      S(3) => \accu_V_0_0_0_fu_714[12]_i_2_n_1\,
      S(2) => \accu_V_0_0_0_fu_714[12]_i_3_n_1\,
      S(1) => \accu_V_0_0_0_fu_714[12]_i_4_n_1\,
      S(0) => \accu_V_0_0_0_fu_714[12]_i_5_n_1\
    );
\accu_V_0_0_0_fu_714_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[12]_i_1_n_7\,
      Q => accu_V_0_0_0_fu_714_reg(13),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[12]_i_1_n_6\,
      Q => accu_V_0_0_0_fu_714_reg(14),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[12]_i_1_n_5\,
      Q => accu_V_0_0_0_fu_714_reg(15),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_7\,
      Q => accu_V_0_0_0_fu_714_reg(1),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_6\,
      Q => accu_V_0_0_0_fu_714_reg(2),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_5\,
      Q => accu_V_0_0_0_fu_714_reg(3),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_8\,
      Q => accu_V_0_0_0_fu_714_reg(4),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_0_0_fu_714_reg[0]_i_2_n_1\,
      CO(3) => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_1\,
      CO(2) => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_2\,
      CO(1) => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_3\,
      CO(0) => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln700_reg_8838(7 downto 4),
      O(3) => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_5\,
      O(2) => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_6\,
      O(1) => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_7\,
      O(0) => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_8\,
      S(3) => \accu_V_0_0_0_fu_714[4]_i_2_n_1\,
      S(2) => \accu_V_0_0_0_fu_714[4]_i_3_n_1\,
      S(1) => \accu_V_0_0_0_fu_714[4]_i_4_n_1\,
      S(0) => \accu_V_0_0_0_fu_714[4]_i_5_n_1\
    );
\accu_V_0_0_0_fu_714_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_7\,
      Q => accu_V_0_0_0_fu_714_reg(5),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_6\,
      Q => accu_V_0_0_0_fu_714_reg(6),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_5\,
      Q => accu_V_0_0_0_fu_714_reg(7),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_8\,
      Q => accu_V_0_0_0_fu_714_reg(8),
      R => '0'
    );
\accu_V_0_0_0_fu_714_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_0_0_fu_714_reg[4]_i_1_n_1\,
      CO(3) => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_1\,
      CO(2) => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_2\,
      CO(1) => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_3\,
      CO(0) => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => add_ln700_reg_8838(8),
      DI(2) => add_ln700_reg_8838(8),
      DI(1) => add_ln700_reg_8838(8),
      DI(0) => add_ln700_reg_8838(8),
      O(3) => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_5\,
      O(2) => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_6\,
      O(1) => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_7\,
      O(0) => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_8\,
      S(3) => \accu_V_0_0_0_fu_714[8]_i_2_n_1\,
      S(2) => \accu_V_0_0_0_fu_714[8]_i_3_n_1\,
      S(1) => \accu_V_0_0_0_fu_714[8]_i_4_n_1\,
      S(0) => \accu_V_0_0_0_fu_714[8]_i_5_n_1\
    );
\accu_V_0_0_0_fu_714_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_0_0_fu_714_reg[8]_i_1_n_7\,
      Q => accu_V_0_0_0_fu_714_reg(9),
      R => '0'
    );
\accu_V_0_1_0_fu_718[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(3),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(3),
      O => \accu_V_0_1_0_fu_718[0]_i_2_n_1\
    );
\accu_V_0_1_0_fu_718[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(2),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(2),
      O => \accu_V_0_1_0_fu_718[0]_i_3_n_1\
    );
\accu_V_0_1_0_fu_718[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(1),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(1),
      O => \accu_V_0_1_0_fu_718[0]_i_4_n_1\
    );
\accu_V_0_1_0_fu_718[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(0),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(0),
      O => \accu_V_0_1_0_fu_718[0]_i_5_n_1\
    );
\accu_V_0_1_0_fu_718[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(15),
      O => \accu_V_0_1_0_fu_718[12]_i_2_n_1\
    );
\accu_V_0_1_0_fu_718[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(14),
      O => \accu_V_0_1_0_fu_718[12]_i_3_n_1\
    );
\accu_V_0_1_0_fu_718[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(13),
      O => \accu_V_0_1_0_fu_718[12]_i_4_n_1\
    );
\accu_V_0_1_0_fu_718[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(12),
      O => \accu_V_0_1_0_fu_718[12]_i_5_n_1\
    );
\accu_V_0_1_0_fu_718[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(7),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(7),
      O => \accu_V_0_1_0_fu_718[4]_i_2_n_1\
    );
\accu_V_0_1_0_fu_718[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(6),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(6),
      O => \accu_V_0_1_0_fu_718[4]_i_3_n_1\
    );
\accu_V_0_1_0_fu_718[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(5),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(5),
      O => \accu_V_0_1_0_fu_718[4]_i_4_n_1\
    );
\accu_V_0_1_0_fu_718[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(4),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(4),
      O => \accu_V_0_1_0_fu_718[4]_i_5_n_1\
    );
\accu_V_0_1_0_fu_718[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(11),
      O => \accu_V_0_1_0_fu_718[8]_i_2_n_1\
    );
\accu_V_0_1_0_fu_718[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(10),
      O => \accu_V_0_1_0_fu_718[8]_i_3_n_1\
    );
\accu_V_0_1_0_fu_718[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(9),
      O => \accu_V_0_1_0_fu_718[8]_i_4_n_1\
    );
\accu_V_0_1_0_fu_718[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(8),
      O => \accu_V_0_1_0_fu_718[8]_i_5_n_1\
    );
\accu_V_0_1_0_fu_718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_8\,
      Q => accu_V_0_1_0_fu_718_reg(0),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_1\,
      CO(2) => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln700_2_reg_8843(3 downto 0),
      O(3) => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_5\,
      O(2) => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_6\,
      O(1) => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_7\,
      O(0) => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_8\,
      S(3) => \accu_V_0_1_0_fu_718[0]_i_2_n_1\,
      S(2) => \accu_V_0_1_0_fu_718[0]_i_3_n_1\,
      S(1) => \accu_V_0_1_0_fu_718[0]_i_4_n_1\,
      S(0) => \accu_V_0_1_0_fu_718[0]_i_5_n_1\
    );
\accu_V_0_1_0_fu_718_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_6\,
      Q => accu_V_0_1_0_fu_718_reg(10),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_5\,
      Q => accu_V_0_1_0_fu_718_reg(11),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[12]_i_1_n_8\,
      Q => accu_V_0_1_0_fu_718_reg(12),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_1\,
      CO(3) => \NLW_accu_V_0_1_0_fu_718_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_V_0_1_0_fu_718_reg[12]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_718_reg[12]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_718_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln700_2_reg_8843(8),
      DI(1) => add_ln700_2_reg_8843(8),
      DI(0) => add_ln700_2_reg_8843(8),
      O(3) => \accu_V_0_1_0_fu_718_reg[12]_i_1_n_5\,
      O(2) => \accu_V_0_1_0_fu_718_reg[12]_i_1_n_6\,
      O(1) => \accu_V_0_1_0_fu_718_reg[12]_i_1_n_7\,
      O(0) => \accu_V_0_1_0_fu_718_reg[12]_i_1_n_8\,
      S(3) => \accu_V_0_1_0_fu_718[12]_i_2_n_1\,
      S(2) => \accu_V_0_1_0_fu_718[12]_i_3_n_1\,
      S(1) => \accu_V_0_1_0_fu_718[12]_i_4_n_1\,
      S(0) => \accu_V_0_1_0_fu_718[12]_i_5_n_1\
    );
\accu_V_0_1_0_fu_718_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[12]_i_1_n_7\,
      Q => accu_V_0_1_0_fu_718_reg(13),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[12]_i_1_n_6\,
      Q => accu_V_0_1_0_fu_718_reg(14),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[12]_i_1_n_5\,
      Q => accu_V_0_1_0_fu_718_reg(15),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_7\,
      Q => accu_V_0_1_0_fu_718_reg(1),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_6\,
      Q => accu_V_0_1_0_fu_718_reg(2),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_5\,
      Q => accu_V_0_1_0_fu_718_reg(3),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_8\,
      Q => accu_V_0_1_0_fu_718_reg(4),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_1_0_fu_718_reg[0]_i_1_n_1\,
      CO(3) => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_1\,
      CO(2) => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln700_2_reg_8843(7 downto 4),
      O(3) => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_5\,
      O(2) => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_6\,
      O(1) => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_7\,
      O(0) => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_8\,
      S(3) => \accu_V_0_1_0_fu_718[4]_i_2_n_1\,
      S(2) => \accu_V_0_1_0_fu_718[4]_i_3_n_1\,
      S(1) => \accu_V_0_1_0_fu_718[4]_i_4_n_1\,
      S(0) => \accu_V_0_1_0_fu_718[4]_i_5_n_1\
    );
\accu_V_0_1_0_fu_718_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_7\,
      Q => accu_V_0_1_0_fu_718_reg(5),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_6\,
      Q => accu_V_0_1_0_fu_718_reg(6),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_5\,
      Q => accu_V_0_1_0_fu_718_reg(7),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_8\,
      Q => accu_V_0_1_0_fu_718_reg(8),
      R => '0'
    );
\accu_V_0_1_0_fu_718_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_1_0_fu_718_reg[4]_i_1_n_1\,
      CO(3) => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_1\,
      CO(2) => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => add_ln700_2_reg_8843(8),
      DI(2) => add_ln700_2_reg_8843(8),
      DI(1) => add_ln700_2_reg_8843(8),
      DI(0) => add_ln700_2_reg_8843(8),
      O(3) => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_5\,
      O(2) => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_6\,
      O(1) => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_7\,
      O(0) => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_8\,
      S(3) => \accu_V_0_1_0_fu_718[8]_i_2_n_1\,
      S(2) => \accu_V_0_1_0_fu_718[8]_i_3_n_1\,
      S(1) => \accu_V_0_1_0_fu_718[8]_i_4_n_1\,
      S(0) => \accu_V_0_1_0_fu_718[8]_i_5_n_1\
    );
\accu_V_0_1_0_fu_718_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7140,
      D => \accu_V_0_1_0_fu_718_reg[8]_i_1_n_7\,
      Q => accu_V_0_1_0_fu_718_reg(9),
      R => '0'
    );
\add_ln700_11_reg_9043_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => threshs_m_thresholds_16_U_n_2,
      Q => add_ln700_11_reg_9043(0),
      R => '0'
    );
\add_ln700_11_reg_9043_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => add_ln700_11_fu_6161_p2(1),
      Q => add_ln700_11_reg_9043(1),
      R => '0'
    );
\add_ln700_24_reg_9103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => threshs_m_thresholds_2_U_n_2,
      Q => add_ln700_24_reg_9103(0),
      R => '0'
    );
\add_ln700_24_reg_9103_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => add_ln700_24_fu_6323_p2(1),
      Q => add_ln700_24_reg_9103(1),
      R => '0'
    );
\add_ln700_2_reg_8843[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln215_3_fu_5881_p1(1),
      I1 => p_Result_1_1_1_reg_8829(0),
      I2 => p_Result_1_1_1_reg_8829(1),
      I3 => sext_ln215_3_fu_5881_p1(0),
      O => mul_ln1352_3_fu_5917_p2(1)
    );
\add_ln700_2_reg_8843[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sext_ln215_3_fu_5881_p1(0),
      I1 => p_Result_1_1_1_reg_8829(0),
      O => mul_ln1352_3_fu_5917_p2(0)
    );
\add_ln700_2_reg_8843[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_3_fu_5917_p2(3),
      I1 => mul_ln1352_2_fu_5904_p2(3),
      O => \add_ln700_2_reg_8843[3]_i_4_n_1\
    );
\add_ln700_2_reg_8843[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_3_fu_5917_p2(2),
      I1 => mul_ln1352_2_fu_5904_p2(2),
      O => \add_ln700_2_reg_8843[3]_i_5_n_1\
    );
\add_ln700_2_reg_8843[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => mul_ln1352_3_fu_5917_p2(1),
      I1 => sext_ln215_1_fu_5854_p1(0),
      I2 => p_Result_1_1_reg_8824(1),
      I3 => p_Result_1_1_reg_8824(0),
      I4 => sext_ln215_1_fu_5854_p1(1),
      O => \add_ln700_2_reg_8843[3]_i_6_n_1\
    );
\add_ln700_2_reg_8843[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => p_Result_1_1_1_reg_8829(0),
      I1 => sext_ln215_3_fu_5881_p1(0),
      I2 => p_Result_1_1_reg_8824(0),
      I3 => sext_ln215_1_fu_5854_p1(0),
      O => \add_ln700_2_reg_8843[3]_i_7_n_1\
    );
\add_ln700_2_reg_8843[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_3_fu_5917_p2(7),
      O => \add_ln700_2_reg_8843[7]_i_2_n_1\
    );
\add_ln700_2_reg_8843[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => p_Result_1_1_1_reg_8829(0),
      I1 => p_Result_1_1_1_reg_8829(2),
      I2 => sext_ln215_3_fu_5881_p1(1),
      I3 => p_Result_1_1_1_reg_8829(1),
      I4 => sext_ln215_3_fu_5881_p1(2),
      O => \add_ln700_2_reg_8843[7]_i_20_n_1\
    );
\add_ln700_2_reg_8843[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_3_fu_5881_p1(0),
      I1 => p_Result_1_1_1_reg_8829(1),
      I2 => p_Result_1_1_1_reg_8829(0),
      I3 => sext_ln215_3_fu_5881_p1(1),
      I4 => p_Result_1_1_1_reg_8829(2),
      I5 => sext_ln215_3_fu_5881_p1(2),
      O => \add_ln700_2_reg_8843[7]_i_21_n_1\
    );
\add_ln700_2_reg_8843[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_3_fu_5881_p1(0),
      I1 => p_Result_1_1_1_reg_8829(0),
      I2 => p_Result_1_1_1_reg_8829(2),
      I3 => sext_ln215_3_fu_5881_p1(1),
      I4 => p_Result_1_1_1_reg_8829(1),
      I5 => sext_ln215_3_fu_5881_p1(2),
      O => \add_ln700_2_reg_8843[7]_i_22_n_1\
    );
\add_ln700_2_reg_8843[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => p_Result_1_1_1_reg_8829(0),
      I1 => sext_ln215_3_fu_5881_p1(0),
      I2 => p_Result_1_1_1_reg_8829(1),
      I3 => sext_ln215_3_fu_5881_p1(2),
      I4 => p_Result_1_1_1_reg_8829(2),
      I5 => sext_ln215_3_fu_5881_p1(1),
      O => \add_ln700_2_reg_8843[7]_i_23_n_1\
    );
\add_ln700_2_reg_8843[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_3_fu_5881_p1(0),
      I1 => p_Result_1_1_1_reg_8829(0),
      I2 => p_Result_1_1_1_reg_8829(1),
      I3 => sext_ln215_3_fu_5881_p1(2),
      I4 => sext_ln215_3_fu_5881_p1(1),
      I5 => p_Result_1_1_1_reg_8829(2),
      O => \add_ln700_2_reg_8843[7]_i_24_n_1\
    );
\add_ln700_2_reg_8843[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln700_2_reg_8843[7]_i_44_n_1\,
      I1 => \add_ln700_2_reg_8843[7]_i_45_n_1\,
      I2 => p_Result_1_1_reg_8824(3),
      I3 => \add_ln700_2_reg_8843[7]_i_46_n_1\,
      I4 => sext_ln215_1_fu_5854_p1(3),
      I5 => \add_ln700_2_reg_8843[7]_i_47_n_1\,
      O => \add_ln700_2_reg_8843[7]_i_33_n_1\
    );
\add_ln700_2_reg_8843[7]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => p_Result_1_1_reg_8824(0),
      I1 => p_Result_1_1_reg_8824(2),
      I2 => sext_ln215_1_fu_5854_p1(1),
      I3 => p_Result_1_1_reg_8824(1),
      I4 => sext_ln215_1_fu_5854_p1(2),
      O => \add_ln700_2_reg_8843[7]_i_44_n_1\
    );
\add_ln700_2_reg_8843[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_1_fu_5854_p1(0),
      I1 => p_Result_1_1_reg_8824(1),
      I2 => p_Result_1_1_reg_8824(0),
      I3 => sext_ln215_1_fu_5854_p1(1),
      I4 => p_Result_1_1_reg_8824(2),
      I5 => sext_ln215_1_fu_5854_p1(2),
      O => \add_ln700_2_reg_8843[7]_i_45_n_1\
    );
\add_ln700_2_reg_8843[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_1_fu_5854_p1(0),
      I1 => p_Result_1_1_reg_8824(0),
      I2 => p_Result_1_1_reg_8824(2),
      I3 => sext_ln215_1_fu_5854_p1(1),
      I4 => p_Result_1_1_reg_8824(1),
      I5 => sext_ln215_1_fu_5854_p1(2),
      O => \add_ln700_2_reg_8843[7]_i_46_n_1\
    );
\add_ln700_2_reg_8843[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => p_Result_1_1_reg_8824(0),
      I1 => sext_ln215_1_fu_5854_p1(0),
      I2 => p_Result_1_1_reg_8824(1),
      I3 => sext_ln215_1_fu_5854_p1(2),
      I4 => p_Result_1_1_reg_8824(2),
      I5 => sext_ln215_1_fu_5854_p1(1),
      O => \add_ln700_2_reg_8843[7]_i_47_n_1\
    );
\add_ln700_2_reg_8843[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_1_fu_5854_p1(0),
      I1 => p_Result_1_1_reg_8824(0),
      I2 => p_Result_1_1_reg_8824(1),
      I3 => sext_ln215_1_fu_5854_p1(2),
      I4 => sext_ln215_1_fu_5854_p1(1),
      I5 => p_Result_1_1_reg_8824(2),
      O => \add_ln700_2_reg_8843[7]_i_48_n_1\
    );
\add_ln700_2_reg_8843[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_3_fu_5917_p2(6),
      I1 => mul_ln1352_2_fu_5904_p2(6),
      O => \add_ln700_2_reg_8843[7]_i_6_n_1\
    );
\add_ln700_2_reg_8843[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_3_fu_5917_p2(5),
      I1 => mul_ln1352_2_fu_5904_p2(5),
      O => \add_ln700_2_reg_8843[7]_i_7_n_1\
    );
\add_ln700_2_reg_8843[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_3_fu_5917_p2(4),
      I1 => mul_ln1352_2_fu_5904_p2(4),
      O => \add_ln700_2_reg_8843[7]_i_8_n_1\
    );
\add_ln700_2_reg_8843[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln700_2_reg_8843[7]_i_20_n_1\,
      I1 => \add_ln700_2_reg_8843[7]_i_21_n_1\,
      I2 => p_Result_1_1_1_reg_8829(3),
      I3 => \add_ln700_2_reg_8843[7]_i_22_n_1\,
      I4 => sext_ln215_3_fu_5881_p1(3),
      I5 => \add_ln700_2_reg_8843[7]_i_23_n_1\,
      O => \add_ln700_2_reg_8843[7]_i_9_n_1\
    );
\add_ln700_2_reg_8843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_2_fu_5927_p2(0),
      Q => add_ln700_2_reg_8843(0),
      R => '0'
    );
\add_ln700_2_reg_8843_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_2_fu_5927_p2(1),
      Q => add_ln700_2_reg_8843(1),
      R => '0'
    );
\add_ln700_2_reg_8843_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_2_fu_5927_p2(2),
      Q => add_ln700_2_reg_8843(2),
      R => '0'
    );
\add_ln700_2_reg_8843_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_2_fu_5927_p2(3),
      Q => add_ln700_2_reg_8843(3),
      R => '0'
    );
\add_ln700_2_reg_8843_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_2_reg_8843_reg[3]_i_1_n_1\,
      CO(2) => \add_ln700_2_reg_8843_reg[3]_i_1_n_2\,
      CO(1) => \add_ln700_2_reg_8843_reg[3]_i_1_n_3\,
      CO(0) => \add_ln700_2_reg_8843_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_3_fu_5917_p2(3 downto 0),
      O(3 downto 0) => add_ln700_2_fu_5927_p2(3 downto 0),
      S(3) => \add_ln700_2_reg_8843[3]_i_4_n_1\,
      S(2) => \add_ln700_2_reg_8843[3]_i_5_n_1\,
      S(1) => \add_ln700_2_reg_8843[3]_i_6_n_1\,
      S(0) => \add_ln700_2_reg_8843[3]_i_7_n_1\
    );
\add_ln700_2_reg_8843_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_2_fu_5927_p2(4),
      Q => add_ln700_2_reg_8843(4),
      R => '0'
    );
\add_ln700_2_reg_8843_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_2_fu_5927_p2(5),
      Q => add_ln700_2_reg_8843(5),
      R => '0'
    );
\add_ln700_2_reg_8843_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_2_fu_5927_p2(6),
      Q => add_ln700_2_reg_8843(6),
      R => '0'
    );
\add_ln700_2_reg_8843_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_2_fu_5927_p2(7),
      Q => add_ln700_2_reg_8843(7),
      R => '0'
    );
\add_ln700_2_reg_8843_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_2_reg_8843_reg[3]_i_1_n_1\,
      CO(3) => \add_ln700_2_reg_8843_reg[7]_i_1_n_1\,
      CO(2) => \add_ln700_2_reg_8843_reg[7]_i_1_n_2\,
      CO(1) => \add_ln700_2_reg_8843_reg[7]_i_1_n_3\,
      CO(0) => \add_ln700_2_reg_8843_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_2_reg_8843[7]_i_2_n_1\,
      DI(2 downto 0) => mul_ln1352_3_fu_5917_p2(6 downto 4),
      O(3 downto 0) => add_ln700_2_fu_5927_p2(7 downto 4),
      S(3) => StreamingFCLayer_Ee0_U5_n_7,
      S(2) => \add_ln700_2_reg_8843[7]_i_6_n_1\,
      S(1) => \add_ln700_2_reg_8843[7]_i_7_n_1\,
      S(0) => \add_ln700_2_reg_8843[7]_i_8_n_1\
    );
\add_ln700_2_reg_8843_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_2_fu_5927_p2(8),
      Q => add_ln700_2_reg_8843(8),
      R => '0'
    );
\add_ln700_2_reg_8843_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_2_reg_8843_reg[7]_i_1_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_2_reg_8843_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_2_reg_8843_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln700_2_fu_5927_p2(8),
      S(3 downto 0) => B"0001"
    );
\add_ln700_reg_8838[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln215_3_fu_5881_p1(1),
      I1 => p_Result_1_0_1_reg_8819(0),
      I2 => p_Result_1_0_1_reg_8819(1),
      I3 => sext_ln215_3_fu_5881_p1(0),
      O => mul_ln1352_1_fu_5885_p2(1)
    );
\add_ln700_reg_8838[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sext_ln215_3_fu_5881_p1(0),
      I1 => p_Result_1_0_1_reg_8819(0),
      O => mul_ln1352_1_fu_5885_p2(0)
    );
\add_ln700_reg_8838[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_1_fu_5885_p2(3),
      I1 => mul_ln1352_fu_5858_p2(3),
      O => \add_ln700_reg_8838[3]_i_4_n_1\
    );
\add_ln700_reg_8838[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_1_fu_5885_p2(2),
      I1 => mul_ln1352_fu_5858_p2(2),
      O => \add_ln700_reg_8838[3]_i_5_n_1\
    );
\add_ln700_reg_8838[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => mul_ln1352_1_fu_5885_p2(1),
      I1 => sext_ln215_1_fu_5854_p1(0),
      I2 => trunc_ln647_reg_8814(1),
      I3 => trunc_ln647_reg_8814(0),
      I4 => sext_ln215_1_fu_5854_p1(1),
      O => \add_ln700_reg_8838[3]_i_6_n_1\
    );
\add_ln700_reg_8838[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => p_Result_1_0_1_reg_8819(0),
      I1 => sext_ln215_3_fu_5881_p1(0),
      I2 => trunc_ln647_reg_8814(0),
      I3 => sext_ln215_1_fu_5854_p1(0),
      O => \add_ln700_reg_8838[3]_i_7_n_1\
    );
\add_ln700_reg_8838[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1352_1_fu_5885_p2(7),
      O => \add_ln700_reg_8838[7]_i_2_n_1\
    );
\add_ln700_reg_8838[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => p_Result_1_0_1_reg_8819(0),
      I1 => p_Result_1_0_1_reg_8819(2),
      I2 => sext_ln215_3_fu_5881_p1(1),
      I3 => p_Result_1_0_1_reg_8819(1),
      I4 => sext_ln215_3_fu_5881_p1(2),
      O => \add_ln700_reg_8838[7]_i_20_n_1\
    );
\add_ln700_reg_8838[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_3_fu_5881_p1(0),
      I1 => p_Result_1_0_1_reg_8819(1),
      I2 => p_Result_1_0_1_reg_8819(0),
      I3 => sext_ln215_3_fu_5881_p1(1),
      I4 => p_Result_1_0_1_reg_8819(2),
      I5 => sext_ln215_3_fu_5881_p1(2),
      O => \add_ln700_reg_8838[7]_i_21_n_1\
    );
\add_ln700_reg_8838[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_3_fu_5881_p1(0),
      I1 => p_Result_1_0_1_reg_8819(0),
      I2 => p_Result_1_0_1_reg_8819(2),
      I3 => sext_ln215_3_fu_5881_p1(1),
      I4 => p_Result_1_0_1_reg_8819(1),
      I5 => sext_ln215_3_fu_5881_p1(2),
      O => \add_ln700_reg_8838[7]_i_22_n_1\
    );
\add_ln700_reg_8838[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => p_Result_1_0_1_reg_8819(0),
      I1 => sext_ln215_3_fu_5881_p1(0),
      I2 => p_Result_1_0_1_reg_8819(1),
      I3 => sext_ln215_3_fu_5881_p1(2),
      I4 => p_Result_1_0_1_reg_8819(2),
      I5 => sext_ln215_3_fu_5881_p1(1),
      O => \add_ln700_reg_8838[7]_i_23_n_1\
    );
\add_ln700_reg_8838[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_3_fu_5881_p1(0),
      I1 => p_Result_1_0_1_reg_8819(0),
      I2 => p_Result_1_0_1_reg_8819(1),
      I3 => sext_ln215_3_fu_5881_p1(2),
      I4 => sext_ln215_3_fu_5881_p1(1),
      I5 => p_Result_1_0_1_reg_8819(2),
      O => \add_ln700_reg_8838[7]_i_24_n_1\
    );
\add_ln700_reg_8838[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln700_reg_8838[7]_i_44_n_1\,
      I1 => \add_ln700_reg_8838[7]_i_45_n_1\,
      I2 => trunc_ln647_reg_8814(3),
      I3 => \add_ln700_reg_8838[7]_i_46_n_1\,
      I4 => sext_ln215_1_fu_5854_p1(3),
      I5 => \add_ln700_reg_8838[7]_i_47_n_1\,
      O => \add_ln700_reg_8838[7]_i_33_n_1\
    );
\add_ln700_reg_8838[7]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => trunc_ln647_reg_8814(0),
      I1 => trunc_ln647_reg_8814(2),
      I2 => sext_ln215_1_fu_5854_p1(1),
      I3 => trunc_ln647_reg_8814(1),
      I4 => sext_ln215_1_fu_5854_p1(2),
      O => \add_ln700_reg_8838[7]_i_44_n_1\
    );
\add_ln700_reg_8838[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_1_fu_5854_p1(0),
      I1 => trunc_ln647_reg_8814(1),
      I2 => trunc_ln647_reg_8814(0),
      I3 => sext_ln215_1_fu_5854_p1(1),
      I4 => trunc_ln647_reg_8814(2),
      I5 => sext_ln215_1_fu_5854_p1(2),
      O => \add_ln700_reg_8838[7]_i_45_n_1\
    );
\add_ln700_reg_8838[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_1_fu_5854_p1(0),
      I1 => trunc_ln647_reg_8814(0),
      I2 => trunc_ln647_reg_8814(2),
      I3 => sext_ln215_1_fu_5854_p1(1),
      I4 => trunc_ln647_reg_8814(1),
      I5 => sext_ln215_1_fu_5854_p1(2),
      O => \add_ln700_reg_8838[7]_i_46_n_1\
    );
\add_ln700_reg_8838[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => trunc_ln647_reg_8814(0),
      I1 => sext_ln215_1_fu_5854_p1(0),
      I2 => trunc_ln647_reg_8814(1),
      I3 => sext_ln215_1_fu_5854_p1(2),
      I4 => trunc_ln647_reg_8814(2),
      I5 => sext_ln215_1_fu_5854_p1(1),
      O => \add_ln700_reg_8838[7]_i_47_n_1\
    );
\add_ln700_reg_8838[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_1_fu_5854_p1(0),
      I1 => trunc_ln647_reg_8814(0),
      I2 => trunc_ln647_reg_8814(1),
      I3 => sext_ln215_1_fu_5854_p1(2),
      I4 => sext_ln215_1_fu_5854_p1(1),
      I5 => trunc_ln647_reg_8814(2),
      O => \add_ln700_reg_8838[7]_i_48_n_1\
    );
\add_ln700_reg_8838[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_1_fu_5885_p2(6),
      I1 => mul_ln1352_fu_5858_p2(6),
      O => \add_ln700_reg_8838[7]_i_6_n_1\
    );
\add_ln700_reg_8838[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_1_fu_5885_p2(5),
      I1 => mul_ln1352_fu_5858_p2(5),
      O => \add_ln700_reg_8838[7]_i_7_n_1\
    );
\add_ln700_reg_8838[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln1352_1_fu_5885_p2(4),
      I1 => mul_ln1352_fu_5858_p2(4),
      O => \add_ln700_reg_8838[7]_i_8_n_1\
    );
\add_ln700_reg_8838[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln700_reg_8838[7]_i_20_n_1\,
      I1 => \add_ln700_reg_8838[7]_i_21_n_1\,
      I2 => p_Result_1_0_1_reg_8819(3),
      I3 => \add_ln700_reg_8838[7]_i_22_n_1\,
      I4 => sext_ln215_3_fu_5881_p1(3),
      I5 => \add_ln700_reg_8838[7]_i_23_n_1\,
      O => \add_ln700_reg_8838[7]_i_9_n_1\
    );
\add_ln700_reg_8838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_fu_5895_p2(0),
      Q => add_ln700_reg_8838(0),
      R => '0'
    );
\add_ln700_reg_8838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_fu_5895_p2(1),
      Q => add_ln700_reg_8838(1),
      R => '0'
    );
\add_ln700_reg_8838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_fu_5895_p2(2),
      Q => add_ln700_reg_8838(2),
      R => '0'
    );
\add_ln700_reg_8838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_fu_5895_p2(3),
      Q => add_ln700_reg_8838(3),
      R => '0'
    );
\add_ln700_reg_8838_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_reg_8838_reg[3]_i_1_n_1\,
      CO(2) => \add_ln700_reg_8838_reg[3]_i_1_n_2\,
      CO(1) => \add_ln700_reg_8838_reg[3]_i_1_n_3\,
      CO(0) => \add_ln700_reg_8838_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln1352_1_fu_5885_p2(3 downto 0),
      O(3 downto 0) => add_ln700_fu_5895_p2(3 downto 0),
      S(3) => \add_ln700_reg_8838[3]_i_4_n_1\,
      S(2) => \add_ln700_reg_8838[3]_i_5_n_1\,
      S(1) => \add_ln700_reg_8838[3]_i_6_n_1\,
      S(0) => \add_ln700_reg_8838[3]_i_7_n_1\
    );
\add_ln700_reg_8838_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_fu_5895_p2(4),
      Q => add_ln700_reg_8838(4),
      R => '0'
    );
\add_ln700_reg_8838_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_fu_5895_p2(5),
      Q => add_ln700_reg_8838(5),
      R => '0'
    );
\add_ln700_reg_8838_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_fu_5895_p2(6),
      Q => add_ln700_reg_8838(6),
      R => '0'
    );
\add_ln700_reg_8838_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_fu_5895_p2(7),
      Q => add_ln700_reg_8838(7),
      R => '0'
    );
\add_ln700_reg_8838_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_reg_8838_reg[3]_i_1_n_1\,
      CO(3) => \add_ln700_reg_8838_reg[7]_i_1_n_1\,
      CO(2) => \add_ln700_reg_8838_reg[7]_i_1_n_2\,
      CO(1) => \add_ln700_reg_8838_reg[7]_i_1_n_3\,
      CO(0) => \add_ln700_reg_8838_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_reg_8838[7]_i_2_n_1\,
      DI(2 downto 0) => mul_ln1352_1_fu_5885_p2(6 downto 4),
      O(3 downto 0) => add_ln700_fu_5895_p2(7 downto 4),
      S(3) => StreamingFCLayer_Ee0_U3_n_7,
      S(2) => \add_ln700_reg_8838[7]_i_6_n_1\,
      S(1) => \add_ln700_reg_8838[7]_i_7_n_1\,
      S(0) => \add_ln700_reg_8838[7]_i_8_n_1\
    );
\add_ln700_reg_8838_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => add_ln700_fu_5895_p2(8),
      Q => add_ln700_reg_8838(8),
      R => '0'
    );
\add_ln700_reg_8838_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_reg_8838_reg[7]_i_1_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_reg_8838_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_reg_8838_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln700_fu_5895_p2(8),
      S(3 downto 0) => B"0001"
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_ready,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      O => \ap_CS_fsm[0]_i_1__0_n_1\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAA8A"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_1\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_enable_reg_pp0_iter3_reg_n_1,
      I3 => \^odata_reg[8]\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => \ap_CS_fsm[1]_i_2_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \ap_CS_fsm[1]_i_2_n_1\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020AAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^odata_reg[8]\,
      I2 => ap_enable_reg_pp0_iter3_reg_n_1,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm[2]_i_2_n_1\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I2 => grp_Matrix_Vector_Activa_fu_84_ap_ready,
      I3 => Q(2),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_i_2_n_1,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[2]_i_2_n_1\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001101"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \ap_CS_fsm[3]_i_2_n_1\,
      I4 => ap_NS_fsm10_out,
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I2 => grp_Matrix_Vector_Activa_fu_84_ap_ready,
      I3 => Q(2),
      O => \ap_CS_fsm[3]_i_2_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__0_n_1\,
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_Matrix_Vector_Activa_fu_84_ap_ready,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A8A8A8A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_NS_fsm1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^odata_reg[8]\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => threshs_m_thresholds_3_U_n_6,
      O => ap_enable_reg_pp0_iter0_i_1_n_1
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      O => ap_NS_fsm1
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_1,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => \^odata_reg[8]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter1_i_2_n_1,
      O => ap_enable_reg_pp0_iter1_i_1_n_1
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AAAAAAAAAAAA"
    )
        port map (
      I0 => threshs_m_thresholds_3_U_n_6,
      I1 => Q(2),
      I2 => ap_rst_n,
      I3 => \odata_reg[8]_0\(8),
      I4 => icmp_ln289_reg_8834_pp0_iter2_reg,
      I5 => ap_enable_reg_pp0_iter3_reg_n_1,
      O => ap_enable_reg_pp0_iter1_i_2_n_1
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_1,
      Q => ap_enable_reg_pp0_iter1_reg_n_1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_1,
      I1 => \^odata_reg[8]\,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_1
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF700000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter3_reg_n_1,
      I3 => \^odata_reg[8]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter3_i_1_n_1
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_1,
      Q => ap_enable_reg_pp0_iter3_reg_n_1,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(0),
      I1 => sf_1_fu_722_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(0),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_6_n_1\,
      I4 => \tmp_V_287_fu_1870_reg[7]_0\(0),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1858(0),
      I1 => tmp_V_283_fu_1854(0),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_282_fu_1850(0),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_281_fu_1846(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1026(0),
      I1 => tmp_V_75_fu_1022(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_74_fu_1018(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_73_fu_1014(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1042(0),
      I1 => tmp_V_79_fu_1038(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_78_fu_1034(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_77_fu_1030(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1442(0),
      I1 => tmp_V_179_fu_1438(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_178_fu_1434(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_177_fu_1430(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1458(0),
      I1 => tmp_V_183_fu_1454(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_182_fu_1450(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_181_fu_1446(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1474(0),
      I1 => tmp_V_187_fu_1470(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_186_fu_1466(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_185_fu_1462(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1490(0),
      I1 => tmp_V_191_fu_1486(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_190_fu_1482(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_189_fu_1478(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1378(0),
      I1 => tmp_V_163_fu_1374(0),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_162_fu_1370(0),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_161_fu_1366(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1394(0),
      I1 => tmp_V_167_fu_1390(0),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_166_fu_1386(0),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_165_fu_1382(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1410(0),
      I1 => tmp_V_171_fu_1406(0),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_170_fu_1402(0),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_169_fu_1398(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1426(0),
      I1 => tmp_V_175_fu_1422(0),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_174_fu_1418(0),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_173_fu_1414(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1874(0),
      I1 => tmp_V_287_fu_1870(0),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_286_fu_1866(0),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_285_fu_1862(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1314(0),
      I1 => tmp_V_147_fu_1310(0),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_146_fu_1306(0),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_145_fu_1302(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1330(0),
      I1 => tmp_V_151_fu_1326(0),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_150_fu_1322(0),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_149_fu_1318(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1346(0),
      I1 => tmp_V_155_fu_1342(0),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_154_fu_1338(0),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_153_fu_1334(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1362(0),
      I1 => tmp_V_159_fu_1358(0),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_158_fu_1354(0),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_157_fu_1350(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1250(0),
      I1 => tmp_V_131_fu_1246(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_130_fu_1242(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_129_fu_1238(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1266(0),
      I1 => tmp_V_135_fu_1262(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_134_fu_1258(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_133_fu_1254(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1282(0),
      I1 => tmp_V_139_fu_1278(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_138_fu_1274(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_137_fu_1270(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1298(0),
      I1 => tmp_V_143_fu_1294(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_142_fu_1290(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_141_fu_1286(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1698(0),
      I1 => tmp_V_243_fu_1694(0),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_242_fu_1690(0),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_241_fu_1686(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1714(0),
      I1 => tmp_V_247_fu_1710(0),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_246_fu_1706(0),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_245_fu_1702(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1826(0),
      I1 => tmp_V_275_fu_1822(0),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_274_fu_1818(0),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_273_fu_1814(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1730(0),
      I1 => tmp_V_251_fu_1726(0),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_250_fu_1722(0),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_249_fu_1718(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1746(0),
      I1 => tmp_V_255_fu_1742(0),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_254_fu_1738(0),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_253_fu_1734(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1634(0),
      I1 => tmp_V_227_fu_1630(0),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_226_fu_1626(0),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_225_fu_1622(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1650(0),
      I1 => tmp_V_231_fu_1646(0),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_230_fu_1642(0),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_229_fu_1638(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1666(0),
      I1 => tmp_V_235_fu_1662(0),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_234_fu_1658(0),
      I4 => tmp_V_233_fu_1654(0),
      I5 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1682(0),
      I1 => tmp_V_239_fu_1678(0),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_238_fu_1674(0),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_237_fu_1670(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1570(0),
      I1 => tmp_V_211_fu_1566(0),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_210_fu_1562(0),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_209_fu_1558(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1586(0),
      I1 => tmp_V_215_fu_1582(0),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_214_fu_1578(0),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_213_fu_1574(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1602(0),
      I1 => tmp_V_219_fu_1598(0),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_218_fu_1594(0),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_217_fu_1590(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1618(0),
      I1 => tmp_V_223_fu_1614(0),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_222_fu_1610(0),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_221_fu_1606(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1842(0),
      I1 => tmp_V_279_fu_1838(0),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_278_fu_1834(0),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_277_fu_1830(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1506(0),
      I1 => tmp_V_195_fu_1502(0),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_194_fu_1498(0),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_193_fu_1494(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1522(0),
      I1 => tmp_V_199_fu_1518(0),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_198_fu_1514(0),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_197_fu_1510(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1538(0),
      I1 => tmp_V_203_fu_1534(0),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_202_fu_1530(0),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_201_fu_1526(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1554(0),
      I1 => tmp_V_207_fu_1550(0),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_206_fu_1546(0),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_205_fu_1542(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1794(0),
      I1 => tmp_V_267_fu_1790(0),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_266_fu_1786(0),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_265_fu_1782(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1810(0),
      I1 => tmp_V_271_fu_1806(0),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_270_fu_1802(0),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_269_fu_1798(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1762(0),
      I1 => tmp_V_259_fu_1758(0),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_258_fu_1754(0),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_257_fu_1750(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1778(0),
      I1 => tmp_V_263_fu_1774(0),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_262_fu_1770(0),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_261_fu_1766(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(0),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(0),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(0),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(0),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(0),
      I2 => sf_1_fu_722_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(0),
      I4 => sf_1_fu_722_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(0),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(0),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(0),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(0),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_930(0),
      I1 => tmp_V_51_fu_926(0),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_50_fu_922(0),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_918(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_946(0),
      I1 => tmp_V_55_fu_942(0),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_54_fu_938(0),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_934(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_962(0),
      I1 => tmp_V_59_fu_958(0),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_58_fu_954(0),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_950(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_978(0),
      I1 => tmp_V_63_fu_974(0),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_62_fu_970(0),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_966(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_866(0),
      I1 => tmp_V_35_fu_862(0),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_34_fu_858(0),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_33_fu_854(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_882(0),
      I1 => tmp_V_39_fu_878(0),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_38_fu_874(0),
      I4 => tmp_V_37_fu_870(0),
      I5 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_898(0),
      I1 => tmp_V_43_fu_894(0),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_42_fu_890(0),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_41_fu_886(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_914(0),
      I1 => tmp_V_47_fu_910(0),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_46_fu_906(0),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_45_fu_902(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_802(0),
      I1 => tmp_V_19_fu_798(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_18_fu_794(0),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_17_fu_790(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_818(0),
      I1 => tmp_V_23_fu_814(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_22_fu_810(0),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_21_fu_806(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_834(0),
      I1 => tmp_V_27_fu_830(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_26_fu_826(0),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_25_fu_822(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_850(0),
      I1 => tmp_V_31_fu_846(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_30_fu_842(0),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_29_fu_838(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_738(0),
      I1 => tmp_V_2_fu_734(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_1_fu_730(0),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_fu_726(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_754(0),
      I1 => tmp_V_7_fu_750(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_6_fu_746(0),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_5_fu_742(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_770(0),
      I1 => tmp_V_11_fu_766(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_10_fu_762(0),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_9_fu_758(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_786(0),
      I1 => tmp_V_15_fu_782(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_14_fu_778(0),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_13_fu_774(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1186(0),
      I1 => tmp_V_115_fu_1182(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_114_fu_1178(0),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_113_fu_1174(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1202(0),
      I1 => tmp_V_119_fu_1198(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_118_fu_1194(0),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_117_fu_1190(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1218(0),
      I1 => tmp_V_123_fu_1214(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_122_fu_1210(0),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_121_fu_1206(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1234(0),
      I1 => tmp_V_127_fu_1230(0),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_126_fu_1226(0),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_125_fu_1222(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1122(0),
      I1 => tmp_V_99_fu_1118(0),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_98_fu_1114(0),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_97_fu_1110(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1138(0),
      I1 => tmp_V_103_fu_1134(0),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_102_fu_1130(0),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_101_fu_1126(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1154(0),
      I1 => tmp_V_107_fu_1150(0),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_106_fu_1146(0),
      I4 => tmp_V_105_fu_1142(0),
      I5 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1170(0),
      I1 => tmp_V_111_fu_1166(0),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_110_fu_1162(0),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_109_fu_1158(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1058(0),
      I1 => tmp_V_83_fu_1054(0),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_82_fu_1050(0),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1046(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1074(0),
      I1 => tmp_V_87_fu_1070(0),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_86_fu_1066(0),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1062(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1090(0),
      I1 => tmp_V_91_fu_1086(0),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_90_fu_1082(0),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1078(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1106(0),
      I1 => tmp_V_95_fu_1102(0),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_94_fu_1098(0),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1094(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_994(0),
      I1 => tmp_V_67_fu_990(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_66_fu_986(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_65_fu_982(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1010(0),
      I1 => tmp_V_71_fu_1006(0),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_70_fu_1002(0),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_69_fu_998(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(1),
      I1 => sf_1_fu_722_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_6_n_1\,
      I4 => \tmp_V_287_fu_1870_reg[7]_0\(1),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1858(1),
      I1 => tmp_V_283_fu_1854(1),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_282_fu_1850(1),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_281_fu_1846(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1026(1),
      I1 => tmp_V_75_fu_1022(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_74_fu_1018(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_73_fu_1014(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1042(1),
      I1 => tmp_V_79_fu_1038(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_78_fu_1034(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_77_fu_1030(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1442(1),
      I1 => tmp_V_179_fu_1438(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_178_fu_1434(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_177_fu_1430(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1458(1),
      I1 => tmp_V_183_fu_1454(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_182_fu_1450(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_181_fu_1446(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1474(1),
      I1 => tmp_V_187_fu_1470(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_186_fu_1466(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_185_fu_1462(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1490(1),
      I1 => tmp_V_191_fu_1486(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_190_fu_1482(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_189_fu_1478(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1378(1),
      I1 => tmp_V_163_fu_1374(1),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_162_fu_1370(1),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_161_fu_1366(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1394(1),
      I1 => tmp_V_167_fu_1390(1),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_166_fu_1386(1),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_165_fu_1382(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1410(1),
      I1 => tmp_V_171_fu_1406(1),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_170_fu_1402(1),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_169_fu_1398(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1426(1),
      I1 => tmp_V_175_fu_1422(1),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_174_fu_1418(1),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_173_fu_1414(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1874(1),
      I1 => tmp_V_287_fu_1870(1),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_286_fu_1866(1),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_285_fu_1862(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1314(1),
      I1 => tmp_V_147_fu_1310(1),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_146_fu_1306(1),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_145_fu_1302(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1330(1),
      I1 => tmp_V_151_fu_1326(1),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_150_fu_1322(1),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_149_fu_1318(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1346(1),
      I1 => tmp_V_155_fu_1342(1),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_154_fu_1338(1),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_153_fu_1334(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1362(1),
      I1 => tmp_V_159_fu_1358(1),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_158_fu_1354(1),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_157_fu_1350(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1250(1),
      I1 => tmp_V_131_fu_1246(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_130_fu_1242(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_129_fu_1238(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1266(1),
      I1 => tmp_V_135_fu_1262(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_134_fu_1258(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_133_fu_1254(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1282(1),
      I1 => tmp_V_139_fu_1278(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_138_fu_1274(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_137_fu_1270(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1298(1),
      I1 => tmp_V_143_fu_1294(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_142_fu_1290(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_141_fu_1286(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1698(1),
      I1 => tmp_V_243_fu_1694(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_242_fu_1690(1),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_241_fu_1686(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1714(1),
      I1 => tmp_V_247_fu_1710(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_246_fu_1706(1),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_245_fu_1702(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1826(1),
      I1 => tmp_V_275_fu_1822(1),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_274_fu_1818(1),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_273_fu_1814(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1730(1),
      I1 => tmp_V_251_fu_1726(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_250_fu_1722(1),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_249_fu_1718(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1746(1),
      I1 => tmp_V_255_fu_1742(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_254_fu_1738(1),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_253_fu_1734(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1634(1),
      I1 => tmp_V_227_fu_1630(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_226_fu_1626(1),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_225_fu_1622(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1650(1),
      I1 => tmp_V_231_fu_1646(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_230_fu_1642(1),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_229_fu_1638(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1666(1),
      I1 => tmp_V_235_fu_1662(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_234_fu_1658(1),
      I4 => tmp_V_233_fu_1654(1),
      I5 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1682(1),
      I1 => tmp_V_239_fu_1678(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_238_fu_1674(1),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_237_fu_1670(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1570(1),
      I1 => tmp_V_211_fu_1566(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_210_fu_1562(1),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_209_fu_1558(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1586(1),
      I1 => tmp_V_215_fu_1582(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_214_fu_1578(1),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_213_fu_1574(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1602(1),
      I1 => tmp_V_219_fu_1598(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_218_fu_1594(1),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_217_fu_1590(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1618(1),
      I1 => tmp_V_223_fu_1614(1),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_222_fu_1610(1),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_221_fu_1606(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1842(1),
      I1 => tmp_V_279_fu_1838(1),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_278_fu_1834(1),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_277_fu_1830(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1506(1),
      I1 => tmp_V_195_fu_1502(1),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_194_fu_1498(1),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_193_fu_1494(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1522(1),
      I1 => tmp_V_199_fu_1518(1),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_198_fu_1514(1),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_197_fu_1510(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1538(1),
      I1 => tmp_V_203_fu_1534(1),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_202_fu_1530(1),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_201_fu_1526(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1554(1),
      I1 => tmp_V_207_fu_1550(1),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_206_fu_1546(1),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_205_fu_1542(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1794(1),
      I1 => tmp_V_267_fu_1790(1),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_266_fu_1786(1),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_265_fu_1782(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1810(1),
      I1 => tmp_V_271_fu_1806(1),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_270_fu_1802(1),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_269_fu_1798(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1762(1),
      I1 => tmp_V_259_fu_1758(1),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_258_fu_1754(1),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_257_fu_1750(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1778(1),
      I1 => tmp_V_263_fu_1774(1),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_262_fu_1770(1),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_261_fu_1766(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(1),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(1),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(1),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(1),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(1),
      I2 => sf_1_fu_722_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(1),
      I4 => sf_1_fu_722_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(1),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(1),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(1),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(1),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_930(1),
      I1 => tmp_V_51_fu_926(1),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_50_fu_922(1),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_918(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_946(1),
      I1 => tmp_V_55_fu_942(1),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_54_fu_938(1),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_934(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_962(1),
      I1 => tmp_V_59_fu_958(1),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_58_fu_954(1),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_950(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_978(1),
      I1 => tmp_V_63_fu_974(1),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_62_fu_970(1),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_966(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_866(1),
      I1 => tmp_V_35_fu_862(1),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_34_fu_858(1),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_33_fu_854(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_882(1),
      I1 => tmp_V_39_fu_878(1),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_38_fu_874(1),
      I4 => tmp_V_37_fu_870(1),
      I5 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_898(1),
      I1 => tmp_V_43_fu_894(1),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_42_fu_890(1),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_41_fu_886(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_914(1),
      I1 => tmp_V_47_fu_910(1),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_46_fu_906(1),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_45_fu_902(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_802(1),
      I1 => tmp_V_19_fu_798(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_18_fu_794(1),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_17_fu_790(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_818(1),
      I1 => tmp_V_23_fu_814(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_22_fu_810(1),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_21_fu_806(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_834(1),
      I1 => tmp_V_27_fu_830(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_26_fu_826(1),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_25_fu_822(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_850(1),
      I1 => tmp_V_31_fu_846(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_30_fu_842(1),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_29_fu_838(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_738(1),
      I1 => tmp_V_2_fu_734(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_1_fu_730(1),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_fu_726(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_754(1),
      I1 => tmp_V_7_fu_750(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_6_fu_746(1),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_5_fu_742(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_770(1),
      I1 => tmp_V_11_fu_766(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_10_fu_762(1),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_9_fu_758(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_786(1),
      I1 => tmp_V_15_fu_782(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_14_fu_778(1),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_13_fu_774(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1186(1),
      I1 => tmp_V_115_fu_1182(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_114_fu_1178(1),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_113_fu_1174(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1202(1),
      I1 => tmp_V_119_fu_1198(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_118_fu_1194(1),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_117_fu_1190(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1218(1),
      I1 => tmp_V_123_fu_1214(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_122_fu_1210(1),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_121_fu_1206(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1234(1),
      I1 => tmp_V_127_fu_1230(1),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_126_fu_1226(1),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_125_fu_1222(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1122(1),
      I1 => tmp_V_99_fu_1118(1),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_98_fu_1114(1),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_97_fu_1110(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1138(1),
      I1 => tmp_V_103_fu_1134(1),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_102_fu_1130(1),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_101_fu_1126(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1154(1),
      I1 => tmp_V_107_fu_1150(1),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_106_fu_1146(1),
      I4 => tmp_V_105_fu_1142(1),
      I5 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1170(1),
      I1 => tmp_V_111_fu_1166(1),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_110_fu_1162(1),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_109_fu_1158(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1058(1),
      I1 => tmp_V_83_fu_1054(1),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_82_fu_1050(1),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1046(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1074(1),
      I1 => tmp_V_87_fu_1070(1),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_86_fu_1066(1),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1062(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1090(1),
      I1 => tmp_V_91_fu_1086(1),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_90_fu_1082(1),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1078(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1106(1),
      I1 => tmp_V_95_fu_1102(1),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_94_fu_1098(1),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1094(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_994(1),
      I1 => tmp_V_67_fu_990(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_66_fu_986(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_65_fu_982(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1010(1),
      I1 => tmp_V_71_fu_1006(1),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_70_fu_1002(1),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_69_fu_998(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(2),
      I1 => sf_1_fu_722_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(2),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_6_n_1\,
      I4 => \tmp_V_287_fu_1870_reg[7]_0\(2),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1858(2),
      I1 => tmp_V_283_fu_1854(2),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_282_fu_1850(2),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_281_fu_1846(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1026(2),
      I1 => tmp_V_75_fu_1022(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_74_fu_1018(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_73_fu_1014(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1042(2),
      I1 => tmp_V_79_fu_1038(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_78_fu_1034(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_77_fu_1030(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1442(2),
      I1 => tmp_V_179_fu_1438(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_178_fu_1434(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_177_fu_1430(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1458(2),
      I1 => tmp_V_183_fu_1454(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_182_fu_1450(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_181_fu_1446(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1474(2),
      I1 => tmp_V_187_fu_1470(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_186_fu_1466(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_185_fu_1462(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1490(2),
      I1 => tmp_V_191_fu_1486(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_190_fu_1482(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_189_fu_1478(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1378(2),
      I1 => tmp_V_163_fu_1374(2),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_162_fu_1370(2),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_161_fu_1366(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1394(2),
      I1 => tmp_V_167_fu_1390(2),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_166_fu_1386(2),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_165_fu_1382(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1410(2),
      I1 => tmp_V_171_fu_1406(2),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_170_fu_1402(2),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_169_fu_1398(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1426(2),
      I1 => tmp_V_175_fu_1422(2),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_174_fu_1418(2),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_173_fu_1414(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1874(2),
      I1 => tmp_V_287_fu_1870(2),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_286_fu_1866(2),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_285_fu_1862(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1314(2),
      I1 => tmp_V_147_fu_1310(2),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_146_fu_1306(2),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_145_fu_1302(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1330(2),
      I1 => tmp_V_151_fu_1326(2),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_150_fu_1322(2),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_149_fu_1318(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1346(2),
      I1 => tmp_V_155_fu_1342(2),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_154_fu_1338(2),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_153_fu_1334(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1362(2),
      I1 => tmp_V_159_fu_1358(2),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_158_fu_1354(2),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_157_fu_1350(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1250(2),
      I1 => tmp_V_131_fu_1246(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_130_fu_1242(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_129_fu_1238(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1266(2),
      I1 => tmp_V_135_fu_1262(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_134_fu_1258(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_133_fu_1254(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1282(2),
      I1 => tmp_V_139_fu_1278(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_138_fu_1274(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_137_fu_1270(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1298(2),
      I1 => tmp_V_143_fu_1294(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_142_fu_1290(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_141_fu_1286(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1698(2),
      I1 => tmp_V_243_fu_1694(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_242_fu_1690(2),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_241_fu_1686(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1714(2),
      I1 => tmp_V_247_fu_1710(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_246_fu_1706(2),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_245_fu_1702(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1826(2),
      I1 => tmp_V_275_fu_1822(2),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_274_fu_1818(2),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_273_fu_1814(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1730(2),
      I1 => tmp_V_251_fu_1726(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_250_fu_1722(2),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_249_fu_1718(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1746(2),
      I1 => tmp_V_255_fu_1742(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_254_fu_1738(2),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_253_fu_1734(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1634(2),
      I1 => tmp_V_227_fu_1630(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_226_fu_1626(2),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_225_fu_1622(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1650(2),
      I1 => tmp_V_231_fu_1646(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_230_fu_1642(2),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_229_fu_1638(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1666(2),
      I1 => tmp_V_235_fu_1662(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_234_fu_1658(2),
      I4 => tmp_V_233_fu_1654(2),
      I5 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1682(2),
      I1 => tmp_V_239_fu_1678(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_238_fu_1674(2),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_237_fu_1670(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1570(2),
      I1 => tmp_V_211_fu_1566(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_210_fu_1562(2),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_209_fu_1558(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1586(2),
      I1 => tmp_V_215_fu_1582(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_214_fu_1578(2),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_213_fu_1574(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1602(2),
      I1 => tmp_V_219_fu_1598(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_218_fu_1594(2),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_217_fu_1590(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1618(2),
      I1 => tmp_V_223_fu_1614(2),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_222_fu_1610(2),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_221_fu_1606(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1842(2),
      I1 => tmp_V_279_fu_1838(2),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_278_fu_1834(2),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_277_fu_1830(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1506(2),
      I1 => tmp_V_195_fu_1502(2),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_194_fu_1498(2),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_193_fu_1494(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1522(2),
      I1 => tmp_V_199_fu_1518(2),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_198_fu_1514(2),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_197_fu_1510(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1538(2),
      I1 => tmp_V_203_fu_1534(2),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_202_fu_1530(2),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_201_fu_1526(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1554(2),
      I1 => tmp_V_207_fu_1550(2),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_206_fu_1546(2),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_205_fu_1542(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1794(2),
      I1 => tmp_V_267_fu_1790(2),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_266_fu_1786(2),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_265_fu_1782(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1810(2),
      I1 => tmp_V_271_fu_1806(2),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_270_fu_1802(2),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_269_fu_1798(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1762(2),
      I1 => tmp_V_259_fu_1758(2),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_258_fu_1754(2),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_257_fu_1750(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1778(2),
      I1 => tmp_V_263_fu_1774(2),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_262_fu_1770(2),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_261_fu_1766(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(2),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(2),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(2),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(2),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(2),
      I2 => sf_1_fu_722_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(2),
      I4 => sf_1_fu_722_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(2),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(2),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(2),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(2),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_930(2),
      I1 => tmp_V_51_fu_926(2),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_50_fu_922(2),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_918(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_946(2),
      I1 => tmp_V_55_fu_942(2),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_54_fu_938(2),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_934(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_962(2),
      I1 => tmp_V_59_fu_958(2),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_58_fu_954(2),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_950(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_978(2),
      I1 => tmp_V_63_fu_974(2),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_62_fu_970(2),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_966(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_866(2),
      I1 => tmp_V_35_fu_862(2),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_34_fu_858(2),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_33_fu_854(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_882(2),
      I1 => tmp_V_39_fu_878(2),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_38_fu_874(2),
      I4 => tmp_V_37_fu_870(2),
      I5 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_898(2),
      I1 => tmp_V_43_fu_894(2),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_42_fu_890(2),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_41_fu_886(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_914(2),
      I1 => tmp_V_47_fu_910(2),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_46_fu_906(2),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_45_fu_902(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_802(2),
      I1 => tmp_V_19_fu_798(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_18_fu_794(2),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_17_fu_790(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_818(2),
      I1 => tmp_V_23_fu_814(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_22_fu_810(2),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_21_fu_806(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_834(2),
      I1 => tmp_V_27_fu_830(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_26_fu_826(2),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_25_fu_822(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_850(2),
      I1 => tmp_V_31_fu_846(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_30_fu_842(2),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_29_fu_838(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_738(2),
      I1 => tmp_V_2_fu_734(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_1_fu_730(2),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_fu_726(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_754(2),
      I1 => tmp_V_7_fu_750(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_6_fu_746(2),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_5_fu_742(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_770(2),
      I1 => tmp_V_11_fu_766(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_10_fu_762(2),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_9_fu_758(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_786(2),
      I1 => tmp_V_15_fu_782(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_14_fu_778(2),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_13_fu_774(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1186(2),
      I1 => tmp_V_115_fu_1182(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_114_fu_1178(2),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_113_fu_1174(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1202(2),
      I1 => tmp_V_119_fu_1198(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_118_fu_1194(2),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_117_fu_1190(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1218(2),
      I1 => tmp_V_123_fu_1214(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_122_fu_1210(2),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_121_fu_1206(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1234(2),
      I1 => tmp_V_127_fu_1230(2),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_126_fu_1226(2),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_125_fu_1222(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1122(2),
      I1 => tmp_V_99_fu_1118(2),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_98_fu_1114(2),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_97_fu_1110(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1138(2),
      I1 => tmp_V_103_fu_1134(2),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_102_fu_1130(2),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_101_fu_1126(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1154(2),
      I1 => tmp_V_107_fu_1150(2),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_106_fu_1146(2),
      I4 => tmp_V_105_fu_1142(2),
      I5 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1170(2),
      I1 => tmp_V_111_fu_1166(2),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_110_fu_1162(2),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_109_fu_1158(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1058(2),
      I1 => tmp_V_83_fu_1054(2),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_82_fu_1050(2),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1046(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1074(2),
      I1 => tmp_V_87_fu_1070(2),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_86_fu_1066(2),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1062(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1090(2),
      I1 => tmp_V_91_fu_1086(2),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_90_fu_1082(2),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1078(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1106(2),
      I1 => tmp_V_95_fu_1102(2),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_94_fu_1098(2),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1094(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_994(2),
      I1 => tmp_V_67_fu_990(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_66_fu_986(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_65_fu_982(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1010(2),
      I1 => tmp_V_71_fu_1006(2),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_70_fu_1002(2),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_69_fu_998(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(3),
      I1 => sf_1_fu_722_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(3),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_6_n_1\,
      I4 => \tmp_V_287_fu_1870_reg[7]_0\(3),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1858(3),
      I1 => tmp_V_283_fu_1854(3),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_282_fu_1850(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_281_fu_1846(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1026(3),
      I1 => tmp_V_75_fu_1022(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_74_fu_1018(3),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_73_fu_1014(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1042(3),
      I1 => tmp_V_79_fu_1038(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_78_fu_1034(3),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_77_fu_1030(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1442(3),
      I1 => tmp_V_179_fu_1438(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_178_fu_1434(3),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_177_fu_1430(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1458(3),
      I1 => tmp_V_183_fu_1454(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_182_fu_1450(3),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_181_fu_1446(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1474(3),
      I1 => tmp_V_187_fu_1470(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_186_fu_1466(3),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_185_fu_1462(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1490(3),
      I1 => tmp_V_191_fu_1486(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_190_fu_1482(3),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_189_fu_1478(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1378(3),
      I1 => tmp_V_163_fu_1374(3),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_162_fu_1370(3),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_161_fu_1366(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1394(3),
      I1 => tmp_V_167_fu_1390(3),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_166_fu_1386(3),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_165_fu_1382(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1410(3),
      I1 => tmp_V_171_fu_1406(3),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_170_fu_1402(3),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_169_fu_1398(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1426(3),
      I1 => tmp_V_175_fu_1422(3),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_174_fu_1418(3),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_173_fu_1414(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1874(3),
      I1 => tmp_V_287_fu_1870(3),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_286_fu_1866(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_285_fu_1862(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1314(3),
      I1 => tmp_V_147_fu_1310(3),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_146_fu_1306(3),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_145_fu_1302(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1330(3),
      I1 => tmp_V_151_fu_1326(3),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_150_fu_1322(3),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_149_fu_1318(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1346(3),
      I1 => tmp_V_155_fu_1342(3),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_154_fu_1338(3),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_153_fu_1334(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1362(3),
      I1 => tmp_V_159_fu_1358(3),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_158_fu_1354(3),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_157_fu_1350(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1250(3),
      I1 => tmp_V_131_fu_1246(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_130_fu_1242(3),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_129_fu_1238(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1266(3),
      I1 => tmp_V_135_fu_1262(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_134_fu_1258(3),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_133_fu_1254(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1282(3),
      I1 => tmp_V_139_fu_1278(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_138_fu_1274(3),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_137_fu_1270(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1298(3),
      I1 => tmp_V_143_fu_1294(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_142_fu_1290(3),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_141_fu_1286(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1698(3),
      I1 => tmp_V_243_fu_1694(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_242_fu_1690(3),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_241_fu_1686(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1714(3),
      I1 => tmp_V_247_fu_1710(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_246_fu_1706(3),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_245_fu_1702(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1826(3),
      I1 => tmp_V_275_fu_1822(3),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_274_fu_1818(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_273_fu_1814(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1730(3),
      I1 => tmp_V_251_fu_1726(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_250_fu_1722(3),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_249_fu_1718(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1746(3),
      I1 => tmp_V_255_fu_1742(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_254_fu_1738(3),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_253_fu_1734(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1634(3),
      I1 => tmp_V_227_fu_1630(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_226_fu_1626(3),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_225_fu_1622(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1650(3),
      I1 => tmp_V_231_fu_1646(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_230_fu_1642(3),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_229_fu_1638(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1666(3),
      I1 => tmp_V_235_fu_1662(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_234_fu_1658(3),
      I4 => tmp_V_233_fu_1654(3),
      I5 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1682(3),
      I1 => tmp_V_239_fu_1678(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_238_fu_1674(3),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_237_fu_1670(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1570(3),
      I1 => tmp_V_211_fu_1566(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_210_fu_1562(3),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_209_fu_1558(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1586(3),
      I1 => tmp_V_215_fu_1582(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_214_fu_1578(3),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_213_fu_1574(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1602(3),
      I1 => tmp_V_219_fu_1598(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_218_fu_1594(3),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_217_fu_1590(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1618(3),
      I1 => tmp_V_223_fu_1614(3),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_222_fu_1610(3),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_221_fu_1606(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1842(3),
      I1 => tmp_V_279_fu_1838(3),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_278_fu_1834(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_277_fu_1830(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1506(3),
      I1 => tmp_V_195_fu_1502(3),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_194_fu_1498(3),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_193_fu_1494(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1522(3),
      I1 => tmp_V_199_fu_1518(3),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_198_fu_1514(3),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_197_fu_1510(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1538(3),
      I1 => tmp_V_203_fu_1534(3),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_202_fu_1530(3),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_201_fu_1526(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1554(3),
      I1 => tmp_V_207_fu_1550(3),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_206_fu_1546(3),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_205_fu_1542(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1794(3),
      I1 => tmp_V_267_fu_1790(3),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_266_fu_1786(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_265_fu_1782(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1810(3),
      I1 => tmp_V_271_fu_1806(3),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_270_fu_1802(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_269_fu_1798(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1762(3),
      I1 => tmp_V_259_fu_1758(3),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_258_fu_1754(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_257_fu_1750(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1778(3),
      I1 => tmp_V_263_fu_1774(3),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_262_fu_1770(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_261_fu_1766(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(3),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(3),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(3),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(3),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(3),
      I2 => sf_1_fu_722_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(3),
      I4 => sf_1_fu_722_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(3),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(3),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(3),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(3),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_930(3),
      I1 => tmp_V_51_fu_926(3),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_50_fu_922(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_49_fu_918(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_946(3),
      I1 => tmp_V_55_fu_942(3),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_54_fu_938(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_53_fu_934(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_962(3),
      I1 => tmp_V_59_fu_958(3),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_58_fu_954(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_57_fu_950(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_978(3),
      I1 => tmp_V_63_fu_974(3),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_62_fu_970(3),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_61_fu_966(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_866(3),
      I1 => tmp_V_35_fu_862(3),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_34_fu_858(3),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_33_fu_854(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_882(3),
      I1 => tmp_V_39_fu_878(3),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_38_fu_874(3),
      I4 => tmp_V_37_fu_870(3),
      I5 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_898(3),
      I1 => tmp_V_43_fu_894(3),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_42_fu_890(3),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_41_fu_886(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_914(3),
      I1 => tmp_V_47_fu_910(3),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_46_fu_906(3),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_45_fu_902(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_802(3),
      I1 => tmp_V_19_fu_798(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_18_fu_794(3),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_17_fu_790(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_818(3),
      I1 => tmp_V_23_fu_814(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_22_fu_810(3),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_21_fu_806(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_834(3),
      I1 => tmp_V_27_fu_830(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_26_fu_826(3),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_25_fu_822(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_850(3),
      I1 => tmp_V_31_fu_846(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_30_fu_842(3),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_29_fu_838(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_738(3),
      I1 => tmp_V_2_fu_734(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_1_fu_730(3),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_fu_726(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_754(3),
      I1 => tmp_V_7_fu_750(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_6_fu_746(3),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_5_fu_742(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_770(3),
      I1 => tmp_V_11_fu_766(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_10_fu_762(3),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_9_fu_758(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_786(3),
      I1 => tmp_V_15_fu_782(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_14_fu_778(3),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_13_fu_774(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1186(3),
      I1 => tmp_V_115_fu_1182(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_114_fu_1178(3),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_113_fu_1174(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1202(3),
      I1 => tmp_V_119_fu_1198(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_118_fu_1194(3),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_117_fu_1190(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1218(3),
      I1 => tmp_V_123_fu_1214(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_122_fu_1210(3),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_121_fu_1206(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1234(3),
      I1 => tmp_V_127_fu_1230(3),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_126_fu_1226(3),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_125_fu_1222(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1122(3),
      I1 => tmp_V_99_fu_1118(3),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_98_fu_1114(3),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_97_fu_1110(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1138(3),
      I1 => tmp_V_103_fu_1134(3),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_102_fu_1130(3),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_101_fu_1126(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1154(3),
      I1 => tmp_V_107_fu_1150(3),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_106_fu_1146(3),
      I4 => tmp_V_105_fu_1142(3),
      I5 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1170(3),
      I1 => tmp_V_111_fu_1166(3),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_110_fu_1162(3),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_109_fu_1158(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1058(3),
      I1 => tmp_V_83_fu_1054(3),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_82_fu_1050(3),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1046(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1074(3),
      I1 => tmp_V_87_fu_1070(3),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_86_fu_1066(3),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1062(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1090(3),
      I1 => tmp_V_91_fu_1086(3),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_90_fu_1082(3),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1078(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1106(3),
      I1 => tmp_V_95_fu_1102(3),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_94_fu_1098(3),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1094(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_994(3),
      I1 => tmp_V_67_fu_990(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_66_fu_986(3),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_65_fu_982(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1010(3),
      I1 => tmp_V_71_fu_1006(3),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_70_fu_1002(3),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_69_fu_998(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(4),
      I1 => sf_1_fu_722_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(4),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_6_n_1\,
      I4 => \tmp_V_287_fu_1870_reg[7]_0\(4),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1858(4),
      I1 => tmp_V_283_fu_1854(4),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_282_fu_1850(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_281_fu_1846(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1026(4),
      I1 => tmp_V_75_fu_1022(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_74_fu_1018(4),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_73_fu_1014(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1042(4),
      I1 => tmp_V_79_fu_1038(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_78_fu_1034(4),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_77_fu_1030(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1442(4),
      I1 => tmp_V_179_fu_1438(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_178_fu_1434(4),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_177_fu_1430(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1458(4),
      I1 => tmp_V_183_fu_1454(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_182_fu_1450(4),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_181_fu_1446(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1474(4),
      I1 => tmp_V_187_fu_1470(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_186_fu_1466(4),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_185_fu_1462(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1490(4),
      I1 => tmp_V_191_fu_1486(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_190_fu_1482(4),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_189_fu_1478(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1378(4),
      I1 => tmp_V_163_fu_1374(4),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_162_fu_1370(4),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_161_fu_1366(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1394(4),
      I1 => tmp_V_167_fu_1390(4),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_166_fu_1386(4),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_165_fu_1382(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1410(4),
      I1 => tmp_V_171_fu_1406(4),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_170_fu_1402(4),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_169_fu_1398(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1426(4),
      I1 => tmp_V_175_fu_1422(4),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_174_fu_1418(4),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_173_fu_1414(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1874(4),
      I1 => tmp_V_287_fu_1870(4),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_286_fu_1866(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_285_fu_1862(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1314(4),
      I1 => tmp_V_147_fu_1310(4),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_146_fu_1306(4),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_145_fu_1302(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1330(4),
      I1 => tmp_V_151_fu_1326(4),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_150_fu_1322(4),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_149_fu_1318(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1346(4),
      I1 => tmp_V_155_fu_1342(4),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_154_fu_1338(4),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_153_fu_1334(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1362(4),
      I1 => tmp_V_159_fu_1358(4),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_158_fu_1354(4),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_157_fu_1350(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1250(4),
      I1 => tmp_V_131_fu_1246(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_130_fu_1242(4),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_129_fu_1238(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1266(4),
      I1 => tmp_V_135_fu_1262(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_134_fu_1258(4),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_133_fu_1254(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1282(4),
      I1 => tmp_V_139_fu_1278(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_138_fu_1274(4),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_137_fu_1270(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1298(4),
      I1 => tmp_V_143_fu_1294(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_142_fu_1290(4),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_141_fu_1286(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1698(4),
      I1 => tmp_V_243_fu_1694(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_242_fu_1690(4),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_241_fu_1686(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1714(4),
      I1 => tmp_V_247_fu_1710(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_246_fu_1706(4),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_245_fu_1702(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1826(4),
      I1 => tmp_V_275_fu_1822(4),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_274_fu_1818(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_273_fu_1814(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1730(4),
      I1 => tmp_V_251_fu_1726(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_250_fu_1722(4),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_249_fu_1718(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1746(4),
      I1 => tmp_V_255_fu_1742(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_254_fu_1738(4),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_253_fu_1734(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1634(4),
      I1 => tmp_V_227_fu_1630(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_226_fu_1626(4),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_225_fu_1622(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1650(4),
      I1 => tmp_V_231_fu_1646(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_230_fu_1642(4),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_229_fu_1638(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1666(4),
      I1 => tmp_V_235_fu_1662(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_234_fu_1658(4),
      I4 => tmp_V_233_fu_1654(4),
      I5 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1682(4),
      I1 => tmp_V_239_fu_1678(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_238_fu_1674(4),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_237_fu_1670(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1570(4),
      I1 => tmp_V_211_fu_1566(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_210_fu_1562(4),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_209_fu_1558(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1586(4),
      I1 => tmp_V_215_fu_1582(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_214_fu_1578(4),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_213_fu_1574(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1602(4),
      I1 => tmp_V_219_fu_1598(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_218_fu_1594(4),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_217_fu_1590(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1618(4),
      I1 => tmp_V_223_fu_1614(4),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_222_fu_1610(4),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_221_fu_1606(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1842(4),
      I1 => tmp_V_279_fu_1838(4),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_278_fu_1834(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_277_fu_1830(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1506(4),
      I1 => tmp_V_195_fu_1502(4),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_194_fu_1498(4),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_193_fu_1494(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1522(4),
      I1 => tmp_V_199_fu_1518(4),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_198_fu_1514(4),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_197_fu_1510(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1538(4),
      I1 => tmp_V_203_fu_1534(4),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_202_fu_1530(4),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_201_fu_1526(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1554(4),
      I1 => tmp_V_207_fu_1550(4),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_206_fu_1546(4),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_205_fu_1542(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1794(4),
      I1 => tmp_V_267_fu_1790(4),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_266_fu_1786(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_265_fu_1782(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1810(4),
      I1 => tmp_V_271_fu_1806(4),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_270_fu_1802(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_269_fu_1798(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1762(4),
      I1 => tmp_V_259_fu_1758(4),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_258_fu_1754(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_257_fu_1750(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1778(4),
      I1 => tmp_V_263_fu_1774(4),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_262_fu_1770(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_261_fu_1766(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(4),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(4),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(4),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(4),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(4),
      I2 => sf_1_fu_722_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(4),
      I4 => sf_1_fu_722_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(4),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(4),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(4),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(4),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_930(4),
      I1 => tmp_V_51_fu_926(4),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_50_fu_922(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_49_fu_918(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_946(4),
      I1 => tmp_V_55_fu_942(4),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_54_fu_938(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_53_fu_934(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_962(4),
      I1 => tmp_V_59_fu_958(4),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_58_fu_954(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_57_fu_950(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_978(4),
      I1 => tmp_V_63_fu_974(4),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_62_fu_970(4),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_61_fu_966(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_866(4),
      I1 => tmp_V_35_fu_862(4),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_34_fu_858(4),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_33_fu_854(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_882(4),
      I1 => tmp_V_39_fu_878(4),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_38_fu_874(4),
      I4 => tmp_V_37_fu_870(4),
      I5 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_898(4),
      I1 => tmp_V_43_fu_894(4),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_42_fu_890(4),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_41_fu_886(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_914(4),
      I1 => tmp_V_47_fu_910(4),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_46_fu_906(4),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_45_fu_902(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_802(4),
      I1 => tmp_V_19_fu_798(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_18_fu_794(4),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_17_fu_790(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_818(4),
      I1 => tmp_V_23_fu_814(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_22_fu_810(4),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_21_fu_806(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_834(4),
      I1 => tmp_V_27_fu_830(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_26_fu_826(4),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_25_fu_822(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_850(4),
      I1 => tmp_V_31_fu_846(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_30_fu_842(4),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_29_fu_838(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_738(4),
      I1 => tmp_V_2_fu_734(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_1_fu_730(4),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_fu_726(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_754(4),
      I1 => tmp_V_7_fu_750(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_6_fu_746(4),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_5_fu_742(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_770(4),
      I1 => tmp_V_11_fu_766(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_10_fu_762(4),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_9_fu_758(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_786(4),
      I1 => tmp_V_15_fu_782(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_14_fu_778(4),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_13_fu_774(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1186(4),
      I1 => tmp_V_115_fu_1182(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_114_fu_1178(4),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_113_fu_1174(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1202(4),
      I1 => tmp_V_119_fu_1198(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_118_fu_1194(4),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_117_fu_1190(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1218(4),
      I1 => tmp_V_123_fu_1214(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_122_fu_1210(4),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_121_fu_1206(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1234(4),
      I1 => tmp_V_127_fu_1230(4),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_126_fu_1226(4),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_125_fu_1222(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1122(4),
      I1 => tmp_V_99_fu_1118(4),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_98_fu_1114(4),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_97_fu_1110(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1138(4),
      I1 => tmp_V_103_fu_1134(4),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_102_fu_1130(4),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_101_fu_1126(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1154(4),
      I1 => tmp_V_107_fu_1150(4),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_106_fu_1146(4),
      I4 => tmp_V_105_fu_1142(4),
      I5 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1170(4),
      I1 => tmp_V_111_fu_1166(4),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_110_fu_1162(4),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_109_fu_1158(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1058(4),
      I1 => tmp_V_83_fu_1054(4),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_82_fu_1050(4),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1046(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1074(4),
      I1 => tmp_V_87_fu_1070(4),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_86_fu_1066(4),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1062(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1090(4),
      I1 => tmp_V_91_fu_1086(4),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_90_fu_1082(4),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1078(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1106(4),
      I1 => tmp_V_95_fu_1102(4),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_94_fu_1098(4),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1094(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_994(4),
      I1 => tmp_V_67_fu_990(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_66_fu_986(4),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_65_fu_982(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1010(4),
      I1 => tmp_V_71_fu_1006(4),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_70_fu_1002(4),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_69_fu_998(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(5),
      I1 => sf_1_fu_722_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(5),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_6_n_1\,
      I4 => \tmp_V_287_fu_1870_reg[7]_0\(5),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1858(5),
      I1 => tmp_V_283_fu_1854(5),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_282_fu_1850(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_281_fu_1846(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1026(5),
      I1 => tmp_V_75_fu_1022(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_74_fu_1018(5),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_73_fu_1014(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1042(5),
      I1 => tmp_V_79_fu_1038(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_78_fu_1034(5),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_77_fu_1030(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1442(5),
      I1 => tmp_V_179_fu_1438(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_178_fu_1434(5),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_177_fu_1430(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1458(5),
      I1 => tmp_V_183_fu_1454(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_182_fu_1450(5),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_181_fu_1446(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1474(5),
      I1 => tmp_V_187_fu_1470(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_186_fu_1466(5),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_185_fu_1462(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1490(5),
      I1 => tmp_V_191_fu_1486(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_190_fu_1482(5),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_189_fu_1478(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1378(5),
      I1 => tmp_V_163_fu_1374(5),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_162_fu_1370(5),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_161_fu_1366(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1394(5),
      I1 => tmp_V_167_fu_1390(5),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_166_fu_1386(5),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_165_fu_1382(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1410(5),
      I1 => tmp_V_171_fu_1406(5),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_170_fu_1402(5),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_169_fu_1398(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1426(5),
      I1 => tmp_V_175_fu_1422(5),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_174_fu_1418(5),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_173_fu_1414(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1874(5),
      I1 => tmp_V_287_fu_1870(5),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_286_fu_1866(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_285_fu_1862(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1314(5),
      I1 => tmp_V_147_fu_1310(5),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_146_fu_1306(5),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_145_fu_1302(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1330(5),
      I1 => tmp_V_151_fu_1326(5),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_150_fu_1322(5),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_149_fu_1318(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1346(5),
      I1 => tmp_V_155_fu_1342(5),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_154_fu_1338(5),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_153_fu_1334(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1362(5),
      I1 => tmp_V_159_fu_1358(5),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_158_fu_1354(5),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_157_fu_1350(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1250(5),
      I1 => tmp_V_131_fu_1246(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_130_fu_1242(5),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_129_fu_1238(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1266(5),
      I1 => tmp_V_135_fu_1262(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_134_fu_1258(5),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_133_fu_1254(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1282(5),
      I1 => tmp_V_139_fu_1278(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_138_fu_1274(5),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_137_fu_1270(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1298(5),
      I1 => tmp_V_143_fu_1294(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_142_fu_1290(5),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_141_fu_1286(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1698(5),
      I1 => tmp_V_243_fu_1694(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_242_fu_1690(5),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_241_fu_1686(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1714(5),
      I1 => tmp_V_247_fu_1710(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_246_fu_1706(5),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_245_fu_1702(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1826(5),
      I1 => tmp_V_275_fu_1822(5),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_274_fu_1818(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_273_fu_1814(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1730(5),
      I1 => tmp_V_251_fu_1726(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_250_fu_1722(5),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_249_fu_1718(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1746(5),
      I1 => tmp_V_255_fu_1742(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_254_fu_1738(5),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_253_fu_1734(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1634(5),
      I1 => tmp_V_227_fu_1630(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_226_fu_1626(5),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_225_fu_1622(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1650(5),
      I1 => tmp_V_231_fu_1646(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_230_fu_1642(5),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_229_fu_1638(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1666(5),
      I1 => tmp_V_235_fu_1662(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_234_fu_1658(5),
      I4 => tmp_V_233_fu_1654(5),
      I5 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1682(5),
      I1 => tmp_V_239_fu_1678(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_238_fu_1674(5),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_237_fu_1670(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1570(5),
      I1 => tmp_V_211_fu_1566(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_210_fu_1562(5),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_209_fu_1558(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1586(5),
      I1 => tmp_V_215_fu_1582(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_214_fu_1578(5),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_213_fu_1574(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1602(5),
      I1 => tmp_V_219_fu_1598(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_218_fu_1594(5),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_217_fu_1590(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1618(5),
      I1 => tmp_V_223_fu_1614(5),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_222_fu_1610(5),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_221_fu_1606(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1842(5),
      I1 => tmp_V_279_fu_1838(5),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_278_fu_1834(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_277_fu_1830(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1506(5),
      I1 => tmp_V_195_fu_1502(5),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_194_fu_1498(5),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_193_fu_1494(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1522(5),
      I1 => tmp_V_199_fu_1518(5),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_198_fu_1514(5),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_197_fu_1510(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1538(5),
      I1 => tmp_V_203_fu_1534(5),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_202_fu_1530(5),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_201_fu_1526(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1554(5),
      I1 => tmp_V_207_fu_1550(5),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_206_fu_1546(5),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_205_fu_1542(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1794(5),
      I1 => tmp_V_267_fu_1790(5),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_266_fu_1786(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_265_fu_1782(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1810(5),
      I1 => tmp_V_271_fu_1806(5),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_270_fu_1802(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_269_fu_1798(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1762(5),
      I1 => tmp_V_259_fu_1758(5),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_258_fu_1754(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_257_fu_1750(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1778(5),
      I1 => tmp_V_263_fu_1774(5),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_262_fu_1770(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_261_fu_1766(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(5),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(5),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(5),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(5),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(5),
      I2 => sf_1_fu_722_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(5),
      I4 => sf_1_fu_722_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(5),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(5),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(5),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(5),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_930(5),
      I1 => tmp_V_51_fu_926(5),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_50_fu_922(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_49_fu_918(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_946(5),
      I1 => tmp_V_55_fu_942(5),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_54_fu_938(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_53_fu_934(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_962(5),
      I1 => tmp_V_59_fu_958(5),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_58_fu_954(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_57_fu_950(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_978(5),
      I1 => tmp_V_63_fu_974(5),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_62_fu_970(5),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_61_fu_966(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_866(5),
      I1 => tmp_V_35_fu_862(5),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_34_fu_858(5),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_33_fu_854(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_882(5),
      I1 => tmp_V_39_fu_878(5),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_38_fu_874(5),
      I4 => tmp_V_37_fu_870(5),
      I5 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_898(5),
      I1 => tmp_V_43_fu_894(5),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_42_fu_890(5),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_41_fu_886(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_914(5),
      I1 => tmp_V_47_fu_910(5),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_46_fu_906(5),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_45_fu_902(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_802(5),
      I1 => tmp_V_19_fu_798(5),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_18_fu_794(5),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_17_fu_790(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_818(5),
      I1 => tmp_V_23_fu_814(5),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_22_fu_810(5),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_21_fu_806(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_834(5),
      I1 => tmp_V_27_fu_830(5),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_26_fu_826(5),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_25_fu_822(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_850(5),
      I1 => tmp_V_31_fu_846(5),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_30_fu_842(5),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_29_fu_838(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_738(5),
      I1 => tmp_V_2_fu_734(5),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_1_fu_730(5),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_fu_726(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_754(5),
      I1 => tmp_V_7_fu_750(5),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_6_fu_746(5),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_5_fu_742(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_770(5),
      I1 => tmp_V_11_fu_766(5),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_10_fu_762(5),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_9_fu_758(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_786(5),
      I1 => tmp_V_15_fu_782(5),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_14_fu_778(5),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_13_fu_774(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1186(5),
      I1 => tmp_V_115_fu_1182(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_114_fu_1178(5),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_113_fu_1174(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1202(5),
      I1 => tmp_V_119_fu_1198(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_118_fu_1194(5),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_117_fu_1190(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1218(5),
      I1 => tmp_V_123_fu_1214(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_122_fu_1210(5),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_121_fu_1206(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1234(5),
      I1 => tmp_V_127_fu_1230(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_126_fu_1226(5),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_125_fu_1222(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1122(5),
      I1 => tmp_V_99_fu_1118(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_98_fu_1114(5),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_97_fu_1110(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1138(5),
      I1 => tmp_V_103_fu_1134(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_102_fu_1130(5),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_101_fu_1126(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1154(5),
      I1 => tmp_V_107_fu_1150(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_106_fu_1146(5),
      I4 => tmp_V_105_fu_1142(5),
      I5 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1170(5),
      I1 => tmp_V_111_fu_1166(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_110_fu_1162(5),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_109_fu_1158(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1058(5),
      I1 => tmp_V_83_fu_1054(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_82_fu_1050(5),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1046(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1074(5),
      I1 => tmp_V_87_fu_1070(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_86_fu_1066(5),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1062(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1090(5),
      I1 => tmp_V_91_fu_1086(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_90_fu_1082(5),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1078(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1106(5),
      I1 => tmp_V_95_fu_1102(5),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_94_fu_1098(5),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1094(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_994(5),
      I1 => tmp_V_67_fu_990(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_66_fu_986(5),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_65_fu_982(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1010(5),
      I1 => tmp_V_71_fu_1006(5),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_70_fu_1002(5),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_69_fu_998(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(6),
      I1 => sf_1_fu_722_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(6),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_6_n_1\,
      I4 => \tmp_V_287_fu_1870_reg[7]_0\(6),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1858(6),
      I1 => tmp_V_283_fu_1854(6),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_282_fu_1850(6),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_281_fu_1846(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1026(6),
      I1 => tmp_V_75_fu_1022(6),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_74_fu_1018(6),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_73_fu_1014(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1042(6),
      I1 => tmp_V_79_fu_1038(6),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_78_fu_1034(6),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_77_fu_1030(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1442(6),
      I1 => tmp_V_179_fu_1438(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_178_fu_1434(6),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_177_fu_1430(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1458(6),
      I1 => tmp_V_183_fu_1454(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_182_fu_1450(6),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_181_fu_1446(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1474(6),
      I1 => tmp_V_187_fu_1470(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_186_fu_1466(6),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_185_fu_1462(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1490(6),
      I1 => tmp_V_191_fu_1486(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_190_fu_1482(6),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_189_fu_1478(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1378(6),
      I1 => tmp_V_163_fu_1374(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_162_fu_1370(6),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_161_fu_1366(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1394(6),
      I1 => tmp_V_167_fu_1390(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_166_fu_1386(6),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_165_fu_1382(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1410(6),
      I1 => tmp_V_171_fu_1406(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_170_fu_1402(6),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_169_fu_1398(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1426(6),
      I1 => tmp_V_175_fu_1422(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_174_fu_1418(6),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_173_fu_1414(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1874(6),
      I1 => tmp_V_287_fu_1870(6),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_286_fu_1866(6),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_285_fu_1862(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1314(6),
      I1 => tmp_V_147_fu_1310(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_146_fu_1306(6),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_145_fu_1302(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1330(6),
      I1 => tmp_V_151_fu_1326(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_150_fu_1322(6),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_149_fu_1318(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1346(6),
      I1 => tmp_V_155_fu_1342(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_154_fu_1338(6),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_153_fu_1334(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1362(6),
      I1 => tmp_V_159_fu_1358(6),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_158_fu_1354(6),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_157_fu_1350(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1250(6),
      I1 => tmp_V_131_fu_1246(6),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_130_fu_1242(6),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_129_fu_1238(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1266(6),
      I1 => tmp_V_135_fu_1262(6),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_134_fu_1258(6),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_133_fu_1254(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1282(6),
      I1 => tmp_V_139_fu_1278(6),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_138_fu_1274(6),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_137_fu_1270(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1298(6),
      I1 => tmp_V_143_fu_1294(6),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_142_fu_1290(6),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_141_fu_1286(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1698(6),
      I1 => tmp_V_243_fu_1694(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_242_fu_1690(6),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_241_fu_1686(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1714(6),
      I1 => tmp_V_247_fu_1710(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_246_fu_1706(6),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_245_fu_1702(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1826(6),
      I1 => tmp_V_275_fu_1822(6),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_274_fu_1818(6),
      I4 => sf_1_fu_722_reg(0),
      I5 => tmp_V_273_fu_1814(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1730(6),
      I1 => tmp_V_251_fu_1726(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_250_fu_1722(6),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_249_fu_1718(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1746(6),
      I1 => tmp_V_255_fu_1742(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_254_fu_1738(6),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_253_fu_1734(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1634(6),
      I1 => tmp_V_227_fu_1630(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_226_fu_1626(6),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_225_fu_1622(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1650(6),
      I1 => tmp_V_231_fu_1646(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_230_fu_1642(6),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_229_fu_1638(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1666(6),
      I1 => tmp_V_235_fu_1662(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_234_fu_1658(6),
      I4 => tmp_V_233_fu_1654(6),
      I5 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1682(6),
      I1 => tmp_V_239_fu_1678(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_238_fu_1674(6),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_237_fu_1670(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1570(6),
      I1 => tmp_V_211_fu_1566(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_210_fu_1562(6),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_209_fu_1558(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1586(6),
      I1 => tmp_V_215_fu_1582(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_214_fu_1578(6),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_213_fu_1574(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1602(6),
      I1 => tmp_V_219_fu_1598(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_218_fu_1594(6),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_217_fu_1590(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1618(6),
      I1 => tmp_V_223_fu_1614(6),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_222_fu_1610(6),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_221_fu_1606(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1842(6),
      I1 => tmp_V_279_fu_1838(6),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_278_fu_1834(6),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_277_fu_1830(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1506(6),
      I1 => tmp_V_195_fu_1502(6),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_194_fu_1498(6),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_193_fu_1494(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1522(6),
      I1 => tmp_V_199_fu_1518(6),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_198_fu_1514(6),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_197_fu_1510(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1538(6),
      I1 => tmp_V_203_fu_1534(6),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_202_fu_1530(6),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_201_fu_1526(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1554(6),
      I1 => tmp_V_207_fu_1550(6),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_206_fu_1546(6),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_205_fu_1542(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1794(6),
      I1 => tmp_V_267_fu_1790(6),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_266_fu_1786(6),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_265_fu_1782(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1810(6),
      I1 => tmp_V_271_fu_1806(6),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_270_fu_1802(6),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_269_fu_1798(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1762(6),
      I1 => tmp_V_259_fu_1758(6),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_258_fu_1754(6),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_257_fu_1750(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1778(6),
      I1 => tmp_V_263_fu_1774(6),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_262_fu_1770(6),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_261_fu_1766(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(6),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(6),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(6),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(6),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(6),
      I2 => sf_1_fu_722_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(6),
      I4 => sf_1_fu_722_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(6),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(6),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(6),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(6),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_930(6),
      I1 => tmp_V_51_fu_926(6),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_50_fu_922(6),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_49_fu_918(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_946(6),
      I1 => tmp_V_55_fu_942(6),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_54_fu_938(6),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_53_fu_934(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_962(6),
      I1 => tmp_V_59_fu_958(6),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_58_fu_954(6),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_57_fu_950(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_978(6),
      I1 => tmp_V_63_fu_974(6),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_62_fu_970(6),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_61_fu_966(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_866(6),
      I1 => tmp_V_35_fu_862(6),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_34_fu_858(6),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_33_fu_854(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_882(6),
      I1 => tmp_V_39_fu_878(6),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_38_fu_874(6),
      I4 => tmp_V_37_fu_870(6),
      I5 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_898(6),
      I1 => tmp_V_43_fu_894(6),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_42_fu_890(6),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_41_fu_886(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_914(6),
      I1 => tmp_V_47_fu_910(6),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_46_fu_906(6),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_45_fu_902(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_802(6),
      I1 => tmp_V_19_fu_798(6),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_18_fu_794(6),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_17_fu_790(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_818(6),
      I1 => tmp_V_23_fu_814(6),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_22_fu_810(6),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_21_fu_806(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_834(6),
      I1 => tmp_V_27_fu_830(6),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_26_fu_826(6),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_25_fu_822(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_850(6),
      I1 => tmp_V_31_fu_846(6),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_30_fu_842(6),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_29_fu_838(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_738(6),
      I1 => tmp_V_2_fu_734(6),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_1_fu_730(6),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_fu_726(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_754(6),
      I1 => tmp_V_7_fu_750(6),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_6_fu_746(6),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_5_fu_742(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_770(6),
      I1 => tmp_V_11_fu_766(6),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_10_fu_762(6),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_9_fu_758(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_786(6),
      I1 => tmp_V_15_fu_782(6),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_14_fu_778(6),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_13_fu_774(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1186(6),
      I1 => tmp_V_115_fu_1182(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_114_fu_1178(6),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_113_fu_1174(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1202(6),
      I1 => tmp_V_119_fu_1198(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_118_fu_1194(6),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_117_fu_1190(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1218(6),
      I1 => tmp_V_123_fu_1214(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_122_fu_1210(6),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_121_fu_1206(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1234(6),
      I1 => tmp_V_127_fu_1230(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_126_fu_1226(6),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_125_fu_1222(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1122(6),
      I1 => tmp_V_99_fu_1118(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_98_fu_1114(6),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_97_fu_1110(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1138(6),
      I1 => tmp_V_103_fu_1134(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_102_fu_1130(6),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_101_fu_1126(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1154(6),
      I1 => tmp_V_107_fu_1150(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_106_fu_1146(6),
      I4 => tmp_V_105_fu_1142(6),
      I5 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1170(6),
      I1 => tmp_V_111_fu_1166(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_110_fu_1162(6),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_109_fu_1158(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1058(6),
      I1 => tmp_V_83_fu_1054(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_82_fu_1050(6),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1046(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1074(6),
      I1 => tmp_V_87_fu_1070(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_86_fu_1066(6),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1062(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1090(6),
      I1 => tmp_V_91_fu_1086(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_90_fu_1082(6),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1078(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1106(6),
      I1 => tmp_V_95_fu_1102(6),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_94_fu_1098(6),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1094(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_994(6),
      I1 => tmp_V_67_fu_990(6),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_66_fu_986(6),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_65_fu_982(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1010(6),
      I1 => tmp_V_71_fu_1006(6),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_70_fu_1002(6),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_69_fu_998(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\,
      O => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1106(7),
      I1 => tmp_V_95_fu_1102(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_94_fu_1098(7),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1094(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_994(7),
      I1 => tmp_V_67_fu_990(7),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_66_fu_986(7),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_65_fu_982(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1010(7),
      I1 => tmp_V_71_fu_1006(7),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_70_fu_1002(7),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_69_fu_998(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1026(7),
      I1 => tmp_V_75_fu_1022(7),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_74_fu_1018(7),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_73_fu_1014(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1042(7),
      I1 => tmp_V_79_fu_1038(7),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_78_fu_1034(7),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_77_fu_1030(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1442(7),
      I1 => tmp_V_179_fu_1438(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_178_fu_1434(7),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_177_fu_1430(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1458(7),
      I1 => tmp_V_183_fu_1454(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_182_fu_1450(7),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_181_fu_1446(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1474(7),
      I1 => tmp_V_187_fu_1470(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_186_fu_1466(7),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_185_fu_1462(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1490(7),
      I1 => tmp_V_191_fu_1486(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_190_fu_1482(7),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_189_fu_1478(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1378(7),
      I1 => tmp_V_163_fu_1374(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_162_fu_1370(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_161_fu_1366(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1394(7),
      I1 => tmp_V_167_fu_1390(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_166_fu_1386(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_165_fu_1382(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1410(7),
      I1 => tmp_V_171_fu_1406(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_170_fu_1402(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_169_fu_1398(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1426(7),
      I1 => tmp_V_175_fu_1422(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_174_fu_1418(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_173_fu_1414(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1314(7),
      I1 => tmp_V_147_fu_1310(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_146_fu_1306(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_145_fu_1302(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1330(7),
      I1 => tmp_V_151_fu_1326(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_150_fu_1322(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_149_fu_1318(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1346(7),
      I1 => tmp_V_155_fu_1342(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_154_fu_1338(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_153_fu_1334(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1362(7),
      I1 => tmp_V_159_fu_1358(7),
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => tmp_V_158_fu_1354(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_157_fu_1350(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1250(7),
      I1 => tmp_V_131_fu_1246(7),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_130_fu_1242(7),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_129_fu_1238(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1266(7),
      I1 => tmp_V_135_fu_1262(7),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_134_fu_1258(7),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_133_fu_1254(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1282(7),
      I1 => tmp_V_139_fu_1278(7),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_138_fu_1274(7),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_137_fu_1270(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1298(7),
      I1 => tmp_V_143_fu_1294(7),
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => tmp_V_142_fu_1290(7),
      I4 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I5 => tmp_V_141_fu_1286(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1698(7),
      I1 => tmp_V_243_fu_1694(7),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_242_fu_1690(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_241_fu_1686(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1714(7),
      I1 => tmp_V_247_fu_1710(7),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_246_fu_1706(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_245_fu_1702(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1730(7),
      I1 => tmp_V_251_fu_1726(7),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_250_fu_1722(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_249_fu_1718(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1746(7),
      I1 => tmp_V_255_fu_1742(7),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_254_fu_1738(7),
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => tmp_V_253_fu_1734(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1634(7),
      I1 => tmp_V_227_fu_1630(7),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_226_fu_1626(7),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_225_fu_1622(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1650(7),
      I1 => tmp_V_231_fu_1646(7),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_230_fu_1642(7),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_229_fu_1638(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1666(7),
      I1 => tmp_V_235_fu_1662(7),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_234_fu_1658(7),
      I4 => tmp_V_233_fu_1654(7),
      I5 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1682(7),
      I1 => tmp_V_239_fu_1678(7),
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => tmp_V_238_fu_1674(7),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_237_fu_1670(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1570(7),
      I1 => tmp_V_211_fu_1566(7),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_210_fu_1562(7),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_209_fu_1558(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1858(7),
      I1 => tmp_V_283_fu_1854(7),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_282_fu_1850(7),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_281_fu_1846(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1586(7),
      I1 => tmp_V_215_fu_1582(7),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_214_fu_1578(7),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_213_fu_1574(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1602(7),
      I1 => tmp_V_219_fu_1598(7),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_218_fu_1594(7),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_217_fu_1590(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1618(7),
      I1 => tmp_V_223_fu_1614(7),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_222_fu_1610(7),
      I4 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I5 => tmp_V_221_fu_1606(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1506(7),
      I1 => tmp_V_195_fu_1502(7),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_194_fu_1498(7),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_193_fu_1494(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1522(7),
      I1 => tmp_V_199_fu_1518(7),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_198_fu_1514(7),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_197_fu_1510(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1538(7),
      I1 => tmp_V_203_fu_1534(7),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_202_fu_1530(7),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_201_fu_1526(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1554(7),
      I1 => tmp_V_207_fu_1550(7),
      I2 => sf_1_fu_722_reg(1),
      I3 => tmp_V_206_fu_1546(7),
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => tmp_V_205_fu_1542(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1874(7),
      I1 => tmp_V_287_fu_1870(7),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_286_fu_1866(7),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_285_fu_1862(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1826(7),
      I1 => tmp_V_275_fu_1822(7),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_274_fu_1818(7),
      I4 => sf_1_fu_722_reg(0),
      I5 => tmp_V_273_fu_1814(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1842(7),
      I1 => tmp_V_279_fu_1838(7),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_278_fu_1834(7),
      I4 => sf_1_fu_722_reg(0),
      I5 => tmp_V_277_fu_1830(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1794(7),
      I1 => tmp_V_267_fu_1790(7),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_266_fu_1786(7),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_265_fu_1782(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1810(7),
      I1 => tmp_V_271_fu_1806(7),
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => tmp_V_270_fu_1802(7),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_269_fu_1798(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1762(7),
      I1 => tmp_V_259_fu_1758(7),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_258_fu_1754(7),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_257_fu_1750(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(7),
      I1 => sf_1_fu_722_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(7),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_6_n_1\,
      I4 => \tmp_V_287_fu_1870_reg[7]_0\(7),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_2_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1778(7),
      I1 => tmp_V_263_fu_1774(7),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_262_fu_1770(7),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_261_fu_1766(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(7),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(7),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(7),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(7),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(7),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(7),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(7),
      I2 => sf_1_fu_722_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(7),
      I4 => sf_1_fu_722_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => threshs_m_thresholds_3_U_n_3,
      I2 => threshs_m_thresholds_3_U_n_4,
      I3 => \p_Result_1_1_1_reg_8829_reg[0]_1\(8),
      I4 => \p_Result_1_1_1_reg_8829_reg[0]_0\(16),
      I5 => threshs_m_thresholds_3_U_n_5,
      O => \^ap_cs_fsm_reg[1]_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(7),
      I2 => sf_1_fu_722_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(7),
      I4 => sf_1_fu_722_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => threshs_m_thresholds_3_U_n_5,
      I1 => \p_Result_1_1_1_reg_8829_reg[0]_0\(16),
      I2 => threshs_m_thresholds_3_U_n_4,
      I3 => threshs_m_thresholds_3_U_n_3,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_6_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_930(7),
      I1 => tmp_V_51_fu_926(7),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_50_fu_922(7),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_49_fu_918(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_946(7),
      I1 => tmp_V_55_fu_942(7),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_54_fu_938(7),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_53_fu_934(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_962(7),
      I1 => tmp_V_59_fu_958(7),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_58_fu_954(7),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_57_fu_950(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_978(7),
      I1 => tmp_V_63_fu_974(7),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_62_fu_970(7),
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => tmp_V_61_fu_966(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_866(7),
      I1 => tmp_V_35_fu_862(7),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_34_fu_858(7),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_33_fu_854(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_882(7),
      I1 => tmp_V_39_fu_878(7),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_38_fu_874(7),
      I4 => tmp_V_37_fu_870(7),
      I5 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_898(7),
      I1 => tmp_V_43_fu_894(7),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_42_fu_890(7),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_41_fu_886(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_914(7),
      I1 => tmp_V_47_fu_910(7),
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => tmp_V_46_fu_906(7),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_45_fu_902(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_802(7),
      I1 => tmp_V_19_fu_798(7),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_18_fu_794(7),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_17_fu_790(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_818(7),
      I1 => tmp_V_23_fu_814(7),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_22_fu_810(7),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_21_fu_806(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_834(7),
      I1 => tmp_V_27_fu_830(7),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_26_fu_826(7),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_25_fu_822(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_850(7),
      I1 => tmp_V_31_fu_846(7),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_30_fu_842(7),
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => tmp_V_29_fu_838(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_738(7),
      I1 => tmp_V_2_fu_734(7),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_1_fu_730(7),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_fu_726(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_754(7),
      I1 => tmp_V_7_fu_750(7),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_6_fu_746(7),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_5_fu_742(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_770(7),
      I1 => tmp_V_11_fu_766(7),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_10_fu_762(7),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_9_fu_758(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_786(7),
      I1 => tmp_V_15_fu_782(7),
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => tmp_V_14_fu_778(7),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_13_fu_774(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1186(7),
      I1 => tmp_V_115_fu_1182(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_114_fu_1178(7),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_113_fu_1174(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1202(7),
      I1 => tmp_V_119_fu_1198(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_118_fu_1194(7),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_117_fu_1190(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1218(7),
      I1 => tmp_V_123_fu_1214(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_122_fu_1210(7),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_121_fu_1206(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1234(7),
      I1 => tmp_V_127_fu_1230(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_126_fu_1226(7),
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => tmp_V_125_fu_1222(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1122(7),
      I1 => tmp_V_99_fu_1118(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_98_fu_1114(7),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_97_fu_1110(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1138(7),
      I1 => tmp_V_103_fu_1134(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_102_fu_1130(7),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_101_fu_1126(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1154(7),
      I1 => tmp_V_107_fu_1150(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_106_fu_1146(7),
      I4 => tmp_V_105_fu_1142(7),
      I5 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1170(7),
      I1 => tmp_V_111_fu_1166(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_110_fu_1162(7),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_109_fu_1158(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1058(7),
      I1 => tmp_V_83_fu_1054(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_82_fu_1050(7),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1046(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1074(7),
      I1 => tmp_V_87_fu_1070(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_86_fu_1066(7),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1062(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1090(7),
      I1 => tmp_V_91_fu_1086(7),
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => tmp_V_90_fu_1082(7),
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1078(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[0]_i_1_n_1\,
      Q => sext_ln215_1_fu_5854_p1(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(0),
      S => sf_1_fu_722_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(0),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(0),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(0),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(0),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[1]_i_1_n_1\,
      Q => sext_ln215_1_fu_5854_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(1),
      S => sf_1_fu_722_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(1),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(1),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(1),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(1),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[2]_i_1_n_1\,
      Q => sext_ln215_1_fu_5854_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(2),
      S => sf_1_fu_722_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(2),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(2),
      S => sf_1_fu_722_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(2),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(2),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(2),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[3]_i_1_n_1\,
      Q => sext_ln215_1_fu_5854_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(3),
      S => sf_1_fu_722_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(3),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(3),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(3),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(3),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[4]_i_1_n_1\,
      Q => sext_ln215_3_fu_5881_p1(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(4),
      S => sf_1_fu_722_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(4),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(4),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(4),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(4),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[5]_i_1_n_1\,
      Q => sext_ln215_3_fu_5881_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(5),
      S => sf_1_fu_722_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(5),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(5),
      S => \sf_1_fu_722_reg[2]_rep_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(5),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(5),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(5),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[6]_i_1_n_1\,
      Q => sext_ln215_3_fu_5881_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(6),
      S => sf_1_fu_722_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(6),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(6),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(6),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(6),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276[7]_i_2_n_1\,
      Q => sext_ln215_3_fu_5881_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(7),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(7),
      S => sf_1_fu_722_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(7),
      S => sf_1_fu_722_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(7),
      S => sf_1_fu_722_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(7),
      S => \sf_1_fu_722_reg[2]_rep__0_n_1\
    );
\count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln289_reg_8834_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3_reg_n_1,
      O => \icmp_ln289_reg_8834_pp0_iter2_reg_reg[0]_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \count_reg[1]\,
      I2 => \count_reg[1]_0\,
      I3 => \^odata_reg[8]\,
      I4 => icmp_ln289_reg_8834_pp0_iter2_reg,
      I5 => ap_enable_reg_pp0_iter3_reg_n_1,
      O => out_V_V_TREADY_0
    );
grp_Matrix_Vector_Activa_fu_84_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_ready,
      I2 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\
    );
\i_0_reg_2265[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => \^ap_cs_fsm_reg[1]_1\,
      O => i_0_reg_2265
    );
\i_0_reg_2265[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_2265_reg(0),
      O => \i_0_reg_2265[0]_i_3_n_1\
    );
\i_0_reg_2265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[0]_i_2_n_8\,
      Q => i_0_reg_2265_reg(0),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_0_reg_2265_reg[0]_i_2_n_1\,
      CO(2) => \i_0_reg_2265_reg[0]_i_2_n_2\,
      CO(1) => \i_0_reg_2265_reg[0]_i_2_n_3\,
      CO(0) => \i_0_reg_2265_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_0_reg_2265_reg[0]_i_2_n_5\,
      O(2) => \i_0_reg_2265_reg[0]_i_2_n_6\,
      O(1) => \i_0_reg_2265_reg[0]_i_2_n_7\,
      O(0) => \i_0_reg_2265_reg[0]_i_2_n_8\,
      S(3 downto 1) => i_0_reg_2265_reg(3 downto 1),
      S(0) => \i_0_reg_2265[0]_i_3_n_1\
    );
\i_0_reg_2265_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[8]_i_1_n_6\,
      Q => i_0_reg_2265_reg(10),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[8]_i_1_n_5\,
      Q => i_0_reg_2265_reg(11),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[12]_i_1_n_8\,
      Q => i_0_reg_2265_reg(12),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_2265_reg[8]_i_1_n_1\,
      CO(3) => \i_0_reg_2265_reg[12]_i_1_n_1\,
      CO(2) => \i_0_reg_2265_reg[12]_i_1_n_2\,
      CO(1) => \i_0_reg_2265_reg[12]_i_1_n_3\,
      CO(0) => \i_0_reg_2265_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_2265_reg[12]_i_1_n_5\,
      O(2) => \i_0_reg_2265_reg[12]_i_1_n_6\,
      O(1) => \i_0_reg_2265_reg[12]_i_1_n_7\,
      O(0) => \i_0_reg_2265_reg[12]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_2265_reg(15 downto 12)
    );
\i_0_reg_2265_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[12]_i_1_n_7\,
      Q => i_0_reg_2265_reg(13),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[12]_i_1_n_6\,
      Q => i_0_reg_2265_reg(14),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[12]_i_1_n_5\,
      Q => i_0_reg_2265_reg(15),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[16]_i_1_n_8\,
      Q => i_0_reg_2265_reg(16),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_2265_reg[12]_i_1_n_1\,
      CO(3) => \i_0_reg_2265_reg[16]_i_1_n_1\,
      CO(2) => \i_0_reg_2265_reg[16]_i_1_n_2\,
      CO(1) => \i_0_reg_2265_reg[16]_i_1_n_3\,
      CO(0) => \i_0_reg_2265_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_2265_reg[16]_i_1_n_5\,
      O(2) => \i_0_reg_2265_reg[16]_i_1_n_6\,
      O(1) => \i_0_reg_2265_reg[16]_i_1_n_7\,
      O(0) => \i_0_reg_2265_reg[16]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_2265_reg(19 downto 16)
    );
\i_0_reg_2265_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[16]_i_1_n_7\,
      Q => i_0_reg_2265_reg(17),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[16]_i_1_n_6\,
      Q => i_0_reg_2265_reg(18),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[16]_i_1_n_5\,
      Q => i_0_reg_2265_reg(19),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[0]_i_2_n_7\,
      Q => i_0_reg_2265_reg(1),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[20]_i_1_n_8\,
      Q => i_0_reg_2265_reg(20),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_2265_reg[16]_i_1_n_1\,
      CO(3 downto 1) => \NLW_i_0_reg_2265_reg[20]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_0_reg_2265_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_0_reg_2265_reg[20]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \i_0_reg_2265_reg[20]_i_1_n_7\,
      O(0) => \i_0_reg_2265_reg[20]_i_1_n_8\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => i_0_reg_2265_reg(21 downto 20)
    );
\i_0_reg_2265_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[20]_i_1_n_7\,
      Q => i_0_reg_2265_reg(21),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[0]_i_2_n_6\,
      Q => i_0_reg_2265_reg(2),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[0]_i_2_n_5\,
      Q => i_0_reg_2265_reg(3),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[4]_i_1_n_8\,
      Q => i_0_reg_2265_reg(4),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_2265_reg[0]_i_2_n_1\,
      CO(3) => \i_0_reg_2265_reg[4]_i_1_n_1\,
      CO(2) => \i_0_reg_2265_reg[4]_i_1_n_2\,
      CO(1) => \i_0_reg_2265_reg[4]_i_1_n_3\,
      CO(0) => \i_0_reg_2265_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_2265_reg[4]_i_1_n_5\,
      O(2) => \i_0_reg_2265_reg[4]_i_1_n_6\,
      O(1) => \i_0_reg_2265_reg[4]_i_1_n_7\,
      O(0) => \i_0_reg_2265_reg[4]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_2265_reg(7 downto 4)
    );
\i_0_reg_2265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[4]_i_1_n_7\,
      Q => i_0_reg_2265_reg(5),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[4]_i_1_n_6\,
      Q => i_0_reg_2265_reg(6),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[4]_i_1_n_5\,
      Q => i_0_reg_2265_reg(7),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[8]_i_1_n_8\,
      Q => i_0_reg_2265_reg(8),
      R => i_0_reg_2265
    );
\i_0_reg_2265_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_2265_reg[4]_i_1_n_1\,
      CO(3) => \i_0_reg_2265_reg[8]_i_1_n_1\,
      CO(2) => \i_0_reg_2265_reg[8]_i_1_n_2\,
      CO(1) => \i_0_reg_2265_reg[8]_i_1_n_3\,
      CO(0) => \i_0_reg_2265_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_2265_reg[8]_i_1_n_5\,
      O(2) => \i_0_reg_2265_reg[8]_i_1_n_6\,
      O(1) => \i_0_reg_2265_reg[8]_i_1_n_7\,
      O(0) => \i_0_reg_2265_reg[8]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_2265_reg(11 downto 8)
    );
\i_0_reg_2265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      D => \i_0_reg_2265_reg[8]_i_1_n_7\,
      Q => i_0_reg_2265_reg(9),
      R => i_0_reg_2265
    );
\icmp_ln271_reg_8808[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00030000AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln271_reg_8808_reg_n_1_[0]\,
      I1 => \icmp_ln271_reg_8808[0]_i_2_n_1\,
      I2 => sf_1_fu_722_reg(1),
      I3 => sf_1_fu_722_reg(0),
      I4 => \tmp_V_fu_726[7]_i_2_n_1\,
      I5 => icmp_ln271_reg_88080,
      O => \icmp_ln271_reg_8808[0]_i_1_n_1\
    );
\icmp_ln271_reg_8808[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln271_reg_8808[0]_i_3_n_1\,
      I1 => \sf_1_fu_722_reg__0\(28),
      I2 => \sf_1_fu_722_reg__0\(20),
      I3 => \sf_1_fu_722_reg__0\(24),
      I4 => \sf_1_fu_722_reg__0\(15),
      I5 => \icmp_ln271_reg_8808[0]_i_4_n_1\,
      O => \icmp_ln271_reg_8808[0]_i_2_n_1\
    );
\icmp_ln271_reg_8808[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sf_1_fu_722_reg__0\(27),
      I1 => \sf_1_fu_722_reg__0\(12),
      I2 => \sf_1_fu_722_reg__0\(16),
      I3 => \sf_1_fu_722_reg__0\(29),
      O => \icmp_ln271_reg_8808[0]_i_3_n_1\
    );
\icmp_ln271_reg_8808[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sf_1_fu_722_reg__0\(13),
      I1 => \sf_1_fu_722_reg__0\(18),
      I2 => \sf_1_fu_722_reg__0\(23),
      I3 => \icmp_ln271_reg_8808[0]_i_5_n_1\,
      I4 => \icmp_ln271_reg_8808[0]_i_6_n_1\,
      I5 => \icmp_ln271_reg_8808[0]_i_7_n_1\,
      O => \icmp_ln271_reg_8808[0]_i_4_n_1\
    );
\icmp_ln271_reg_8808[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sf_1_fu_722_reg__0\(19),
      I1 => \sf_1_fu_722_reg__0\(21),
      I2 => \sf_1_fu_722_reg__0\(17),
      I3 => \sf_1_fu_722_reg__0\(9),
      O => \icmp_ln271_reg_8808[0]_i_5_n_1\
    );
\icmp_ln271_reg_8808[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sf_1_fu_722_reg__0\(25),
      I1 => \sf_1_fu_722_reg__0\(22),
      I2 => \sf_1_fu_722_reg__0\(11),
      I3 => \sf_1_fu_722_reg__0\(26),
      O => \icmp_ln271_reg_8808[0]_i_6_n_1\
    );
\icmp_ln271_reg_8808[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sf_1_fu_722_reg__0\(30),
      I1 => \sf_1_fu_722_reg__0\(10),
      I2 => \sf_1_fu_722_reg__0\(31),
      I3 => \sf_1_fu_722_reg__0\(14),
      O => \icmp_ln271_reg_8808[0]_i_7_n_1\
    );
\icmp_ln271_reg_8808_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => \icmp_ln271_reg_8808_reg_n_1_[0]\,
      Q => icmp_ln271_reg_8808_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln271_reg_8808_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln271_reg_8808[0]_i_1_n_1\,
      Q => \icmp_ln271_reg_8808_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln289_reg_8834[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055554440"
    )
        port map (
      I0 => threshs_m_thresholds_3_U_n_5,
      I1 => \p_Result_1_1_1_reg_8829_reg[0]_0\(16),
      I2 => \p_Result_1_1_1_reg_8829_reg[0]_1\(8),
      I3 => threshs_m_thresholds_3_U_n_4,
      I4 => threshs_m_thresholds_3_U_n_3,
      I5 => \icmp_ln289_reg_8834[0]_i_6_n_1\,
      O => icmp_ln271_reg_88080
    );
\icmp_ln289_reg_8834[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_fu_5830_p2(10),
      I1 => sf_fu_5830_p2(5),
      I2 => sf_fu_5830_p2(6),
      I3 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I4 => \icmp_ln289_reg_8834[0]_i_26_n_1\,
      O => \icmp_ln289_reg_8834[0]_i_10_n_1\
    );
\icmp_ln289_reg_8834[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5830_p2(12),
      I1 => sf_fu_5830_p2(22),
      I2 => sf_fu_5830_p2(28),
      I3 => sf_fu_5830_p2(29),
      O => \icmp_ln289_reg_8834[0]_i_18_n_1\
    );
\icmp_ln289_reg_8834[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \icmp_ln289_reg_8834[0]_i_7_n_1\,
      I1 => \icmp_ln289_reg_8834[0]_i_8_n_1\,
      I2 => \icmp_ln289_reg_8834[0]_i_9_n_1\,
      I3 => \icmp_ln289_reg_8834[0]_i_10_n_1\,
      O => icmp_ln289_fu_5836_p2
    );
\icmp_ln289_reg_8834[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5830_p2(16),
      I1 => sf_fu_5830_p2(24),
      I2 => sf_fu_5830_p2(23),
      I3 => sf_fu_5830_p2(18),
      O => \icmp_ln289_reg_8834[0]_i_21_n_1\
    );
\icmp_ln289_reg_8834[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5830_p2(4),
      I1 => sf_fu_5830_p2(30),
      I2 => sf_fu_5830_p2(7),
      I3 => sf_fu_5830_p2(14),
      O => \icmp_ln289_reg_8834[0]_i_25_n_1\
    );
\icmp_ln289_reg_8834[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5830_p2(13),
      I1 => sf_fu_5830_p2(9),
      I2 => sf_fu_5830_p2(19),
      I3 => sf_fu_5830_p2(25),
      O => \icmp_ln289_reg_8834[0]_i_26_n_1\
    );
\icmp_ln289_reg_8834[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => threshs_m_thresholds_3_U_n_6,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \icmp_ln289_reg_8834[0]_i_6_n_1\
    );
\icmp_ln289_reg_8834[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_5830_p2(20),
      I1 => sf_fu_5830_p2(27),
      I2 => sf_fu_5830_p2(26),
      I3 => sf_fu_5830_p2(11),
      I4 => \icmp_ln289_reg_8834[0]_i_18_n_1\,
      O => \icmp_ln289_reg_8834[0]_i_7_n_1\
    );
\icmp_ln289_reg_8834[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sf_fu_5830_p2(2),
      I1 => sf_fu_5830_p2(21),
      I2 => sf_fu_5830_p2(3),
      I3 => sf_fu_5830_p2(1),
      I4 => \icmp_ln289_reg_8834[0]_i_21_n_1\,
      O => \icmp_ln289_reg_8834[0]_i_8_n_1\
    );
\icmp_ln289_reg_8834[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sf_fu_5830_p2(15),
      I1 => sf_fu_5830_p2(8),
      I2 => sf_fu_5830_p2(17),
      I3 => sf_fu_5830_p2(31),
      I4 => \icmp_ln289_reg_8834[0]_i_25_n_1\,
      O => \icmp_ln289_reg_8834[0]_i_9_n_1\
    );
\icmp_ln289_reg_8834_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^odata_reg[8]\,
      O => add_ln700_2_reg_88430
    );
\icmp_ln289_reg_8834_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_88430,
      D => icmp_ln289_reg_8834,
      Q => icmp_ln289_reg_8834_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln289_reg_8834_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln289_reg_8834_pp0_iter1_reg,
      I1 => \^odata_reg[8]\,
      I2 => icmp_ln289_reg_8834_pp0_iter2_reg,
      O => \icmp_ln289_reg_8834_pp0_iter2_reg[0]_i_1_n_1\
    );
\icmp_ln289_reg_8834_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln289_reg_8834_pp0_iter2_reg[0]_i_1_n_1\,
      Q => icmp_ln289_reg_8834_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln289_reg_8834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => icmp_ln289_fu_5836_p2,
      Q => icmp_ln289_reg_8834,
      R => '0'
    );
\icmp_ln289_reg_8834_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8834_reg[0]_i_22_n_1\,
      CO(3) => \icmp_ln289_reg_8834_reg[0]_i_15_n_1\,
      CO(2) => \icmp_ln289_reg_8834_reg[0]_i_15_n_2\,
      CO(1) => \icmp_ln289_reg_8834_reg[0]_i_15_n_3\,
      CO(0) => \icmp_ln289_reg_8834_reg[0]_i_15_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5830_p2(20 downto 17),
      S(3 downto 0) => \sf_1_fu_722_reg__0\(20 downto 17)
    );
\icmp_ln289_reg_8834_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8834_reg[0]_i_20_n_1\,
      CO(3) => \icmp_ln289_reg_8834_reg[0]_i_16_n_1\,
      CO(2) => \icmp_ln289_reg_8834_reg[0]_i_16_n_2\,
      CO(1) => \icmp_ln289_reg_8834_reg[0]_i_16_n_3\,
      CO(0) => \icmp_ln289_reg_8834_reg[0]_i_16_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5830_p2(28 downto 25),
      S(3 downto 0) => \sf_1_fu_722_reg__0\(28 downto 25)
    );
\icmp_ln289_reg_8834_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8834_reg[0]_i_23_n_1\,
      CO(3) => \icmp_ln289_reg_8834_reg[0]_i_17_n_1\,
      CO(2) => \icmp_ln289_reg_8834_reg[0]_i_17_n_2\,
      CO(1) => \icmp_ln289_reg_8834_reg[0]_i_17_n_3\,
      CO(0) => \icmp_ln289_reg_8834_reg[0]_i_17_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5830_p2(12 downto 9),
      S(3 downto 0) => \sf_1_fu_722_reg__0\(12 downto 9)
    );
\icmp_ln289_reg_8834_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln289_reg_8834_reg[0]_i_19_n_1\,
      CO(2) => \icmp_ln289_reg_8834_reg[0]_i_19_n_2\,
      CO(1) => \icmp_ln289_reg_8834_reg[0]_i_19_n_3\,
      CO(0) => \icmp_ln289_reg_8834_reg[0]_i_19_n_4\,
      CYINIT => \sf_1_fu_722_reg[0]_rep_n_1\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5830_p2(4 downto 1),
      S(3) => sf_1_fu_722_reg(4),
      S(2) => \sf_1_fu_722_reg[3]_rep_n_1\,
      S(1) => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      S(0) => \sf_1_fu_722_reg[1]_rep_n_1\
    );
\icmp_ln289_reg_8834_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8834_reg[0]_i_15_n_1\,
      CO(3) => \icmp_ln289_reg_8834_reg[0]_i_20_n_1\,
      CO(2) => \icmp_ln289_reg_8834_reg[0]_i_20_n_2\,
      CO(1) => \icmp_ln289_reg_8834_reg[0]_i_20_n_3\,
      CO(0) => \icmp_ln289_reg_8834_reg[0]_i_20_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5830_p2(24 downto 21),
      S(3 downto 0) => \sf_1_fu_722_reg__0\(24 downto 21)
    );
\icmp_ln289_reg_8834_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8834_reg[0]_i_17_n_1\,
      CO(3) => \icmp_ln289_reg_8834_reg[0]_i_22_n_1\,
      CO(2) => \icmp_ln289_reg_8834_reg[0]_i_22_n_2\,
      CO(1) => \icmp_ln289_reg_8834_reg[0]_i_22_n_3\,
      CO(0) => \icmp_ln289_reg_8834_reg[0]_i_22_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5830_p2(16 downto 13),
      S(3 downto 0) => \sf_1_fu_722_reg__0\(16 downto 13)
    );
\icmp_ln289_reg_8834_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8834_reg[0]_i_19_n_1\,
      CO(3) => \icmp_ln289_reg_8834_reg[0]_i_23_n_1\,
      CO(2) => \icmp_ln289_reg_8834_reg[0]_i_23_n_2\,
      CO(1) => \icmp_ln289_reg_8834_reg[0]_i_23_n_3\,
      CO(0) => \icmp_ln289_reg_8834_reg[0]_i_23_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5830_p2(8 downto 5),
      S(3 downto 0) => sf_1_fu_722_reg(8 downto 5)
    );
\icmp_ln289_reg_8834_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8834_reg[0]_i_16_n_1\,
      CO(3 downto 2) => \NLW_icmp_ln289_reg_8834_reg[0]_i_24_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \icmp_ln289_reg_8834_reg[0]_i_24_n_3\,
      CO(0) => \icmp_ln289_reg_8834_reg[0]_i_24_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_icmp_ln289_reg_8834_reg[0]_i_24_O_UNCONNECTED\(3),
      O(2 downto 0) => sf_fu_5830_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \sf_1_fu_722_reg__0\(31 downto 29)
    );
\icmp_ln899_10_reg_9023_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_10_fu_6131_p2,
      Q => icmp_ln899_10_reg_9023,
      R => '0'
    );
\icmp_ln899_11_reg_9028[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln289_reg_8834_pp0_iter1_reg,
      I1 => \^odata_reg[8]\,
      O => add_ln700_11_reg_90430
    );
\icmp_ln899_11_reg_9028[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_714_reg(14),
      O => \icmp_ln899_11_reg_9028[0]_i_24_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_0_0_fu_714_reg(12),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      O => select_ln271_1_fu_6006_p3(12)
    );
\icmp_ln899_11_reg_9028[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_0_0_fu_714_reg(11),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      O => select_ln271_1_fu_6006_p3(11)
    );
\icmp_ln899_11_reg_9028[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_714_reg(15),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(14),
      O => \icmp_ln899_11_reg_9028[0]_i_27_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_714_reg(13),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(14),
      O => \icmp_ln899_11_reg_9028[0]_i_28_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_714_reg(12),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(13),
      O => \icmp_ln899_11_reg_9028[0]_i_29_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_714_reg(11),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(12),
      O => \icmp_ln899_11_reg_9028[0]_i_30_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_0_0_fu_714_reg(10),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      O => select_ln271_1_fu_6006_p3(10)
    );
\icmp_ln899_11_reg_9028[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_0_0_fu_714_reg(9),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      O => select_ln271_1_fu_6006_p3(9)
    );
\icmp_ln899_11_reg_9028[0]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln700_reg_8838(8),
      O => \icmp_ln899_11_reg_9028[0]_i_33_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_714_reg(10),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(11),
      O => \icmp_ln899_11_reg_9028[0]_i_34_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_714_reg(9),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(10),
      O => \icmp_ln899_11_reg_9028[0]_i_35_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(9),
      O => \icmp_ln899_11_reg_9028[0]_i_36_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_reg_8838(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_714_reg(8),
      O => \icmp_ln899_11_reg_9028[0]_i_37_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_714_reg(7),
      I2 => add_ln700_reg_8838(7),
      O => \icmp_ln899_11_reg_9028[0]_i_38_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_714_reg(6),
      I2 => add_ln700_reg_8838(6),
      O => \icmp_ln899_11_reg_9028[0]_i_39_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_714_reg(5),
      I2 => add_ln700_reg_8838(5),
      O => \icmp_ln899_11_reg_9028[0]_i_40_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_714_reg(4),
      I2 => add_ln700_reg_8838(4),
      O => \icmp_ln899_11_reg_9028[0]_i_41_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_714_reg(3),
      I2 => add_ln700_reg_8838(3),
      O => \icmp_ln899_11_reg_9028[0]_i_42_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_714_reg(2),
      I2 => add_ln700_reg_8838(2),
      O => \icmp_ln899_11_reg_9028[0]_i_43_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_714_reg(1),
      I2 => add_ln700_reg_8838(1),
      O => \icmp_ln899_11_reg_9028[0]_i_44_n_1\
    );
\icmp_ln899_11_reg_9028[0]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_714_reg(0),
      I2 => add_ln700_reg_8838(0),
      O => \icmp_ln899_11_reg_9028[0]_i_45_n_1\
    );
\icmp_ln899_11_reg_9028_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_11_fu_6137_p2,
      Q => icmp_ln899_11_reg_9028,
      R => '0'
    );
\icmp_ln899_11_reg_9028_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_11_reg_9028_reg[0]_i_21_n_1\,
      CO(3) => \NLW_icmp_ln899_11_reg_9028_reg[0]_i_20_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln899_11_reg_9028_reg[0]_i_20_n_2\,
      CO(1) => \icmp_ln899_11_reg_9028_reg[0]_i_20_n_3\,
      CO(0) => \icmp_ln899_11_reg_9028_reg[0]_i_20_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln899_11_reg_9028[0]_i_24_n_1\,
      DI(1 downto 0) => select_ln271_1_fu_6006_p3(12 downto 11),
      O(3 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 12),
      S(3) => \icmp_ln899_11_reg_9028[0]_i_27_n_1\,
      S(2) => \icmp_ln899_11_reg_9028[0]_i_28_n_1\,
      S(1) => \icmp_ln899_11_reg_9028[0]_i_29_n_1\,
      S(0) => \icmp_ln899_11_reg_9028[0]_i_30_n_1\
    );
\icmp_ln899_11_reg_9028_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_11_reg_9028_reg[0]_i_22_n_1\,
      CO(3) => \icmp_ln899_11_reg_9028_reg[0]_i_21_n_1\,
      CO(2) => \icmp_ln899_11_reg_9028_reg[0]_i_21_n_2\,
      CO(1) => \icmp_ln899_11_reg_9028_reg[0]_i_21_n_3\,
      CO(0) => \icmp_ln899_11_reg_9028_reg[0]_i_21_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => select_ln271_1_fu_6006_p3(10 downto 9),
      DI(1) => \icmp_ln899_11_reg_9028[0]_i_33_n_1\,
      DI(0) => add_ln700_reg_8838(8),
      O(3 downto 0) => accu_0_0_V_fu_6016_p2(11 downto 8),
      S(3) => \icmp_ln899_11_reg_9028[0]_i_34_n_1\,
      S(2) => \icmp_ln899_11_reg_9028[0]_i_35_n_1\,
      S(1) => \icmp_ln899_11_reg_9028[0]_i_36_n_1\,
      S(0) => \icmp_ln899_11_reg_9028[0]_i_37_n_1\
    );
\icmp_ln899_11_reg_9028_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_11_reg_9028_reg[0]_i_23_n_1\,
      CO(3) => \icmp_ln899_11_reg_9028_reg[0]_i_22_n_1\,
      CO(2) => \icmp_ln899_11_reg_9028_reg[0]_i_22_n_2\,
      CO(1) => \icmp_ln899_11_reg_9028_reg[0]_i_22_n_3\,
      CO(0) => \icmp_ln899_11_reg_9028_reg[0]_i_22_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln700_reg_8838(7 downto 4),
      O(3 downto 0) => accu_0_0_V_fu_6016_p2(7 downto 4),
      S(3) => \icmp_ln899_11_reg_9028[0]_i_38_n_1\,
      S(2) => \icmp_ln899_11_reg_9028[0]_i_39_n_1\,
      S(1) => \icmp_ln899_11_reg_9028[0]_i_40_n_1\,
      S(0) => \icmp_ln899_11_reg_9028[0]_i_41_n_1\
    );
\icmp_ln899_11_reg_9028_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_11_reg_9028_reg[0]_i_23_n_1\,
      CO(2) => \icmp_ln899_11_reg_9028_reg[0]_i_23_n_2\,
      CO(1) => \icmp_ln899_11_reg_9028_reg[0]_i_23_n_3\,
      CO(0) => \icmp_ln899_11_reg_9028_reg[0]_i_23_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln700_reg_8838(3 downto 0),
      O(3 downto 0) => accu_0_0_V_fu_6016_p2(3 downto 0),
      S(3) => \icmp_ln899_11_reg_9028[0]_i_42_n_1\,
      S(2) => \icmp_ln899_11_reg_9028[0]_i_43_n_1\,
      S(1) => \icmp_ln899_11_reg_9028[0]_i_44_n_1\,
      S(0) => \icmp_ln899_11_reg_9028[0]_i_45_n_1\
    );
\icmp_ln899_12_reg_9033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_12_fu_6143_p2,
      Q => icmp_ln899_12_reg_9033,
      R => '0'
    );
\icmp_ln899_13_reg_9038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_13_fu_6149_p2,
      Q => icmp_ln899_13_reg_9038,
      R => '0'
    );
\icmp_ln899_14_reg_9048_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_14_fu_6167_p2,
      Q => icmp_ln899_14_reg_9048,
      R => '0'
    );
\icmp_ln899_15_reg_9053_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_15_fu_6173_p2,
      Q => icmp_ln899_15_reg_9053,
      R => '0'
    );
\icmp_ln899_16_reg_9058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_16_fu_6179_p2,
      Q => icmp_ln899_16_reg_9058,
      R => '0'
    );
\icmp_ln899_17_reg_9063_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_17_fu_6185_p2,
      Q => icmp_ln899_17_reg_9063,
      R => '0'
    );
\icmp_ln899_18_reg_9068_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_18_fu_6191_p2,
      Q => icmp_ln899_18_reg_9068,
      R => '0'
    );
\icmp_ln899_19_reg_9073_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_19_fu_6201_p2,
      Q => icmp_ln899_19_reg_9073,
      R => '0'
    );
\icmp_ln899_1_reg_8993_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_1_fu_6047_p2,
      Q => icmp_ln899_1_reg_8993,
      R => '0'
    );
\icmp_ln899_20_reg_9078_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_20_fu_6211_p2,
      Q => icmp_ln899_20_reg_9078,
      R => '0'
    );
\icmp_ln899_24_reg_9083_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_24_fu_6281_p2,
      Q => icmp_ln899_24_reg_9083,
      R => '0'
    );
\icmp_ln899_25_reg_9088[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_718_reg(14),
      O => \icmp_ln899_25_reg_9088[0]_i_23_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_1_0_fu_718_reg(12),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      O => select_ln271_fu_5999_p3(12)
    );
\icmp_ln899_25_reg_9088[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_1_0_fu_718_reg(11),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      O => select_ln271_fu_5999_p3(11)
    );
\icmp_ln899_25_reg_9088[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_718_reg(15),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(14),
      O => \icmp_ln899_25_reg_9088[0]_i_26_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_718_reg(13),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(14),
      O => \icmp_ln899_25_reg_9088[0]_i_27_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_718_reg(12),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(13),
      O => \icmp_ln899_25_reg_9088[0]_i_28_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_718_reg(11),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(12),
      O => \icmp_ln899_25_reg_9088[0]_i_29_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_1_0_fu_718_reg(10),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      O => select_ln271_fu_5999_p3(10)
    );
\icmp_ln899_25_reg_9088[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_1_0_fu_718_reg(9),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      O => select_ln271_fu_5999_p3(9)
    );
\icmp_ln899_25_reg_9088[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln700_2_reg_8843(8),
      O => \icmp_ln899_25_reg_9088[0]_i_32_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_718_reg(10),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(11),
      O => \icmp_ln899_25_reg_9088[0]_i_33_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_718_reg(9),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(10),
      O => \icmp_ln899_25_reg_9088[0]_i_34_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(9),
      O => \icmp_ln899_25_reg_9088[0]_i_35_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln700_2_reg_8843(8),
      I1 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_718_reg(8),
      O => \icmp_ln899_25_reg_9088[0]_i_36_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_718_reg(7),
      I2 => add_ln700_2_reg_8843(7),
      O => \icmp_ln899_25_reg_9088[0]_i_37_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_718_reg(6),
      I2 => add_ln700_2_reg_8843(6),
      O => \icmp_ln899_25_reg_9088[0]_i_38_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_718_reg(5),
      I2 => add_ln700_2_reg_8843(5),
      O => \icmp_ln899_25_reg_9088[0]_i_39_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_718_reg(4),
      I2 => add_ln700_2_reg_8843(4),
      O => \icmp_ln899_25_reg_9088[0]_i_40_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_718_reg(3),
      I2 => add_ln700_2_reg_8843(3),
      O => \icmp_ln899_25_reg_9088[0]_i_41_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_718_reg(2),
      I2 => add_ln700_2_reg_8843(2),
      O => \icmp_ln899_25_reg_9088[0]_i_42_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_718_reg(1),
      I2 => add_ln700_2_reg_8843(1),
      O => \icmp_ln899_25_reg_9088[0]_i_43_n_1\
    );
\icmp_ln899_25_reg_9088[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln271_reg_8808_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_718_reg(0),
      I2 => add_ln700_2_reg_8843(0),
      O => \icmp_ln899_25_reg_9088[0]_i_44_n_1\
    );
\icmp_ln899_25_reg_9088_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_25_fu_6291_p2,
      Q => icmp_ln899_25_reg_9088,
      R => '0'
    );
\icmp_ln899_25_reg_9088_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_25_reg_9088_reg[0]_i_20_n_1\,
      CO(3) => \NLW_icmp_ln899_25_reg_9088_reg[0]_i_19_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln899_25_reg_9088_reg[0]_i_19_n_2\,
      CO(1) => \icmp_ln899_25_reg_9088_reg[0]_i_19_n_3\,
      CO(0) => \icmp_ln899_25_reg_9088_reg[0]_i_19_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln899_25_reg_9088[0]_i_23_n_1\,
      DI(1 downto 0) => select_ln271_fu_5999_p3(12 downto 11),
      O(3 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 12),
      S(3) => \icmp_ln899_25_reg_9088[0]_i_26_n_1\,
      S(2) => \icmp_ln899_25_reg_9088[0]_i_27_n_1\,
      S(1) => \icmp_ln899_25_reg_9088[0]_i_28_n_1\,
      S(0) => \icmp_ln899_25_reg_9088[0]_i_29_n_1\
    );
\icmp_ln899_25_reg_9088_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_25_reg_9088_reg[0]_i_21_n_1\,
      CO(3) => \icmp_ln899_25_reg_9088_reg[0]_i_20_n_1\,
      CO(2) => \icmp_ln899_25_reg_9088_reg[0]_i_20_n_2\,
      CO(1) => \icmp_ln899_25_reg_9088_reg[0]_i_20_n_3\,
      CO(0) => \icmp_ln899_25_reg_9088_reg[0]_i_20_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => select_ln271_fu_5999_p3(10 downto 9),
      DI(1) => \icmp_ln899_25_reg_9088[0]_i_32_n_1\,
      DI(0) => add_ln700_2_reg_8843(8),
      O(3 downto 0) => accu_0_1_V_fu_6025_p2(11 downto 8),
      S(3) => \icmp_ln899_25_reg_9088[0]_i_33_n_1\,
      S(2) => \icmp_ln899_25_reg_9088[0]_i_34_n_1\,
      S(1) => \icmp_ln899_25_reg_9088[0]_i_35_n_1\,
      S(0) => \icmp_ln899_25_reg_9088[0]_i_36_n_1\
    );
\icmp_ln899_25_reg_9088_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_25_reg_9088_reg[0]_i_22_n_1\,
      CO(3) => \icmp_ln899_25_reg_9088_reg[0]_i_21_n_1\,
      CO(2) => \icmp_ln899_25_reg_9088_reg[0]_i_21_n_2\,
      CO(1) => \icmp_ln899_25_reg_9088_reg[0]_i_21_n_3\,
      CO(0) => \icmp_ln899_25_reg_9088_reg[0]_i_21_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln700_2_reg_8843(7 downto 4),
      O(3 downto 0) => accu_0_1_V_fu_6025_p2(7 downto 4),
      S(3) => \icmp_ln899_25_reg_9088[0]_i_37_n_1\,
      S(2) => \icmp_ln899_25_reg_9088[0]_i_38_n_1\,
      S(1) => \icmp_ln899_25_reg_9088[0]_i_39_n_1\,
      S(0) => \icmp_ln899_25_reg_9088[0]_i_40_n_1\
    );
\icmp_ln899_25_reg_9088_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_25_reg_9088_reg[0]_i_22_n_1\,
      CO(2) => \icmp_ln899_25_reg_9088_reg[0]_i_22_n_2\,
      CO(1) => \icmp_ln899_25_reg_9088_reg[0]_i_22_n_3\,
      CO(0) => \icmp_ln899_25_reg_9088_reg[0]_i_22_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln700_2_reg_8843(3 downto 0),
      O(3 downto 0) => accu_0_1_V_fu_6025_p2(3 downto 0),
      S(3) => \icmp_ln899_25_reg_9088[0]_i_41_n_1\,
      S(2) => \icmp_ln899_25_reg_9088[0]_i_42_n_1\,
      S(1) => \icmp_ln899_25_reg_9088[0]_i_43_n_1\,
      S(0) => \icmp_ln899_25_reg_9088[0]_i_44_n_1\
    );
\icmp_ln899_26_reg_9093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_26_fu_6301_p2,
      Q => icmp_ln899_26_reg_9093,
      R => '0'
    );
\icmp_ln899_27_reg_9098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_27_fu_6311_p2,
      Q => icmp_ln899_27_reg_9098,
      R => '0'
    );
\icmp_ln899_2_reg_8998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_2_fu_6053_p2,
      Q => icmp_ln899_2_reg_8998,
      R => '0'
    );
\icmp_ln899_3_reg_9003_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_3_fu_6059_p2,
      Q => icmp_ln899_3_reg_9003,
      R => '0'
    );
\icmp_ln899_4_reg_9008_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_4_fu_6065_p2,
      Q => icmp_ln899_4_reg_9008,
      R => '0'
    );
\icmp_ln899_5_reg_9013_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_5_fu_6071_p2,
      Q => icmp_ln899_5_reg_9013,
      R => '0'
    );
\icmp_ln899_6_reg_9018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_6_fu_6077_p2,
      Q => icmp_ln899_6_reg_9018,
      R => '0'
    );
\icmp_ln899_reg_8988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_11_reg_90430,
      D => icmp_ln899_fu_6041_p2,
      Q => icmp_ln899_reg_8988,
      R => '0'
    );
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => icmp_ln899_6_reg_9018,
      I1 => icmp_ln899_4_reg_9008,
      I2 => icmp_ln899_2_reg_8998,
      I3 => icmp_ln899_5_reg_9013,
      I4 => \ireg[0]_i_2_n_1\,
      I5 => \ireg[0]_i_3_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(0)
    );
\ireg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln700_11_reg_9043(0),
      I1 => icmp_ln899_12_reg_9033,
      I2 => icmp_ln899_11_reg_9028,
      I3 => icmp_ln899_10_reg_9023,
      I4 => icmp_ln899_13_reg_9038,
      O => \ireg[0]_i_2_n_1\
    );
\ireg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln899_1_reg_8993,
      I1 => icmp_ln899_3_reg_9003,
      I2 => icmp_ln899_reg_8988,
      O => \ireg[0]_i_3_n_1\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \odata[1]_i_2_n_1\,
      I1 => \odata[1]_i_3_n_1\,
      I2 => \odata[1]_i_4_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(1)
    );
\ireg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \odata[3]_i_2_n_1\,
      I1 => \odata[3]_i_4_n_1\,
      I2 => \odata[3]_i_5_n_1\,
      I3 => \odata[3]_i_3_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(2)
    );
\ireg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E880"
    )
        port map (
      I0 => \odata[3]_i_2_n_1\,
      I1 => \odata[3]_i_3_n_1\,
      I2 => \odata[3]_i_4_n_1\,
      I3 => \odata[3]_i_5_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(3)
    );
\ireg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => icmp_ln899_20_reg_9078,
      I1 => icmp_ln899_18_reg_9068,
      I2 => icmp_ln899_16_reg_9058,
      I3 => icmp_ln899_19_reg_9073,
      I4 => \ireg[4]_i_2_n_1\,
      I5 => \ireg[4]_i_3_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(4)
    );
\ireg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln700_24_reg_9103(0),
      I1 => icmp_ln899_26_reg_9093,
      I2 => icmp_ln899_25_reg_9088,
      I3 => icmp_ln899_24_reg_9083,
      I4 => icmp_ln899_27_reg_9098,
      O => \ireg[4]_i_2_n_1\
    );
\ireg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln899_15_reg_9053,
      I1 => icmp_ln899_17_reg_9063,
      I2 => icmp_ln899_14_reg_9048,
      O => \ireg[4]_i_3_n_1\
    );
\ireg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \odata[5]_i_2_n_1\,
      I1 => \odata[5]_i_3_n_1\,
      I2 => \odata[5]_i_4_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(5)
    );
\ireg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \odata[7]_i_4_n_1\,
      I1 => \odata[7]_i_6_n_1\,
      I2 => \odata[7]_i_7_n_1\,
      I3 => \odata[7]_i_5_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(6)
    );
\ireg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E880"
    )
        port map (
      I0 => \odata[7]_i_4_n_1\,
      I1 => \odata[7]_i_5_n_1\,
      I2 => \odata[7]_i_6_n_1\,
      I3 => \odata[7]_i_7_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(7)
    );
\ireg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3_reg_n_1,
      I1 => icmp_ln289_reg_8834_pp0_iter2_reg,
      I2 => \^odata_reg[8]\,
      O => ap_enable_reg_pp0_iter3_reg_1(8)
    );
\nf_assign_fu_1878[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      O => \nf_assign_fu_1878[0]_i_1_n_1\
    );
\nf_assign_fu_1878[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nf_assign_fu_1878(0),
      O => \nf_assign_fu_1878[0]_rep_i_1_n_1\
    );
\nf_assign_fu_1878[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => \^odata_reg[8]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => icmp_ln289_reg_8834,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      O => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => icmp_ln289_reg_8834,
      I3 => ap_enable_reg_pp0_iter1_reg_n_1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \^odata_reg[8]\,
      O => \nf_assign_fu_1878[31]_i_2_n_1\
    );
\nf_assign_fu_1878[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => threshs_m_thresholds_3_U_n_7,
      I1 => threshs_m_thresholds_3_U_n_8,
      I2 => nf_fu_5968_p2(6),
      O => \nf_assign_fu_1878[6]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => \nf_assign_fu_1878[0]_i_1_n_1\,
      Q => nf_assign_fu_1878(0),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => \nf_assign_fu_1878[0]_rep_i_1_n_1\,
      Q => \nf_assign_fu_1878_reg[0]_rep_n_1\,
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(10),
      Q => nf_assign_fu_1878(10),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(11),
      Q => nf_assign_fu_1878(11),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(12),
      Q => nf_assign_fu_1878(12),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(13),
      Q => nf_assign_fu_1878(13),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(14),
      Q => nf_assign_fu_1878(14),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(15),
      Q => nf_assign_fu_1878(15),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(16),
      Q => nf_assign_fu_1878(16),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(17),
      Q => nf_assign_fu_1878(17),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(18),
      Q => nf_assign_fu_1878(18),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(19),
      Q => nf_assign_fu_1878(19),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(1),
      Q => nf_assign_fu_1878(1),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(1),
      Q => \nf_assign_fu_1878_reg[1]_rep_n_1\,
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(20),
      Q => nf_assign_fu_1878(20),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(21),
      Q => nf_assign_fu_1878(21),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(22),
      Q => nf_assign_fu_1878(22),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(23),
      Q => nf_assign_fu_1878(23),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(24),
      Q => nf_assign_fu_1878(24),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(25),
      Q => nf_assign_fu_1878(25),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(26),
      Q => nf_assign_fu_1878(26),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(27),
      Q => nf_assign_fu_1878(27),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(28),
      Q => nf_assign_fu_1878(28),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(29),
      Q => nf_assign_fu_1878(29),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(2),
      Q => nf_assign_fu_1878(2),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(2),
      Q => \nf_assign_fu_1878_reg[2]_rep_n_1\,
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(30),
      Q => nf_assign_fu_1878(30),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(31),
      Q => nf_assign_fu_1878(31),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(3),
      Q => nf_assign_fu_1878(3),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(3),
      Q => \nf_assign_fu_1878_reg[3]_rep_n_1\,
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(4),
      Q => nf_assign_fu_1878(4),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(4),
      Q => \nf_assign_fu_1878_reg[4]_rep_n_1\,
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(5),
      Q => nf_assign_fu_1878(5),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(5),
      Q => \nf_assign_fu_1878_reg[5]_rep_n_1\,
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => \nf_assign_fu_1878[6]_i_1_n_1\,
      Q => nf_assign_fu_1878(6),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(7),
      Q => nf_assign_fu_1878(7),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(8),
      Q => nf_assign_fu_1878(8),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\nf_assign_fu_1878_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1878[31]_i_2_n_1\,
      D => nf_fu_5968_p2(9),
      Q => nf_assign_fu_1878(9),
      R => \nf_assign_fu_1878[31]_i_1_n_1\
    );
\odata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3CC3C33C"
    )
        port map (
      I0 => \odata_reg[8]_0\(0),
      I1 => icmp_ln899_6_reg_9018,
      I2 => icmp_ln899_4_reg_9008,
      I3 => icmp_ln899_2_reg_8998,
      I4 => \odata[0]_i_2_n_1\,
      I5 => \odata_reg[0]\,
      O => ap_enable_reg_pp0_iter3_reg_0(0)
    );
\odata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => icmp_ln899_reg_8988,
      I1 => icmp_ln899_3_reg_9003,
      I2 => icmp_ln899_1_reg_8993,
      I3 => \ireg[0]_i_2_n_1\,
      I4 => icmp_ln899_5_reg_9013,
      O => \odata[0]_i_2_n_1\
    );
\odata[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => \odata[1]_i_2_n_1\,
      I1 => \odata[1]_i_3_n_1\,
      I2 => \odata[1]_i_4_n_1\,
      I3 => \odata_reg[8]_0\(1),
      I4 => \odata_reg[8]_0\(8),
      O => ap_enable_reg_pp0_iter3_reg_0(1)
    );
\odata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA99556"
    )
        port map (
      I0 => \odata[3]_i_6_n_1\,
      I1 => icmp_ln899_3_reg_9003,
      I2 => icmp_ln899_reg_8988,
      I3 => icmp_ln899_1_reg_8993,
      I4 => \odata[3]_i_7_n_1\,
      O => \odata[1]_i_2_n_1\
    );
\odata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900006900696900"
    )
        port map (
      I0 => icmp_ln899_6_reg_9018,
      I1 => icmp_ln899_4_reg_9008,
      I2 => icmp_ln899_2_reg_8998,
      I3 => icmp_ln899_5_reg_9013,
      I4 => \ireg[0]_i_2_n_1\,
      I5 => \ireg[0]_i_3_n_1\,
      O => \odata[1]_i_3_n_1\
    );
\odata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8228EBBE"
    )
        port map (
      I0 => \ireg[0]_i_2_n_1\,
      I1 => icmp_ln899_reg_8988,
      I2 => icmp_ln899_3_reg_9003,
      I3 => icmp_ln899_1_reg_8993,
      I4 => icmp_ln899_5_reg_9013,
      O => \odata[1]_i_4_n_1\
    );
\odata[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000069966996"
    )
        port map (
      I0 => \odata[3]_i_2_n_1\,
      I1 => \odata[3]_i_4_n_1\,
      I2 => \odata[3]_i_5_n_1\,
      I3 => \odata[3]_i_3_n_1\,
      I4 => \odata_reg[8]_0\(2),
      I5 => \odata_reg[8]_0\(8),
      O => ap_enable_reg_pp0_iter3_reg_0(2)
    );
\odata[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000E880E880"
    )
        port map (
      I0 => \odata[3]_i_2_n_1\,
      I1 => \odata[3]_i_3_n_1\,
      I2 => \odata[3]_i_4_n_1\,
      I3 => \odata[3]_i_5_n_1\,
      I4 => \odata_reg[8]_0\(3),
      I5 => \odata_reg[8]_0\(8),
      O => ap_enable_reg_pp0_iter3_reg_0(3)
    );
\odata[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \odata[1]_i_4_n_1\,
      I1 => \odata[1]_i_3_n_1\,
      I2 => \odata[1]_i_2_n_1\,
      O => \odata[3]_i_2_n_1\
    );
\odata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A08DF5E"
    )
        port map (
      I0 => \odata[3]_i_6_n_1\,
      I1 => icmp_ln899_3_reg_9003,
      I2 => icmp_ln899_reg_8988,
      I3 => icmp_ln899_1_reg_8993,
      I4 => \odata[3]_i_7_n_1\,
      O => \odata[3]_i_3_n_1\
    );
\odata[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln899_reg_8988,
      I1 => \odata[3]_i_6_n_1\,
      O => \odata[3]_i_4_n_1\
    );
\odata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5545440FDD5D554"
    )
        port map (
      I0 => add_ln700_11_reg_9043(1),
      I1 => icmp_ln899_13_reg_9038,
      I2 => icmp_ln899_10_reg_9023,
      I3 => icmp_ln899_11_reg_9028,
      I4 => icmp_ln899_12_reg_9033,
      I5 => add_ln700_11_reg_9043(0),
      O => \odata[3]_i_5_n_1\
    );
\odata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"817E17E8E817817E"
    )
        port map (
      I0 => icmp_ln899_11_reg_9028,
      I1 => icmp_ln899_10_reg_9023,
      I2 => icmp_ln899_13_reg_9038,
      I3 => add_ln700_11_reg_9043(1),
      I4 => icmp_ln899_12_reg_9033,
      I5 => add_ln700_11_reg_9043(0),
      O => \odata[3]_i_6_n_1\
    );
\odata[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln899_4_reg_9008,
      I1 => icmp_ln899_2_reg_8998,
      I2 => icmp_ln899_6_reg_9018,
      O => \odata[3]_i_7_n_1\
    );
\odata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3CC3C33C"
    )
        port map (
      I0 => \odata_reg[8]_0\(4),
      I1 => icmp_ln899_20_reg_9078,
      I2 => icmp_ln899_18_reg_9068,
      I3 => icmp_ln899_16_reg_9058,
      I4 => \odata[4]_i_2_n_1\,
      I5 => \odata_reg[0]\,
      O => ap_enable_reg_pp0_iter3_reg_0(4)
    );
\odata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => icmp_ln899_14_reg_9048,
      I1 => icmp_ln899_17_reg_9063,
      I2 => icmp_ln899_15_reg_9053,
      I3 => \ireg[4]_i_2_n_1\,
      I4 => icmp_ln899_19_reg_9073,
      O => \odata[4]_i_2_n_1\
    );
\odata[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => \odata[5]_i_2_n_1\,
      I1 => \odata[5]_i_3_n_1\,
      I2 => \odata[5]_i_4_n_1\,
      I3 => \odata_reg[8]_0\(5),
      I4 => \odata_reg[8]_0\(8),
      O => ap_enable_reg_pp0_iter3_reg_0(5)
    );
\odata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA99556"
    )
        port map (
      I0 => \odata[7]_i_8_n_1\,
      I1 => icmp_ln899_17_reg_9063,
      I2 => icmp_ln899_14_reg_9048,
      I3 => icmp_ln899_15_reg_9053,
      I4 => \odata[7]_i_9_n_1\,
      O => \odata[5]_i_2_n_1\
    );
\odata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900006900696900"
    )
        port map (
      I0 => icmp_ln899_20_reg_9078,
      I1 => icmp_ln899_18_reg_9068,
      I2 => icmp_ln899_16_reg_9058,
      I3 => icmp_ln899_19_reg_9073,
      I4 => \ireg[4]_i_2_n_1\,
      I5 => \ireg[4]_i_3_n_1\,
      O => \odata[5]_i_3_n_1\
    );
\odata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8228EBBE"
    )
        port map (
      I0 => \ireg[4]_i_2_n_1\,
      I1 => icmp_ln899_14_reg_9048,
      I2 => icmp_ln899_17_reg_9063,
      I3 => icmp_ln899_15_reg_9053,
      I4 => icmp_ln899_19_reg_9073,
      O => \odata[5]_i_4_n_1\
    );
\odata[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000069966996"
    )
        port map (
      I0 => \odata[7]_i_4_n_1\,
      I1 => \odata[7]_i_6_n_1\,
      I2 => \odata[7]_i_7_n_1\,
      I3 => \odata[7]_i_5_n_1\,
      I4 => \odata_reg[8]_0\(6),
      I5 => \odata_reg[8]_0\(8),
      O => ap_enable_reg_pp0_iter3_reg_0(6)
    );
\odata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000E880E880"
    )
        port map (
      I0 => \odata[7]_i_4_n_1\,
      I1 => \odata[7]_i_5_n_1\,
      I2 => \odata[7]_i_6_n_1\,
      I3 => \odata[7]_i_7_n_1\,
      I4 => \odata_reg[8]_0\(7),
      I5 => \odata_reg[8]_0\(8),
      O => ap_enable_reg_pp0_iter3_reg_0(7)
    );
\odata[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \odata[5]_i_4_n_1\,
      I1 => \odata[5]_i_3_n_1\,
      I2 => \odata[5]_i_2_n_1\,
      O => \odata[7]_i_4_n_1\
    );
\odata[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A08DF5E"
    )
        port map (
      I0 => \odata[7]_i_8_n_1\,
      I1 => icmp_ln899_17_reg_9063,
      I2 => icmp_ln899_14_reg_9048,
      I3 => icmp_ln899_15_reg_9053,
      I4 => \odata[7]_i_9_n_1\,
      O => \odata[7]_i_5_n_1\
    );
\odata[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln899_14_reg_9048,
      I1 => \odata[7]_i_8_n_1\,
      O => \odata[7]_i_6_n_1\
    );
\odata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5545440FDD5D554"
    )
        port map (
      I0 => add_ln700_24_reg_9103(1),
      I1 => icmp_ln899_27_reg_9098,
      I2 => icmp_ln899_24_reg_9083,
      I3 => icmp_ln899_25_reg_9088,
      I4 => icmp_ln899_26_reg_9093,
      I5 => add_ln700_24_reg_9103(0),
      O => \odata[7]_i_7_n_1\
    );
\odata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"817E17E8E817817E"
    )
        port map (
      I0 => icmp_ln899_25_reg_9088,
      I1 => icmp_ln899_24_reg_9083,
      I2 => icmp_ln899_27_reg_9098,
      I3 => add_ln700_24_reg_9103(1),
      I4 => icmp_ln899_26_reg_9093,
      I5 => add_ln700_24_reg_9103(0),
      O => \odata[7]_i_8_n_1\
    );
\odata[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln899_18_reg_9068,
      I1 => icmp_ln899_16_reg_9058,
      I2 => icmp_ln899_20_reg_9078,
      O => \odata[7]_i_9_n_1\
    );
\odata[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3_reg_n_1,
      I1 => icmp_ln289_reg_8834_pp0_iter2_reg,
      I2 => \^odata_reg[8]\,
      I3 => \odata_reg[8]_0\(8),
      O => ap_enable_reg_pp0_iter3_reg_0(8)
    );
\p_Result_1_0_1_reg_8819_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(4),
      Q => p_Result_1_0_1_reg_8819(0),
      R => '0'
    );
\p_Result_1_0_1_reg_8819_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(5),
      Q => p_Result_1_0_1_reg_8819(1),
      R => '0'
    );
\p_Result_1_0_1_reg_8819_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(6),
      Q => p_Result_1_0_1_reg_8819(2),
      R => '0'
    );
\p_Result_1_0_1_reg_8819_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(7),
      Q => p_Result_1_0_1_reg_8819(3),
      R => '0'
    );
\p_Result_1_1_1_reg_8829_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(12),
      Q => p_Result_1_1_1_reg_8829(0),
      R => '0'
    );
\p_Result_1_1_1_reg_8829_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(13),
      Q => p_Result_1_1_1_reg_8829(1),
      R => '0'
    );
\p_Result_1_1_1_reg_8829_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(14),
      Q => p_Result_1_1_1_reg_8829(2),
      R => '0'
    );
\p_Result_1_1_1_reg_8829_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(15),
      Q => p_Result_1_1_1_reg_8829(3),
      R => '0'
    );
\p_Result_1_1_reg_8824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(8),
      Q => p_Result_1_1_reg_8824(0),
      R => '0'
    );
\p_Result_1_1_reg_8824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(9),
      Q => p_Result_1_1_reg_8824(1),
      R => '0'
    );
\p_Result_1_1_reg_8824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(10),
      Q => p_Result_1_1_reg_8824(2),
      R => '0'
    );
\p_Result_1_1_reg_8824_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(11),
      Q => p_Result_1_1_reg_8824(3),
      R => '0'
    );
\sf_1_fu_722[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I2 => \^ap_cs_fsm_reg[1]_1\,
      I3 => \sf_1_fu_722[0]_i_4_n_1\,
      O => sf_1_fu_722
    );
\sf_1_fu_722[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5830_p2(7),
      I1 => sf_fu_5830_p2(28),
      I2 => sf_fu_5830_p2(11),
      I3 => sf_fu_5830_p2(24),
      O => \sf_1_fu_722[0]_i_10_n_1\
    );
\sf_1_fu_722[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5830_p2(20),
      I1 => sf_fu_5830_p2(18),
      I2 => sf_fu_5830_p2(9),
      I3 => sf_fu_5830_p2(29),
      O => \sf_1_fu_722[0]_i_11_n_1\
    );
\sf_1_fu_722[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5830_p2(10),
      I1 => sf_fu_5830_p2(31),
      I2 => sf_fu_5830_p2(21),
      I3 => sf_fu_5830_p2(19),
      O => \sf_1_fu_722[0]_i_12_n_1\
    );
\sf_1_fu_722[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sf_fu_5830_p2(12),
      I1 => sf_fu_5830_p2(4),
      I2 => sf_fu_5830_p2(8),
      I3 => sf_fu_5830_p2(1),
      O => \sf_1_fu_722[0]_i_13_n_1\
    );
\sf_1_fu_722[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\,
      I1 => \sf_1_fu_722[0]_i_4_n_1\,
      O => sf_1_fu_7220
    );
\sf_1_fu_722[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \sf_1_fu_722[0]_i_6_n_1\,
      I1 => \sf_1_fu_722[0]_i_7_n_1\,
      I2 => \sf_1_fu_722[0]_i_8_n_1\,
      I3 => \sf_1_fu_722[0]_i_9_n_1\,
      O => \sf_1_fu_722[0]_i_4_n_1\
    );
\sf_1_fu_722[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      O => sf_fu_5830_p2(0)
    );
\sf_1_fu_722[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_5830_p2(26),
      I1 => sf_fu_5830_p2(14),
      I2 => sf_fu_5830_p2(30),
      I3 => sf_fu_5830_p2(27),
      I4 => \sf_1_fu_722[0]_i_10_n_1\,
      O => \sf_1_fu_722[0]_i_6_n_1\
    );
\sf_1_fu_722[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => sf_fu_5830_p2(17),
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => sf_fu_5830_p2(5),
      I3 => sf_fu_5830_p2(2),
      I4 => \sf_1_fu_722[0]_i_11_n_1\,
      O => \sf_1_fu_722[0]_i_7_n_1\
    );
\sf_1_fu_722[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_5830_p2(23),
      I1 => sf_fu_5830_p2(6),
      I2 => sf_fu_5830_p2(25),
      I3 => sf_fu_5830_p2(13),
      I4 => \sf_1_fu_722[0]_i_12_n_1\,
      O => \sf_1_fu_722[0]_i_8_n_1\
    );
\sf_1_fu_722[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_5830_p2(16),
      I1 => sf_fu_5830_p2(22),
      I2 => sf_fu_5830_p2(3),
      I3 => sf_fu_5830_p2(15),
      I4 => \sf_1_fu_722[0]_i_13_n_1\,
      O => \sf_1_fu_722[0]_i_9_n_1\
    );
\sf_1_fu_722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_8\,
      Q => sf_1_fu_722_reg(0),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sf_1_fu_722_reg[0]_i_3_n_1\,
      CO(2) => \sf_1_fu_722_reg[0]_i_3_n_2\,
      CO(1) => \sf_1_fu_722_reg[0]_i_3_n_3\,
      CO(0) => \sf_1_fu_722_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sf_1_fu_722_reg[0]_i_3_n_5\,
      O(2) => \sf_1_fu_722_reg[0]_i_3_n_6\,
      O(1) => \sf_1_fu_722_reg[0]_i_3_n_7\,
      O(0) => \sf_1_fu_722_reg[0]_i_3_n_8\,
      S(3) => \sf_1_fu_722_reg[3]_rep_n_1\,
      S(2) => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      S(1) => \sf_1_fu_722_reg[1]_rep_n_1\,
      S(0) => sf_fu_5830_p2(0)
    );
\sf_1_fu_722_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_722_reg[0]_rep_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[0]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[8]_i_1_n_6\,
      Q => \sf_1_fu_722_reg__0\(10),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[8]_i_1_n_5\,
      Q => \sf_1_fu_722_reg__0\(11),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[12]_i_1_n_8\,
      Q => \sf_1_fu_722_reg__0\(12),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_722_reg[8]_i_1_n_1\,
      CO(3) => \sf_1_fu_722_reg[12]_i_1_n_1\,
      CO(2) => \sf_1_fu_722_reg[12]_i_1_n_2\,
      CO(1) => \sf_1_fu_722_reg[12]_i_1_n_3\,
      CO(0) => \sf_1_fu_722_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_722_reg[12]_i_1_n_5\,
      O(2) => \sf_1_fu_722_reg[12]_i_1_n_6\,
      O(1) => \sf_1_fu_722_reg[12]_i_1_n_7\,
      O(0) => \sf_1_fu_722_reg[12]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_722_reg__0\(15 downto 12)
    );
\sf_1_fu_722_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[12]_i_1_n_7\,
      Q => \sf_1_fu_722_reg__0\(13),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[12]_i_1_n_6\,
      Q => \sf_1_fu_722_reg__0\(14),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[12]_i_1_n_5\,
      Q => \sf_1_fu_722_reg__0\(15),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[16]_i_1_n_8\,
      Q => \sf_1_fu_722_reg__0\(16),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_722_reg[12]_i_1_n_1\,
      CO(3) => \sf_1_fu_722_reg[16]_i_1_n_1\,
      CO(2) => \sf_1_fu_722_reg[16]_i_1_n_2\,
      CO(1) => \sf_1_fu_722_reg[16]_i_1_n_3\,
      CO(0) => \sf_1_fu_722_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_722_reg[16]_i_1_n_5\,
      O(2) => \sf_1_fu_722_reg[16]_i_1_n_6\,
      O(1) => \sf_1_fu_722_reg[16]_i_1_n_7\,
      O(0) => \sf_1_fu_722_reg[16]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_722_reg__0\(19 downto 16)
    );
\sf_1_fu_722_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[16]_i_1_n_7\,
      Q => \sf_1_fu_722_reg__0\(17),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[16]_i_1_n_6\,
      Q => \sf_1_fu_722_reg__0\(18),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[16]_i_1_n_5\,
      Q => \sf_1_fu_722_reg__0\(19),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_7\,
      Q => sf_1_fu_722_reg(1),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_722_reg[1]_rep_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_7\,
      Q => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[20]_i_1_n_8\,
      Q => \sf_1_fu_722_reg__0\(20),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_722_reg[16]_i_1_n_1\,
      CO(3) => \sf_1_fu_722_reg[20]_i_1_n_1\,
      CO(2) => \sf_1_fu_722_reg[20]_i_1_n_2\,
      CO(1) => \sf_1_fu_722_reg[20]_i_1_n_3\,
      CO(0) => \sf_1_fu_722_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_722_reg[20]_i_1_n_5\,
      O(2) => \sf_1_fu_722_reg[20]_i_1_n_6\,
      O(1) => \sf_1_fu_722_reg[20]_i_1_n_7\,
      O(0) => \sf_1_fu_722_reg[20]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_722_reg__0\(23 downto 20)
    );
\sf_1_fu_722_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[20]_i_1_n_7\,
      Q => \sf_1_fu_722_reg__0\(21),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[20]_i_1_n_6\,
      Q => \sf_1_fu_722_reg__0\(22),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[20]_i_1_n_5\,
      Q => \sf_1_fu_722_reg__0\(23),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[24]_i_1_n_8\,
      Q => \sf_1_fu_722_reg__0\(24),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_722_reg[20]_i_1_n_1\,
      CO(3) => \sf_1_fu_722_reg[24]_i_1_n_1\,
      CO(2) => \sf_1_fu_722_reg[24]_i_1_n_2\,
      CO(1) => \sf_1_fu_722_reg[24]_i_1_n_3\,
      CO(0) => \sf_1_fu_722_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_722_reg[24]_i_1_n_5\,
      O(2) => \sf_1_fu_722_reg[24]_i_1_n_6\,
      O(1) => \sf_1_fu_722_reg[24]_i_1_n_7\,
      O(0) => \sf_1_fu_722_reg[24]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_722_reg__0\(27 downto 24)
    );
\sf_1_fu_722_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[24]_i_1_n_7\,
      Q => \sf_1_fu_722_reg__0\(25),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[24]_i_1_n_6\,
      Q => \sf_1_fu_722_reg__0\(26),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[24]_i_1_n_5\,
      Q => \sf_1_fu_722_reg__0\(27),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[28]_i_1_n_8\,
      Q => \sf_1_fu_722_reg__0\(28),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_722_reg[24]_i_1_n_1\,
      CO(3) => \NLW_sf_1_fu_722_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sf_1_fu_722_reg[28]_i_1_n_2\,
      CO(1) => \sf_1_fu_722_reg[28]_i_1_n_3\,
      CO(0) => \sf_1_fu_722_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_722_reg[28]_i_1_n_5\,
      O(2) => \sf_1_fu_722_reg[28]_i_1_n_6\,
      O(1) => \sf_1_fu_722_reg[28]_i_1_n_7\,
      O(0) => \sf_1_fu_722_reg[28]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_722_reg__0\(31 downto 28)
    );
\sf_1_fu_722_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[28]_i_1_n_7\,
      Q => \sf_1_fu_722_reg__0\(29),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_6\,
      Q => sf_1_fu_722_reg(2),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_6\,
      Q => \sf_1_fu_722_reg[2]_rep_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_6\,
      Q => \sf_1_fu_722_reg[2]_rep__0_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_6\,
      Q => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_6\,
      Q => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[28]_i_1_n_6\,
      Q => \sf_1_fu_722_reg__0\(30),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[28]_i_1_n_5\,
      Q => \sf_1_fu_722_reg__0\(31),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_5\,
      Q => sf_1_fu_722_reg(3),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_5\,
      Q => \sf_1_fu_722_reg[3]_rep_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[0]_i_3_n_5\,
      Q => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[4]_i_1_n_8\,
      Q => sf_1_fu_722_reg(4),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_722_reg[0]_i_3_n_1\,
      CO(3) => \sf_1_fu_722_reg[4]_i_1_n_1\,
      CO(2) => \sf_1_fu_722_reg[4]_i_1_n_2\,
      CO(1) => \sf_1_fu_722_reg[4]_i_1_n_3\,
      CO(0) => \sf_1_fu_722_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_722_reg[4]_i_1_n_5\,
      O(2) => \sf_1_fu_722_reg[4]_i_1_n_6\,
      O(1) => \sf_1_fu_722_reg[4]_i_1_n_7\,
      O(0) => \sf_1_fu_722_reg[4]_i_1_n_8\,
      S(3 downto 0) => sf_1_fu_722_reg(7 downto 4)
    );
\sf_1_fu_722_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[4]_i_1_n_7\,
      Q => sf_1_fu_722_reg(5),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[4]_i_1_n_6\,
      Q => sf_1_fu_722_reg(6),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[4]_i_1_n_5\,
      Q => sf_1_fu_722_reg(7),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[8]_i_1_n_8\,
      Q => sf_1_fu_722_reg(8),
      R => sf_1_fu_722
    );
\sf_1_fu_722_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_722_reg[4]_i_1_n_1\,
      CO(3) => \sf_1_fu_722_reg[8]_i_1_n_1\,
      CO(2) => \sf_1_fu_722_reg[8]_i_1_n_2\,
      CO(1) => \sf_1_fu_722_reg[8]_i_1_n_3\,
      CO(0) => \sf_1_fu_722_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_722_reg[8]_i_1_n_5\,
      O(2) => \sf_1_fu_722_reg[8]_i_1_n_6\,
      O(1) => \sf_1_fu_722_reg[8]_i_1_n_7\,
      O(0) => \sf_1_fu_722_reg[8]_i_1_n_8\,
      S(3 downto 1) => \sf_1_fu_722_reg__0\(11 downto 9),
      S(0) => sf_1_fu_722_reg(8)
    );
\sf_1_fu_722_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7220,
      D => \sf_1_fu_722_reg[8]_i_1_n_7\,
      Q => \sf_1_fu_722_reg__0\(9),
      R => sf_1_fu_722
    );
threshs_m_thresholds_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem
     port map (
      CO(0) => icmp_ln899_25_fu_6291_p2,
      DI(1) => threshs_m_thresholds_3_U_n_45,
      DI(0) => threshs_m_thresholds_11_U_n_1,
      Q(0) => threshs_m_thresholds_10_U_n_2,
      S(1) => threshs_m_thresholds_3_U_n_40,
      S(0) => threshs_m_thresholds_11_U_n_2,
      accu_0_1_V_fu_6025_p2(11 downto 0) => accu_0_1_V_fu_6025_p2(11 downto 0),
      ap_clk => ap_clk,
      \q0_reg[12]\ => \nf_assign_fu_1878_reg[0]_rep_n_1\,
      \q0_reg[12]_0\ => \nf_assign_fu_1878_reg[1]_rep_n_1\,
      \q0_reg[12]_1\ => \nf_assign_fu_1878_reg[2]_rep_n_1\,
      \q0_reg[12]_2\ => \nf_assign_fu_1878_reg[3]_rep_n_1\,
      \q0_reg[12]_3\ => \nf_assign_fu_1878_reg[4]_rep_n_1\,
      \q0_reg[12]_4\ => \nf_assign_fu_1878_reg[5]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_11_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec
     port map (
      CO(0) => icmp_ln899_24_fu_6281_p2,
      DI(0) => threshs_m_thresholds_11_U_n_1,
      Q(0) => threshs_m_thresholds_10_U_n_2,
      S(0) => threshs_m_thresholds_11_U_n_2,
      accu_0_1_V_fu_6025_p2(13 downto 0) => accu_0_1_V_fu_6025_p2(13 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_24_reg_9083_reg[0]\(0) => threshs_m_thresholds_3_U_n_47,
      \icmp_ln899_24_reg_9083_reg[0]_0\(0) => threshs_m_thresholds_3_U_n_46,
      \q0_reg[11]\ => \nf_assign_fu_1878_reg[0]_rep_n_1\,
      \q0_reg[11]_0\ => \nf_assign_fu_1878_reg[1]_rep_n_1\,
      \q0_reg[11]_1\ => \nf_assign_fu_1878_reg[2]_rep_n_1\,
      \q0_reg[11]_2\ => \nf_assign_fu_1878_reg[3]_rep_n_1\,
      \q0_reg[11]_3\ => \nf_assign_fu_1878_reg[4]_rep_n_1\,
      \q0_reg[11]_4\ => \nf_assign_fu_1878_reg[5]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_12_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_15_fu_6173_p2,
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_14_fu_6167_p2,
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_9_fu_6115_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_8_fu_6099_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_16_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_9_fu_6115_p2,
      D(1) => add_ln700_11_fu_6161_p2(1),
      D(0) => threshs_m_thresholds_16_U_n_2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      \add_ln700_11_reg_9043_reg[0]\(0) => icmp_ln899_8_fu_6099_p2,
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_17_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_6_fu_6077_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_18_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_5_fu_6071_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_19_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_4_fu_6065_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS
     port map (
      CO(0) => icmp_ln899_22_fu_6241_p2,
      DI(1) => threshs_m_thresholds_3_U_n_53,
      DI(0) => threshs_m_thresholds_U_n_4,
      S(1) => threshs_m_thresholds_3_U_n_52,
      S(0) => threshs_m_thresholds_U_n_3,
      accu_0_1_V_fu_6025_p2(11 downto 0) => accu_0_1_V_fu_6025_p2(11 downto 0),
      ap_clk => ap_clk,
      \q0_reg[11]\ => \nf_assign_fu_1878_reg[0]_rep_n_1\,
      \q0_reg[11]_0\ => \nf_assign_fu_1878_reg[1]_rep_n_1\,
      \q0_reg[11]_1\ => \nf_assign_fu_1878_reg[2]_rep_n_1\,
      \q0_reg[11]_2\ => \nf_assign_fu_1878_reg[3]_rep_n_1\,
      \q0_reg[11]_3\ => \nf_assign_fu_1878_reg[4]_rep_n_1\,
      \q0_reg[11]_4\ => \nf_assign_fu_1878_reg[5]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_20_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_3_fu_6059_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_21_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_2_fu_6053_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_22_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_13_fu_6149_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_23_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_12_fu_6143_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_24_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_11_fu_6137_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_25_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_10_fu_6131_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_26_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_1_fu_6047_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_27_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb
     port map (
      ADDRARDADDR(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      CO(0) => icmp_ln899_fu_6041_p2,
      accu_0_0_V_fu_6016_p2(15 downto 0) => accu_0_0_V_fu_6016_p2(15 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI
     port map (
      CO(0) => icmp_ln899_23_fu_6261_p2,
      D(1) => add_ln700_24_fu_6323_p2(1),
      D(0) => threshs_m_thresholds_2_U_n_2,
      DI(1) => threshs_m_thresholds_3_U_n_51,
      DI(0) => threshs_m_thresholds_U_n_1,
      Q(0) => threshs_m_thresholds_2_U_n_3,
      S(1) => threshs_m_thresholds_3_U_n_50,
      S(0) => threshs_m_thresholds_U_n_2,
      accu_0_1_V_fu_6025_p2(11 downto 0) => accu_0_1_V_fu_6025_p2(11 downto 0),
      \add_ln700_24_reg_9103_reg[0]\(0) => icmp_ln899_22_fu_6241_p2,
      ap_clk => ap_clk,
      \q0_reg[11]\ => \nf_assign_fu_1878_reg[0]_rep_n_1\,
      \q0_reg[11]_0\ => \nf_assign_fu_1878_reg[1]_rep_n_1\,
      \q0_reg[11]_1\ => \nf_assign_fu_1878_reg[2]_rep_n_1\,
      \q0_reg[11]_2\ => \nf_assign_fu_1878_reg[3]_rep_n_1\,
      \q0_reg[11]_3\ => \nf_assign_fu_1878_reg[4]_rep_n_1\,
      \q0_reg[11]_4\ => \nf_assign_fu_1878_reg[5]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy
     port map (
      CO(0) => icmp_ln899_20_fu_6211_p2,
      DI(1) => threshs_m_thresholds_3_U_n_41,
      DI(0) => threshs_m_thresholds_3_U_n_42,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(0) => threshs_m_thresholds_3_U_n_40,
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => threshs_m_thresholds_3_U_n_3,
      ap_enable_reg_pp0_iter3_reg => threshs_m_thresholds_3_U_n_5,
      ap_rst_n => ap_rst_n,
      i_0_reg_2265_reg(21 downto 0) => i_0_reg_2265_reg(21 downto 0),
      i_0_reg_2265_reg_13_sp_1 => threshs_m_thresholds_3_U_n_6,
      icmp_ln289_reg_8834 => icmp_ln289_reg_8834,
      icmp_ln289_reg_8834_pp0_iter2_reg => icmp_ln289_reg_8834_pp0_iter2_reg,
      \icmp_ln289_reg_8834_reg[0]\ => threshs_m_thresholds_3_U_n_4,
      nf_assign_fu_1878(31 downto 0) => nf_assign_fu_1878(31 downto 0),
      \nf_assign_fu_1878_reg[0]\ => threshs_m_thresholds_3_U_n_7,
      \nf_assign_fu_1878_reg[8]\ => threshs_m_thresholds_3_U_n_8,
      nf_fu_5968_p2(30 downto 0) => nf_fu_5968_p2(31 downto 1),
      \odata_reg[8]\ => \^odata_reg[8]\,
      \p_Result_1_1_1_reg_8829_reg[0]\ => ap_enable_reg_pp0_iter3_reg_n_1,
      \p_Result_1_1_1_reg_8829_reg[0]_0\(0) => \odata_reg[8]_0\(8),
      \p_Result_1_1_1_reg_8829_reg[0]_1\(0) => Q(2),
      \q0_reg[0]\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \q0_reg[0]_0\(0) => \p_Result_1_1_1_reg_8829_reg[0]_1\(8),
      \q0_reg[0]_1\(0) => \p_Result_1_1_1_reg_8829_reg[0]_0\(16),
      \q0_reg[14]\(1) => threshs_m_thresholds_3_U_n_43,
      \q0_reg[14]\(0) => threshs_m_thresholds_3_U_n_44,
      \q0_reg[14]_0\(0) => threshs_m_thresholds_3_U_n_45,
      \q0_reg[14]_1\(0) => threshs_m_thresholds_3_U_n_46,
      \q0_reg[14]_10\ => \nf_assign_fu_1878_reg[0]_rep_n_1\,
      \q0_reg[14]_11\ => \nf_assign_fu_1878_reg[1]_rep_n_1\,
      \q0_reg[14]_12\ => \nf_assign_fu_1878_reg[2]_rep_n_1\,
      \q0_reg[14]_13\ => \nf_assign_fu_1878_reg[4]_rep_n_1\,
      \q0_reg[14]_14\ => \nf_assign_fu_1878_reg[5]_rep_n_1\,
      \q0_reg[14]_2\(0) => threshs_m_thresholds_3_U_n_47,
      \q0_reg[14]_3\(0) => threshs_m_thresholds_3_U_n_48,
      \q0_reg[14]_4\(0) => threshs_m_thresholds_3_U_n_49,
      \q0_reg[14]_5\(0) => threshs_m_thresholds_3_U_n_50,
      \q0_reg[14]_6\(0) => threshs_m_thresholds_3_U_n_51,
      \q0_reg[14]_7\(0) => threshs_m_thresholds_3_U_n_52,
      \q0_reg[14]_8\(0) => threshs_m_thresholds_3_U_n_53,
      \q0_reg[14]_9\ => \nf_assign_fu_1878_reg[3]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo
     port map (
      CO(0) => icmp_ln899_19_fu_6201_p2,
      DI(1) => threshs_m_thresholds_3_U_n_41,
      DI(0) => threshs_m_thresholds_3_U_n_42,
      accu_0_1_V_fu_6025_p2(11 downto 0) => accu_0_1_V_fu_6025_p2(11 downto 0),
      ap_clk => ap_clk,
      \icmp_ln899_19_reg_9073_reg[0]\(1) => threshs_m_thresholds_3_U_n_43,
      \icmp_ln899_19_reg_9073_reg[0]\(0) => threshs_m_thresholds_3_U_n_44,
      \q0_reg[11]\ => \nf_assign_fu_1878_reg[0]_rep_n_1\,
      \q0_reg[11]_0\ => \nf_assign_fu_1878_reg[1]_rep_n_1\,
      \q0_reg[11]_1\ => \nf_assign_fu_1878_reg[2]_rep_n_1\,
      \q0_reg[11]_2\ => \nf_assign_fu_1878_reg[3]_rep_n_1\,
      \q0_reg[11]_3\ => \nf_assign_fu_1878_reg[4]_rep_n_1\,
      \q0_reg[11]_4\ => \nf_assign_fu_1878_reg[5]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde
     port map (
      CO(0) => icmp_ln899_18_fu_6191_p2,
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1878(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4
     port map (
      CO(0) => icmp_ln899_17_fu_6185_p2,
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1878(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU
     port map (
      CO(0) => icmp_ln899_16_fu_6179_p2,
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1878(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG
     port map (
      CO(0) => icmp_ln899_27_fu_6311_p2,
      DI(1) => threshs_m_thresholds_8_U_n_1,
      DI(0) => threshs_m_thresholds_8_U_n_2,
      Q(0) => threshs_m_thresholds_9_U_n_2,
      S(1) => threshs_m_thresholds_8_U_n_3,
      S(0) => threshs_m_thresholds_8_U_n_4,
      accu_0_1_V_fu_6025_p2(15 downto 0) => accu_0_1_V_fu_6025_p2(15 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1878(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew
     port map (
      CO(0) => icmp_ln899_26_fu_6301_p2,
      DI(1) => threshs_m_thresholds_8_U_n_1,
      DI(0) => threshs_m_thresholds_8_U_n_2,
      Q(0) => threshs_m_thresholds_9_U_n_2,
      S(1) => threshs_m_thresholds_8_U_n_3,
      S(0) => threshs_m_thresholds_8_U_n_4,
      accu_0_1_V_fu_6025_p2(11 downto 0) => accu_0_1_V_fu_6025_p2(11 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1878(5 downto 0) => nf_assign_fu_1878(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2
     port map (
      CO(0) => icmp_ln899_23_fu_6261_p2,
      DI(0) => threshs_m_thresholds_U_n_1,
      Q(0) => threshs_m_thresholds_2_U_n_3,
      S(0) => threshs_m_thresholds_U_n_2,
      accu_0_1_V_fu_6025_p2(13 downto 0) => accu_0_1_V_fu_6025_p2(13 downto 0),
      \add_ln700_24_reg_9103_reg[0]\(0) => threshs_m_thresholds_3_U_n_49,
      \add_ln700_24_reg_9103_reg[0]_0\(0) => threshs_m_thresholds_3_U_n_48,
      ap_clk => ap_clk,
      \q0_reg[13]\(0) => threshs_m_thresholds_U_n_3,
      \q0_reg[13]_0\(0) => threshs_m_thresholds_U_n_4,
      \q0_reg[13]_1\ => \nf_assign_fu_1878_reg[0]_rep_n_1\,
      \q0_reg[13]_2\ => \nf_assign_fu_1878_reg[1]_rep_n_1\,
      \q0_reg[13]_3\ => \nf_assign_fu_1878_reg[2]_rep_n_1\,
      \q0_reg[13]_4\ => \nf_assign_fu_1878_reg[3]_rep_n_1\,
      \q0_reg[13]_5\ => \nf_assign_fu_1878_reg[4]_rep_n_1\,
      \q0_reg[13]_6\ => \nf_assign_fu_1878_reg[5]_rep_n_1\,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
\tmp_V_100_fu_1122[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_97_fu_1110[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \^odata_reg[16]\,
      O => \tmp_V_100_fu_1122[7]_i_1_n_1\
    );
\tmp_V_100_fu_1122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_100_fu_1122[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_100_fu_1122(0),
      R => '0'
    );
\tmp_V_100_fu_1122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_100_fu_1122[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_100_fu_1122(1),
      R => '0'
    );
\tmp_V_100_fu_1122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_100_fu_1122[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_100_fu_1122(2),
      R => '0'
    );
\tmp_V_100_fu_1122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_100_fu_1122[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_100_fu_1122(3),
      R => '0'
    );
\tmp_V_100_fu_1122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_100_fu_1122[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_100_fu_1122(4),
      R => '0'
    );
\tmp_V_100_fu_1122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_100_fu_1122[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_100_fu_1122(5),
      R => '0'
    );
\tmp_V_100_fu_1122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_100_fu_1122[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_100_fu_1122(6),
      R => '0'
    );
\tmp_V_100_fu_1122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_100_fu_1122[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_100_fu_1122(7),
      R => '0'
    );
\tmp_V_101_fu_1126[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276254308_out
    );
\tmp_V_101_fu_1126[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(4),
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(8),
      O => \tmp_V_101_fu_1126[7]_i_2_n_1\
    );
\tmp_V_101_fu_1126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276254308_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_101_fu_1126(0),
      R => '0'
    );
\tmp_V_101_fu_1126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276254308_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_101_fu_1126(1),
      R => '0'
    );
\tmp_V_101_fu_1126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276254308_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_101_fu_1126(2),
      R => '0'
    );
\tmp_V_101_fu_1126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276254308_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_101_fu_1126(3),
      R => '0'
    );
\tmp_V_101_fu_1126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276254308_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_101_fu_1126(4),
      R => '0'
    );
\tmp_V_101_fu_1126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276254308_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_101_fu_1126(5),
      R => '0'
    );
\tmp_V_101_fu_1126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276254308_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_101_fu_1126(6),
      R => '0'
    );
\tmp_V_101_fu_1126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276254308_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_101_fu_1126(7),
      R => '0'
    );
\tmp_V_102_fu_1130[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276255310_out
    );
\tmp_V_102_fu_1130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276255310_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_102_fu_1130(0),
      R => '0'
    );
\tmp_V_102_fu_1130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276255310_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_102_fu_1130(1),
      R => '0'
    );
\tmp_V_102_fu_1130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276255310_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_102_fu_1130(2),
      R => '0'
    );
\tmp_V_102_fu_1130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276255310_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_102_fu_1130(3),
      R => '0'
    );
\tmp_V_102_fu_1130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276255310_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_102_fu_1130(4),
      R => '0'
    );
\tmp_V_102_fu_1130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276255310_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_102_fu_1130(5),
      R => '0'
    );
\tmp_V_102_fu_1130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276255310_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_102_fu_1130(6),
      R => '0'
    );
\tmp_V_102_fu_1130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276255310_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_102_fu_1130(7),
      R => '0'
    );
\tmp_V_103_fu_1134[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276256312_out
    );
\tmp_V_103_fu_1134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276256312_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_103_fu_1134(0),
      R => '0'
    );
\tmp_V_103_fu_1134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276256312_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_103_fu_1134(1),
      R => '0'
    );
\tmp_V_103_fu_1134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276256312_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_103_fu_1134(2),
      R => '0'
    );
\tmp_V_103_fu_1134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276256312_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_103_fu_1134(3),
      R => '0'
    );
\tmp_V_103_fu_1134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276256312_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_103_fu_1134(4),
      R => '0'
    );
\tmp_V_103_fu_1134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276256312_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_103_fu_1134(5),
      R => '0'
    );
\tmp_V_103_fu_1134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276256312_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_103_fu_1134(6),
      R => '0'
    );
\tmp_V_103_fu_1134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276256312_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_103_fu_1134(7),
      R => '0'
    );
\tmp_V_104_fu_1138[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276257314_out
    );
\tmp_V_104_fu_1138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276257314_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_104_fu_1138(0),
      R => '0'
    );
\tmp_V_104_fu_1138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276257314_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_104_fu_1138(1),
      R => '0'
    );
\tmp_V_104_fu_1138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276257314_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_104_fu_1138(2),
      R => '0'
    );
\tmp_V_104_fu_1138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276257314_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_104_fu_1138(3),
      R => '0'
    );
\tmp_V_104_fu_1138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276257314_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_104_fu_1138(4),
      R => '0'
    );
\tmp_V_104_fu_1138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276257314_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_104_fu_1138(5),
      R => '0'
    );
\tmp_V_104_fu_1138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276257314_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_104_fu_1138(6),
      R => '0'
    );
\tmp_V_104_fu_1138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276257314_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_104_fu_1138(7),
      R => '0'
    );
\tmp_V_105_fu_1142[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276258316_out
    );
\tmp_V_105_fu_1142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276258316_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_105_fu_1142(0),
      R => '0'
    );
\tmp_V_105_fu_1142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276258316_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_105_fu_1142(1),
      R => '0'
    );
\tmp_V_105_fu_1142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276258316_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_105_fu_1142(2),
      R => '0'
    );
\tmp_V_105_fu_1142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276258316_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_105_fu_1142(3),
      R => '0'
    );
\tmp_V_105_fu_1142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276258316_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_105_fu_1142(4),
      R => '0'
    );
\tmp_V_105_fu_1142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276258316_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_105_fu_1142(5),
      R => '0'
    );
\tmp_V_105_fu_1142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276258316_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_105_fu_1142(6),
      R => '0'
    );
\tmp_V_105_fu_1142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276258316_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_105_fu_1142(7),
      R => '0'
    );
\tmp_V_106_fu_1146[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \^odata_reg[16]\,
      I3 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276259318_out
    );
\tmp_V_106_fu_1146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276259318_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_106_fu_1146(0),
      R => '0'
    );
\tmp_V_106_fu_1146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276259318_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_106_fu_1146(1),
      R => '0'
    );
\tmp_V_106_fu_1146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276259318_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_106_fu_1146(2),
      R => '0'
    );
\tmp_V_106_fu_1146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276259318_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_106_fu_1146(3),
      R => '0'
    );
\tmp_V_106_fu_1146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276259318_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_106_fu_1146(4),
      R => '0'
    );
\tmp_V_106_fu_1146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276259318_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_106_fu_1146(5),
      R => '0'
    );
\tmp_V_106_fu_1146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276259318_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_106_fu_1146(6),
      R => '0'
    );
\tmp_V_106_fu_1146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276259318_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_106_fu_1146(7),
      R => '0'
    );
\tmp_V_107_fu_1150[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276260320_out
    );
\tmp_V_107_fu_1150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276260320_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_107_fu_1150(0),
      R => '0'
    );
\tmp_V_107_fu_1150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276260320_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_107_fu_1150(1),
      R => '0'
    );
\tmp_V_107_fu_1150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276260320_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_107_fu_1150(2),
      R => '0'
    );
\tmp_V_107_fu_1150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276260320_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_107_fu_1150(3),
      R => '0'
    );
\tmp_V_107_fu_1150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276260320_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_107_fu_1150(4),
      R => '0'
    );
\tmp_V_107_fu_1150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276260320_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_107_fu_1150(5),
      R => '0'
    );
\tmp_V_107_fu_1150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276260320_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_107_fu_1150(6),
      R => '0'
    );
\tmp_V_107_fu_1150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276260320_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_107_fu_1150(7),
      R => '0'
    );
\tmp_V_108_fu_1154[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \^odata_reg[16]\,
      I3 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276261322_out
    );
\tmp_V_108_fu_1154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276261322_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_108_fu_1154(0),
      R => '0'
    );
\tmp_V_108_fu_1154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276261322_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_108_fu_1154(1),
      R => '0'
    );
\tmp_V_108_fu_1154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276261322_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_108_fu_1154(2),
      R => '0'
    );
\tmp_V_108_fu_1154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276261322_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_108_fu_1154(3),
      R => '0'
    );
\tmp_V_108_fu_1154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276261322_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_108_fu_1154(4),
      R => '0'
    );
\tmp_V_108_fu_1154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276261322_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_108_fu_1154(5),
      R => '0'
    );
\tmp_V_108_fu_1154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276261322_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_108_fu_1154(6),
      R => '0'
    );
\tmp_V_108_fu_1154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276261322_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_108_fu_1154(7),
      R => '0'
    );
\tmp_V_109_fu_1158[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_109_fu_1158[7]_i_2_n_1\,
      O => \tmp_V_109_fu_1158[7]_i_1_n_1\
    );
\tmp_V_109_fu_1158[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_109_fu_1158[7]_i_2_n_1\
    );
\tmp_V_109_fu_1158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1158[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_109_fu_1158(0),
      R => '0'
    );
\tmp_V_109_fu_1158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1158[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_109_fu_1158(1),
      R => '0'
    );
\tmp_V_109_fu_1158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1158[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_109_fu_1158(2),
      R => '0'
    );
\tmp_V_109_fu_1158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1158[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_109_fu_1158(3),
      R => '0'
    );
\tmp_V_109_fu_1158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1158[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_109_fu_1158(4),
      R => '0'
    );
\tmp_V_109_fu_1158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1158[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_109_fu_1158(5),
      R => '0'
    );
\tmp_V_109_fu_1158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1158[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_109_fu_1158(6),
      R => '0'
    );
\tmp_V_109_fu_1158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1158[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_109_fu_1158(7),
      R => '0'
    );
\tmp_V_10_fu_762[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_5_fu_742[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276163162_out
    );
\tmp_V_10_fu_762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276163162_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_10_fu_762(0),
      R => '0'
    );
\tmp_V_10_fu_762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276163162_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_10_fu_762(1),
      R => '0'
    );
\tmp_V_10_fu_762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276163162_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_10_fu_762(2),
      R => '0'
    );
\tmp_V_10_fu_762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276163162_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_10_fu_762(3),
      R => '0'
    );
\tmp_V_10_fu_762_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276163162_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_10_fu_762(4),
      R => '0'
    );
\tmp_V_10_fu_762_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276163162_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_10_fu_762(5),
      R => '0'
    );
\tmp_V_10_fu_762_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276163162_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_10_fu_762(6),
      R => '0'
    );
\tmp_V_10_fu_762_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276163162_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_10_fu_762(7),
      R => '0'
    );
\tmp_V_110_fu_1162[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_109_fu_1158[7]_i_2_n_1\,
      O => \tmp_V_110_fu_1162[7]_i_1_n_1\
    );
\tmp_V_110_fu_1162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1162[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_110_fu_1162(0),
      R => '0'
    );
\tmp_V_110_fu_1162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1162[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_110_fu_1162(1),
      R => '0'
    );
\tmp_V_110_fu_1162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1162[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_110_fu_1162(2),
      R => '0'
    );
\tmp_V_110_fu_1162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1162[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_110_fu_1162(3),
      R => '0'
    );
\tmp_V_110_fu_1162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1162[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_110_fu_1162(4),
      R => '0'
    );
\tmp_V_110_fu_1162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1162[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_110_fu_1162(5),
      R => '0'
    );
\tmp_V_110_fu_1162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1162[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_110_fu_1162(6),
      R => '0'
    );
\tmp_V_110_fu_1162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1162[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_110_fu_1162(7),
      R => '0'
    );
\tmp_V_111_fu_1166[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \tmp_V_109_fu_1158[7]_i_2_n_1\,
      O => \tmp_V_111_fu_1166[7]_i_1_n_1\
    );
\tmp_V_111_fu_1166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1166[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_111_fu_1166(0),
      R => '0'
    );
\tmp_V_111_fu_1166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1166[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_111_fu_1166(1),
      R => '0'
    );
\tmp_V_111_fu_1166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1166[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_111_fu_1166(2),
      R => '0'
    );
\tmp_V_111_fu_1166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1166[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_111_fu_1166(3),
      R => '0'
    );
\tmp_V_111_fu_1166_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1166[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_111_fu_1166(4),
      R => '0'
    );
\tmp_V_111_fu_1166_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1166[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_111_fu_1166(5),
      R => '0'
    );
\tmp_V_111_fu_1166_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1166[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_111_fu_1166(6),
      R => '0'
    );
\tmp_V_111_fu_1166_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1166[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_111_fu_1166(7),
      R => '0'
    );
\tmp_V_112_fu_1170[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \tmp_V_109_fu_1158[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276265330_out
    );
\tmp_V_112_fu_1170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276265330_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_112_fu_1170(0),
      R => '0'
    );
\tmp_V_112_fu_1170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276265330_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_112_fu_1170(1),
      R => '0'
    );
\tmp_V_112_fu_1170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276265330_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_112_fu_1170(2),
      R => '0'
    );
\tmp_V_112_fu_1170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276265330_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_112_fu_1170(3),
      R => '0'
    );
\tmp_V_112_fu_1170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276265330_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_112_fu_1170(4),
      R => '0'
    );
\tmp_V_112_fu_1170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276265330_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_112_fu_1170(5),
      R => '0'
    );
\tmp_V_112_fu_1170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276265330_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_112_fu_1170(6),
      R => '0'
    );
\tmp_V_112_fu_1170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276265330_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_112_fu_1170(7),
      R => '0'
    );
\tmp_V_113_fu_1174[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_113_fu_1174[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276266332_out
    );
\tmp_V_113_fu_1174[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(4),
      O => \tmp_V_113_fu_1174[7]_i_2_n_1\
    );
\tmp_V_113_fu_1174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276266332_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_113_fu_1174(0),
      R => '0'
    );
\tmp_V_113_fu_1174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276266332_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_113_fu_1174(1),
      R => '0'
    );
\tmp_V_113_fu_1174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276266332_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_113_fu_1174(2),
      R => '0'
    );
\tmp_V_113_fu_1174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276266332_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_113_fu_1174(3),
      R => '0'
    );
\tmp_V_113_fu_1174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276266332_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_113_fu_1174(4),
      R => '0'
    );
\tmp_V_113_fu_1174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276266332_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_113_fu_1174(5),
      R => '0'
    );
\tmp_V_113_fu_1174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276266332_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_113_fu_1174(6),
      R => '0'
    );
\tmp_V_113_fu_1174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276266332_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_113_fu_1174(7),
      R => '0'
    );
\tmp_V_114_fu_1178[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \^odata_reg[16]\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_113_fu_1174[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276267334_out
    );
\tmp_V_114_fu_1178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276267334_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_114_fu_1178(0),
      R => '0'
    );
\tmp_V_114_fu_1178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276267334_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_114_fu_1178(1),
      R => '0'
    );
\tmp_V_114_fu_1178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276267334_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_114_fu_1178(2),
      R => '0'
    );
\tmp_V_114_fu_1178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276267334_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_114_fu_1178(3),
      R => '0'
    );
\tmp_V_114_fu_1178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276267334_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_114_fu_1178(4),
      R => '0'
    );
\tmp_V_114_fu_1178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276267334_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_114_fu_1178(5),
      R => '0'
    );
\tmp_V_114_fu_1178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276267334_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_114_fu_1178(6),
      R => '0'
    );
\tmp_V_114_fu_1178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276267334_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_114_fu_1178(7),
      R => '0'
    );
\tmp_V_115_fu_1182[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => \tmp_V_113_fu_1174[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276268336_out
    );
\tmp_V_115_fu_1182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276268336_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_115_fu_1182(0),
      R => '0'
    );
\tmp_V_115_fu_1182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276268336_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_115_fu_1182(1),
      R => '0'
    );
\tmp_V_115_fu_1182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276268336_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_115_fu_1182(2),
      R => '0'
    );
\tmp_V_115_fu_1182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276268336_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_115_fu_1182(3),
      R => '0'
    );
\tmp_V_115_fu_1182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276268336_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_115_fu_1182(4),
      R => '0'
    );
\tmp_V_115_fu_1182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276268336_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_115_fu_1182(5),
      R => '0'
    );
\tmp_V_115_fu_1182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276268336_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_115_fu_1182(6),
      R => '0'
    );
\tmp_V_115_fu_1182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276268336_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_115_fu_1182(7),
      R => '0'
    );
\tmp_V_116_fu_1186[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \^odata_reg[16]\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_113_fu_1174[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276269338_out
    );
\tmp_V_116_fu_1186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276269338_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_116_fu_1186(0),
      R => '0'
    );
\tmp_V_116_fu_1186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276269338_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_116_fu_1186(1),
      R => '0'
    );
\tmp_V_116_fu_1186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276269338_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_116_fu_1186(2),
      R => '0'
    );
\tmp_V_116_fu_1186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276269338_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_116_fu_1186(3),
      R => '0'
    );
\tmp_V_116_fu_1186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276269338_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_116_fu_1186(4),
      R => '0'
    );
\tmp_V_116_fu_1186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276269338_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_116_fu_1186(5),
      R => '0'
    );
\tmp_V_116_fu_1186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276269338_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_116_fu_1186(6),
      R => '0'
    );
\tmp_V_116_fu_1186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276269338_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_116_fu_1186(7),
      R => '0'
    );
\tmp_V_117_fu_1190[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_117_fu_1190[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276270340_out
    );
\tmp_V_117_fu_1190[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(4),
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(5),
      I5 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      O => \tmp_V_117_fu_1190[7]_i_2_n_1\
    );
\tmp_V_117_fu_1190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276270340_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_117_fu_1190(0),
      R => '0'
    );
\tmp_V_117_fu_1190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276270340_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_117_fu_1190(1),
      R => '0'
    );
\tmp_V_117_fu_1190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276270340_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_117_fu_1190(2),
      R => '0'
    );
\tmp_V_117_fu_1190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276270340_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_117_fu_1190(3),
      R => '0'
    );
\tmp_V_117_fu_1190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276270340_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_117_fu_1190(4),
      R => '0'
    );
\tmp_V_117_fu_1190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276270340_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_117_fu_1190(5),
      R => '0'
    );
\tmp_V_117_fu_1190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276270340_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_117_fu_1190(6),
      R => '0'
    );
\tmp_V_117_fu_1190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276270340_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_117_fu_1190(7),
      R => '0'
    );
\tmp_V_118_fu_1194[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_117_fu_1190[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276271342_out
    );
\tmp_V_118_fu_1194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276271342_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_118_fu_1194(0),
      R => '0'
    );
\tmp_V_118_fu_1194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276271342_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_118_fu_1194(1),
      R => '0'
    );
\tmp_V_118_fu_1194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276271342_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_118_fu_1194(2),
      R => '0'
    );
\tmp_V_118_fu_1194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276271342_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_118_fu_1194(3),
      R => '0'
    );
\tmp_V_118_fu_1194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276271342_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_118_fu_1194(4),
      R => '0'
    );
\tmp_V_118_fu_1194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276271342_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_118_fu_1194(5),
      R => '0'
    );
\tmp_V_118_fu_1194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276271342_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_118_fu_1194(6),
      R => '0'
    );
\tmp_V_118_fu_1194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276271342_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_118_fu_1194(7),
      R => '0'
    );
\tmp_V_119_fu_1198[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => \tmp_V_117_fu_1190[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276272344_out
    );
\tmp_V_119_fu_1198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276272344_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_119_fu_1198(0),
      R => '0'
    );
\tmp_V_119_fu_1198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276272344_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_119_fu_1198(1),
      R => '0'
    );
\tmp_V_119_fu_1198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276272344_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_119_fu_1198(2),
      R => '0'
    );
\tmp_V_119_fu_1198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276272344_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_119_fu_1198(3),
      R => '0'
    );
\tmp_V_119_fu_1198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276272344_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_119_fu_1198(4),
      R => '0'
    );
\tmp_V_119_fu_1198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276272344_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_119_fu_1198(5),
      R => '0'
    );
\tmp_V_119_fu_1198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276272344_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_119_fu_1198(6),
      R => '0'
    );
\tmp_V_119_fu_1198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276272344_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_119_fu_1198(7),
      R => '0'
    );
\tmp_V_11_fu_766[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => \tmp_V_5_fu_742[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276164163_out
    );
\tmp_V_11_fu_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276164163_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_11_fu_766(0),
      R => '0'
    );
\tmp_V_11_fu_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276164163_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_11_fu_766(1),
      R => '0'
    );
\tmp_V_11_fu_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276164163_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_11_fu_766(2),
      R => '0'
    );
\tmp_V_11_fu_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276164163_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_11_fu_766(3),
      R => '0'
    );
\tmp_V_11_fu_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276164163_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_11_fu_766(4),
      R => '0'
    );
\tmp_V_11_fu_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276164163_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_11_fu_766(5),
      R => '0'
    );
\tmp_V_11_fu_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276164163_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_11_fu_766(6),
      R => '0'
    );
\tmp_V_11_fu_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276164163_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_11_fu_766(7),
      R => '0'
    );
\tmp_V_120_fu_1202[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \tmp_V_117_fu_1190[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276273346_out
    );
\tmp_V_120_fu_1202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276273346_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_120_fu_1202(0),
      R => '0'
    );
\tmp_V_120_fu_1202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276273346_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_120_fu_1202(1),
      R => '0'
    );
\tmp_V_120_fu_1202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276273346_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_120_fu_1202(2),
      R => '0'
    );
\tmp_V_120_fu_1202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276273346_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_120_fu_1202(3),
      R => '0'
    );
\tmp_V_120_fu_1202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276273346_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_120_fu_1202(4),
      R => '0'
    );
\tmp_V_120_fu_1202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276273346_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_120_fu_1202(5),
      R => '0'
    );
\tmp_V_120_fu_1202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276273346_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_120_fu_1202(6),
      R => '0'
    );
\tmp_V_120_fu_1202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276273346_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_120_fu_1202(7),
      R => '0'
    );
\tmp_V_121_fu_1206[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_113_fu_1174[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276274348_out
    );
\tmp_V_121_fu_1206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276274348_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_121_fu_1206(0),
      R => '0'
    );
\tmp_V_121_fu_1206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276274348_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_121_fu_1206(1),
      R => '0'
    );
\tmp_V_121_fu_1206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276274348_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_121_fu_1206(2),
      R => '0'
    );
\tmp_V_121_fu_1206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276274348_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_121_fu_1206(3),
      R => '0'
    );
\tmp_V_121_fu_1206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276274348_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_121_fu_1206(4),
      R => '0'
    );
\tmp_V_121_fu_1206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276274348_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_121_fu_1206(5),
      R => '0'
    );
\tmp_V_121_fu_1206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276274348_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_121_fu_1206(6),
      R => '0'
    );
\tmp_V_121_fu_1206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276274348_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_121_fu_1206(7),
      R => '0'
    );
\tmp_V_122_fu_1210[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \^odata_reg[16]\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \tmp_V_113_fu_1174[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276275350_out
    );
\tmp_V_122_fu_1210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276275350_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_122_fu_1210(0),
      R => '0'
    );
\tmp_V_122_fu_1210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276275350_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_122_fu_1210(1),
      R => '0'
    );
\tmp_V_122_fu_1210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276275350_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_122_fu_1210(2),
      R => '0'
    );
\tmp_V_122_fu_1210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276275350_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_122_fu_1210(3),
      R => '0'
    );
\tmp_V_122_fu_1210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276275350_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_122_fu_1210(4),
      R => '0'
    );
\tmp_V_122_fu_1210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276275350_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_122_fu_1210(5),
      R => '0'
    );
\tmp_V_122_fu_1210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276275350_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_122_fu_1210(6),
      R => '0'
    );
\tmp_V_122_fu_1210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276275350_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_122_fu_1210(7),
      R => '0'
    );
\tmp_V_123_fu_1214[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_113_fu_1174[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276276352_out
    );
\tmp_V_123_fu_1214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276276352_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_123_fu_1214(0),
      R => '0'
    );
\tmp_V_123_fu_1214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276276352_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_123_fu_1214(1),
      R => '0'
    );
\tmp_V_123_fu_1214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276276352_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_123_fu_1214(2),
      R => '0'
    );
\tmp_V_123_fu_1214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276276352_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_123_fu_1214(3),
      R => '0'
    );
\tmp_V_123_fu_1214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276276352_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_123_fu_1214(4),
      R => '0'
    );
\tmp_V_123_fu_1214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276276352_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_123_fu_1214(5),
      R => '0'
    );
\tmp_V_123_fu_1214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276276352_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_123_fu_1214(6),
      R => '0'
    );
\tmp_V_123_fu_1214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276276352_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_123_fu_1214(7),
      R => '0'
    );
\tmp_V_124_fu_1218[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \^odata_reg[16]\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \tmp_V_113_fu_1174[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276277354_out
    );
\tmp_V_124_fu_1218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276277354_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_124_fu_1218(0),
      R => '0'
    );
\tmp_V_124_fu_1218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276277354_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_124_fu_1218(1),
      R => '0'
    );
\tmp_V_124_fu_1218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276277354_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_124_fu_1218(2),
      R => '0'
    );
\tmp_V_124_fu_1218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276277354_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_124_fu_1218(3),
      R => '0'
    );
\tmp_V_124_fu_1218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276277354_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_124_fu_1218(4),
      R => '0'
    );
\tmp_V_124_fu_1218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276277354_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_124_fu_1218(5),
      R => '0'
    );
\tmp_V_124_fu_1218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276277354_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_124_fu_1218(6),
      R => '0'
    );
\tmp_V_124_fu_1218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276277354_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_124_fu_1218(7),
      R => '0'
    );
\tmp_V_125_fu_1222[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_125_fu_1222[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276278356_out
    );
\tmp_V_125_fu_1222[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(4),
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(5),
      I5 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      O => \tmp_V_125_fu_1222[7]_i_2_n_1\
    );
\tmp_V_125_fu_1222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276278356_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_125_fu_1222(0),
      R => '0'
    );
\tmp_V_125_fu_1222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276278356_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_125_fu_1222(1),
      R => '0'
    );
\tmp_V_125_fu_1222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276278356_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_125_fu_1222(2),
      R => '0'
    );
\tmp_V_125_fu_1222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276278356_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_125_fu_1222(3),
      R => '0'
    );
\tmp_V_125_fu_1222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276278356_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_125_fu_1222(4),
      R => '0'
    );
\tmp_V_125_fu_1222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276278356_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_125_fu_1222(5),
      R => '0'
    );
\tmp_V_125_fu_1222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276278356_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_125_fu_1222(6),
      R => '0'
    );
\tmp_V_125_fu_1222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276278356_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_125_fu_1222(7),
      R => '0'
    );
\tmp_V_126_fu_1226[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_125_fu_1222[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276279358_out
    );
\tmp_V_126_fu_1226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276279358_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_126_fu_1226(0),
      R => '0'
    );
\tmp_V_126_fu_1226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276279358_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_126_fu_1226(1),
      R => '0'
    );
\tmp_V_126_fu_1226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276279358_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_126_fu_1226(2),
      R => '0'
    );
\tmp_V_126_fu_1226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276279358_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_126_fu_1226(3),
      R => '0'
    );
\tmp_V_126_fu_1226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276279358_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_126_fu_1226(4),
      R => '0'
    );
\tmp_V_126_fu_1226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276279358_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_126_fu_1226(5),
      R => '0'
    );
\tmp_V_126_fu_1226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276279358_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_126_fu_1226(6),
      R => '0'
    );
\tmp_V_126_fu_1226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276279358_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_126_fu_1226(7),
      R => '0'
    );
\tmp_V_127_fu_1230[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => \tmp_V_125_fu_1222[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276280360_out
    );
\tmp_V_127_fu_1230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276280360_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_127_fu_1230(0),
      R => '0'
    );
\tmp_V_127_fu_1230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276280360_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_127_fu_1230(1),
      R => '0'
    );
\tmp_V_127_fu_1230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276280360_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_127_fu_1230(2),
      R => '0'
    );
\tmp_V_127_fu_1230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276280360_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_127_fu_1230(3),
      R => '0'
    );
\tmp_V_127_fu_1230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276280360_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_127_fu_1230(4),
      R => '0'
    );
\tmp_V_127_fu_1230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276280360_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_127_fu_1230(5),
      R => '0'
    );
\tmp_V_127_fu_1230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276280360_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_127_fu_1230(6),
      R => '0'
    );
\tmp_V_127_fu_1230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276280360_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_127_fu_1230(7),
      R => '0'
    );
\tmp_V_128_fu_1234[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \tmp_V_125_fu_1222[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276281362_out
    );
\tmp_V_128_fu_1234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276281362_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_128_fu_1234(0),
      R => '0'
    );
\tmp_V_128_fu_1234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276281362_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_128_fu_1234(1),
      R => '0'
    );
\tmp_V_128_fu_1234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276281362_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_128_fu_1234(2),
      R => '0'
    );
\tmp_V_128_fu_1234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276281362_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_128_fu_1234(3),
      R => '0'
    );
\tmp_V_128_fu_1234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276281362_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_128_fu_1234(4),
      R => '0'
    );
\tmp_V_128_fu_1234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276281362_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_128_fu_1234(5),
      R => '0'
    );
\tmp_V_128_fu_1234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276281362_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_128_fu_1234(6),
      R => '0'
    );
\tmp_V_128_fu_1234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276281362_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_128_fu_1234(7),
      R => '0'
    );
\tmp_V_129_fu_1238[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_129_fu_1238[7]_i_3_n_1\,
      O => \tmp_V_129_fu_1238[7]_i_1_n_1\
    );
\tmp_V_129_fu_1238[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => threshs_m_thresholds_3_U_n_5,
      I1 => \p_Result_1_1_1_reg_8829_reg[0]_0\(16),
      I2 => \p_Result_1_1_1_reg_8829_reg[0]_1\(8),
      I3 => threshs_m_thresholds_3_U_n_4,
      I4 => threshs_m_thresholds_3_U_n_3,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \^odata_reg[16]_0\
    );
\tmp_V_129_fu_1238[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(4),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_129_fu_1238[7]_i_3_n_1\
    );
\tmp_V_129_fu_1238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_129_fu_1238[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_129_fu_1238(0),
      R => '0'
    );
\tmp_V_129_fu_1238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_129_fu_1238[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_129_fu_1238(1),
      R => '0'
    );
\tmp_V_129_fu_1238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_129_fu_1238[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_129_fu_1238(2),
      R => '0'
    );
\tmp_V_129_fu_1238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_129_fu_1238[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_129_fu_1238(3),
      R => '0'
    );
\tmp_V_129_fu_1238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_129_fu_1238[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_129_fu_1238(4),
      R => '0'
    );
\tmp_V_129_fu_1238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_129_fu_1238[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_129_fu_1238(5),
      R => '0'
    );
\tmp_V_129_fu_1238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_129_fu_1238[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_129_fu_1238(6),
      R => '0'
    );
\tmp_V_129_fu_1238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_129_fu_1238[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_129_fu_1238(7),
      R => '0'
    );
\tmp_V_12_fu_770[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_5_fu_742[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276165164_out
    );
\tmp_V_12_fu_770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276165164_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_12_fu_770(0),
      R => '0'
    );
\tmp_V_12_fu_770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276165164_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_12_fu_770(1),
      R => '0'
    );
\tmp_V_12_fu_770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276165164_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_12_fu_770(2),
      R => '0'
    );
\tmp_V_12_fu_770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276165164_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_12_fu_770(3),
      R => '0'
    );
\tmp_V_12_fu_770_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276165164_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_12_fu_770(4),
      R => '0'
    );
\tmp_V_12_fu_770_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276165164_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_12_fu_770(5),
      R => '0'
    );
\tmp_V_12_fu_770_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276165164_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_12_fu_770(6),
      R => '0'
    );
\tmp_V_12_fu_770_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276165164_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_12_fu_770(7),
      R => '0'
    );
\tmp_V_130_fu_1242[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_129_fu_1238[7]_i_3_n_1\,
      O => \tmp_V_130_fu_1242[7]_i_1_n_1\
    );
\tmp_V_130_fu_1242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_130_fu_1242[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_130_fu_1242(0),
      R => '0'
    );
\tmp_V_130_fu_1242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_130_fu_1242[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_130_fu_1242(1),
      R => '0'
    );
\tmp_V_130_fu_1242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_130_fu_1242[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_130_fu_1242(2),
      R => '0'
    );
\tmp_V_130_fu_1242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_130_fu_1242[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_130_fu_1242(3),
      R => '0'
    );
\tmp_V_130_fu_1242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_130_fu_1242[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_130_fu_1242(4),
      R => '0'
    );
\tmp_V_130_fu_1242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_130_fu_1242[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_130_fu_1242(5),
      R => '0'
    );
\tmp_V_130_fu_1242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_130_fu_1242[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_130_fu_1242(6),
      R => '0'
    );
\tmp_V_130_fu_1242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_130_fu_1242[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_130_fu_1242(7),
      R => '0'
    );
\tmp_V_131_fu_1246[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \tmp_V_129_fu_1238[7]_i_3_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276284368_out
    );
\tmp_V_131_fu_1246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276284368_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_131_fu_1246(0),
      R => '0'
    );
\tmp_V_131_fu_1246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276284368_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_131_fu_1246(1),
      R => '0'
    );
\tmp_V_131_fu_1246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276284368_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_131_fu_1246(2),
      R => '0'
    );
\tmp_V_131_fu_1246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276284368_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_131_fu_1246(3),
      R => '0'
    );
\tmp_V_131_fu_1246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276284368_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_131_fu_1246(4),
      R => '0'
    );
\tmp_V_131_fu_1246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276284368_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_131_fu_1246(5),
      R => '0'
    );
\tmp_V_131_fu_1246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276284368_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_131_fu_1246(6),
      R => '0'
    );
\tmp_V_131_fu_1246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276284368_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_131_fu_1246(7),
      R => '0'
    );
\tmp_V_132_fu_1250[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => \tmp_V_129_fu_1238[7]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276285370_out
    );
\tmp_V_132_fu_1250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276285370_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_132_fu_1250(0),
      R => '0'
    );
\tmp_V_132_fu_1250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276285370_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_132_fu_1250(1),
      R => '0'
    );
\tmp_V_132_fu_1250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276285370_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_132_fu_1250(2),
      R => '0'
    );
\tmp_V_132_fu_1250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276285370_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_132_fu_1250(3),
      R => '0'
    );
\tmp_V_132_fu_1250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276285370_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_132_fu_1250(4),
      R => '0'
    );
\tmp_V_132_fu_1250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276285370_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_132_fu_1250(5),
      R => '0'
    );
\tmp_V_132_fu_1250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276285370_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_132_fu_1250(6),
      R => '0'
    );
\tmp_V_132_fu_1250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276285370_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_132_fu_1250(7),
      R => '0'
    );
\tmp_V_133_fu_1254[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_133_fu_1254[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276286372_out
    );
\tmp_V_133_fu_1254[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(6),
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(4),
      I4 => sf_1_fu_722_reg(5),
      I5 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      O => \tmp_V_133_fu_1254[7]_i_2_n_1\
    );
\tmp_V_133_fu_1254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276286372_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_133_fu_1254(0),
      R => '0'
    );
\tmp_V_133_fu_1254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276286372_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_133_fu_1254(1),
      R => '0'
    );
\tmp_V_133_fu_1254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276286372_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_133_fu_1254(2),
      R => '0'
    );
\tmp_V_133_fu_1254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276286372_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_133_fu_1254(3),
      R => '0'
    );
\tmp_V_133_fu_1254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276286372_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_133_fu_1254(4),
      R => '0'
    );
\tmp_V_133_fu_1254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276286372_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_133_fu_1254(5),
      R => '0'
    );
\tmp_V_133_fu_1254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276286372_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_133_fu_1254(6),
      R => '0'
    );
\tmp_V_133_fu_1254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276286372_out,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_133_fu_1254(7),
      R => '0'
    );
\tmp_V_134_fu_1258[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tmp_V_133_fu_1254[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => \^odata_reg[16]_0\,
      O => \tmp_V_134_fu_1258[7]_i_1_n_1\
    );
\tmp_V_134_fu_1258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_134_fu_1258[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_134_fu_1258(0),
      R => '0'
    );
\tmp_V_134_fu_1258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_134_fu_1258[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_134_fu_1258(1),
      R => '0'
    );
\tmp_V_134_fu_1258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_134_fu_1258[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_134_fu_1258(2),
      R => '0'
    );
\tmp_V_134_fu_1258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_134_fu_1258[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_134_fu_1258(3),
      R => '0'
    );
\tmp_V_134_fu_1258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_134_fu_1258[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_134_fu_1258(4),
      R => '0'
    );
\tmp_V_134_fu_1258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_134_fu_1258[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_134_fu_1258(5),
      R => '0'
    );
\tmp_V_134_fu_1258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_134_fu_1258[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_134_fu_1258(6),
      R => '0'
    );
\tmp_V_134_fu_1258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_134_fu_1258[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_134_fu_1258(7),
      R => '0'
    );
\tmp_V_135_fu_1262[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tmp_V_133_fu_1254[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \^odata_reg[16]_0\,
      O => \tmp_V_135_fu_1262[7]_i_1_n_1\
    );
\tmp_V_135_fu_1262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_135_fu_1262[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_135_fu_1262(0),
      R => '0'
    );
\tmp_V_135_fu_1262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_135_fu_1262[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_135_fu_1262(1),
      R => '0'
    );
\tmp_V_135_fu_1262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_135_fu_1262[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_135_fu_1262(2),
      R => '0'
    );
\tmp_V_135_fu_1262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_135_fu_1262[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_135_fu_1262(3),
      R => '0'
    );
\tmp_V_135_fu_1262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_135_fu_1262[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_135_fu_1262(4),
      R => '0'
    );
\tmp_V_135_fu_1262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_135_fu_1262[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_135_fu_1262(5),
      R => '0'
    );
\tmp_V_135_fu_1262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_135_fu_1262[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_135_fu_1262(6),
      R => '0'
    );
\tmp_V_135_fu_1262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_135_fu_1262[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_135_fu_1262(7),
      R => '0'
    );
\tmp_V_136_fu_1266[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_133_fu_1254[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22761
    );
\tmp_V_136_fu_1266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22761,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_136_fu_1266(0),
      R => '0'
    );
\tmp_V_136_fu_1266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22761,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_136_fu_1266(1),
      R => '0'
    );
\tmp_V_136_fu_1266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22761,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_136_fu_1266(2),
      R => '0'
    );
\tmp_V_136_fu_1266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22761,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_136_fu_1266(3),
      R => '0'
    );
\tmp_V_136_fu_1266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22761,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_136_fu_1266(4),
      R => '0'
    );
\tmp_V_136_fu_1266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22761,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_136_fu_1266(5),
      R => '0'
    );
\tmp_V_136_fu_1266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22761,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_136_fu_1266(6),
      R => '0'
    );
\tmp_V_136_fu_1266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22761,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_136_fu_1266(7),
      R => '0'
    );
\tmp_V_137_fu_1270[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22762
    );
\tmp_V_137_fu_1270[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(6),
      O => \tmp_V_137_fu_1270[7]_i_2_n_1\
    );
\tmp_V_137_fu_1270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22762,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_137_fu_1270(0),
      R => '0'
    );
\tmp_V_137_fu_1270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22762,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_137_fu_1270(1),
      R => '0'
    );
\tmp_V_137_fu_1270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22762,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_137_fu_1270(2),
      R => '0'
    );
\tmp_V_137_fu_1270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22762,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_137_fu_1270(3),
      R => '0'
    );
\tmp_V_137_fu_1270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22762,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_137_fu_1270(4),
      R => '0'
    );
\tmp_V_137_fu_1270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22762,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_137_fu_1270(5),
      R => '0'
    );
\tmp_V_137_fu_1270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22762,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_137_fu_1270(6),
      R => '0'
    );
\tmp_V_137_fu_1270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22762,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_137_fu_1270(7),
      R => '0'
    );
\tmp_V_138_fu_1274[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22763
    );
\tmp_V_138_fu_1274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22763,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_138_fu_1274(0),
      R => '0'
    );
\tmp_V_138_fu_1274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22763,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_138_fu_1274(1),
      R => '0'
    );
\tmp_V_138_fu_1274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22763,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_138_fu_1274(2),
      R => '0'
    );
\tmp_V_138_fu_1274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22763,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_138_fu_1274(3),
      R => '0'
    );
\tmp_V_138_fu_1274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22763,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_138_fu_1274(4),
      R => '0'
    );
\tmp_V_138_fu_1274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22763,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_138_fu_1274(5),
      R => '0'
    );
\tmp_V_138_fu_1274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22763,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_138_fu_1274(6),
      R => '0'
    );
\tmp_V_138_fu_1274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22763,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_138_fu_1274(7),
      R => '0'
    );
\tmp_V_139_fu_1278[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22764
    );
\tmp_V_139_fu_1278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22764,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_139_fu_1278(0),
      R => '0'
    );
\tmp_V_139_fu_1278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22764,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_139_fu_1278(1),
      R => '0'
    );
\tmp_V_139_fu_1278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22764,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_139_fu_1278(2),
      R => '0'
    );
\tmp_V_139_fu_1278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22764,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_139_fu_1278(3),
      R => '0'
    );
\tmp_V_139_fu_1278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22764,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_139_fu_1278(4),
      R => '0'
    );
\tmp_V_139_fu_1278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22764,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_139_fu_1278(5),
      R => '0'
    );
\tmp_V_139_fu_1278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22764,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_139_fu_1278(6),
      R => '0'
    );
\tmp_V_139_fu_1278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22764,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_139_fu_1278(7),
      R => '0'
    );
\tmp_V_13_fu_774[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_13_fu_774[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276166165_out
    );
\tmp_V_13_fu_774[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(4),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_13_fu_774[7]_i_2_n_1\
    );
\tmp_V_13_fu_774[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => \tmp_V_13_fu_774[7]_i_3_n_1\
    );
\tmp_V_13_fu_774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276166165_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_13_fu_774(0),
      R => '0'
    );
\tmp_V_13_fu_774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276166165_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_13_fu_774(1),
      R => '0'
    );
\tmp_V_13_fu_774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276166165_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_13_fu_774(2),
      R => '0'
    );
\tmp_V_13_fu_774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276166165_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_13_fu_774(3),
      R => '0'
    );
\tmp_V_13_fu_774_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276166165_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_13_fu_774(4),
      R => '0'
    );
\tmp_V_13_fu_774_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276166165_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_13_fu_774(5),
      R => '0'
    );
\tmp_V_13_fu_774_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276166165_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_13_fu_774(6),
      R => '0'
    );
\tmp_V_13_fu_774_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276166165_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_13_fu_774(7),
      R => '0'
    );
\tmp_V_140_fu_1282[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22765
    );
\tmp_V_140_fu_1282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22765,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_140_fu_1282(0),
      R => '0'
    );
\tmp_V_140_fu_1282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22765,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_140_fu_1282(1),
      R => '0'
    );
\tmp_V_140_fu_1282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22765,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_140_fu_1282(2),
      R => '0'
    );
\tmp_V_140_fu_1282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22765,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_140_fu_1282(3),
      R => '0'
    );
\tmp_V_140_fu_1282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22765,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_140_fu_1282(4),
      R => '0'
    );
\tmp_V_140_fu_1282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22765,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_140_fu_1282(5),
      R => '0'
    );
\tmp_V_140_fu_1282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22765,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_140_fu_1282(6),
      R => '0'
    );
\tmp_V_140_fu_1282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22765,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_140_fu_1282(7),
      R => '0'
    );
\tmp_V_141_fu_1286[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22766
    );
\tmp_V_141_fu_1286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22766,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_141_fu_1286(0),
      R => '0'
    );
\tmp_V_141_fu_1286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22766,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_141_fu_1286(1),
      R => '0'
    );
\tmp_V_141_fu_1286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22766,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_141_fu_1286(2),
      R => '0'
    );
\tmp_V_141_fu_1286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22766,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_141_fu_1286(3),
      R => '0'
    );
\tmp_V_141_fu_1286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22766,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_141_fu_1286(4),
      R => '0'
    );
\tmp_V_141_fu_1286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22766,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_141_fu_1286(5),
      R => '0'
    );
\tmp_V_141_fu_1286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22766,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_141_fu_1286(6),
      R => '0'
    );
\tmp_V_141_fu_1286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22766,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_141_fu_1286(7),
      R => '0'
    );
\tmp_V_142_fu_1290[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22767
    );
\tmp_V_142_fu_1290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22767,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_142_fu_1290(0),
      R => '0'
    );
\tmp_V_142_fu_1290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22767,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_142_fu_1290(1),
      R => '0'
    );
\tmp_V_142_fu_1290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22767,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_142_fu_1290(2),
      R => '0'
    );
\tmp_V_142_fu_1290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22767,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_142_fu_1290(3),
      R => '0'
    );
\tmp_V_142_fu_1290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22767,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_142_fu_1290(4),
      R => '0'
    );
\tmp_V_142_fu_1290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22767,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_142_fu_1290(5),
      R => '0'
    );
\tmp_V_142_fu_1290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22767,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_142_fu_1290(6),
      R => '0'
    );
\tmp_V_142_fu_1290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22767,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_142_fu_1290(7),
      R => '0'
    );
\tmp_V_143_fu_1294[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22768
    );
\tmp_V_143_fu_1294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22768,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_143_fu_1294(0),
      R => '0'
    );
\tmp_V_143_fu_1294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22768,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_143_fu_1294(1),
      R => '0'
    );
\tmp_V_143_fu_1294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22768,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_143_fu_1294(2),
      R => '0'
    );
\tmp_V_143_fu_1294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22768,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_143_fu_1294(3),
      R => '0'
    );
\tmp_V_143_fu_1294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22768,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_143_fu_1294(4),
      R => '0'
    );
\tmp_V_143_fu_1294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22768,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_143_fu_1294(5),
      R => '0'
    );
\tmp_V_143_fu_1294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22768,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_143_fu_1294(6),
      R => '0'
    );
\tmp_V_143_fu_1294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22768,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_143_fu_1294(7),
      R => '0'
    );
\tmp_V_144_fu_1298[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22769
    );
\tmp_V_144_fu_1298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22769,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_144_fu_1298(0),
      R => '0'
    );
\tmp_V_144_fu_1298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22769,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_144_fu_1298(1),
      R => '0'
    );
\tmp_V_144_fu_1298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22769,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_144_fu_1298(2),
      R => '0'
    );
\tmp_V_144_fu_1298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22769,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_144_fu_1298(3),
      R => '0'
    );
\tmp_V_144_fu_1298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22769,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_144_fu_1298(4),
      R => '0'
    );
\tmp_V_144_fu_1298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22769,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_144_fu_1298(5),
      R => '0'
    );
\tmp_V_144_fu_1298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22769,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_144_fu_1298(6),
      R => '0'
    );
\tmp_V_144_fu_1298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22769,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_144_fu_1298(7),
      R => '0'
    );
\tmp_V_145_fu_1302[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_145_fu_1302[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227610
    );
\tmp_V_145_fu_1302[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(4),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(7),
      I5 => sf_1_fu_722_reg(8),
      O => \tmp_V_145_fu_1302[7]_i_2_n_1\
    );
\tmp_V_145_fu_1302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227610,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_145_fu_1302(0),
      R => '0'
    );
\tmp_V_145_fu_1302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227610,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_145_fu_1302(1),
      R => '0'
    );
\tmp_V_145_fu_1302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227610,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_145_fu_1302(2),
      R => '0'
    );
\tmp_V_145_fu_1302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227610,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_145_fu_1302(3),
      R => '0'
    );
\tmp_V_145_fu_1302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227610,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_145_fu_1302(4),
      R => '0'
    );
\tmp_V_145_fu_1302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227610,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_145_fu_1302(5),
      R => '0'
    );
\tmp_V_145_fu_1302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227610,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_145_fu_1302(6),
      R => '0'
    );
\tmp_V_145_fu_1302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227610,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_145_fu_1302(7),
      R => '0'
    );
\tmp_V_146_fu_1306[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_145_fu_1302[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227611
    );
\tmp_V_146_fu_1306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227611,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_146_fu_1306(0),
      R => '0'
    );
\tmp_V_146_fu_1306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227611,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_146_fu_1306(1),
      R => '0'
    );
\tmp_V_146_fu_1306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227611,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_146_fu_1306(2),
      R => '0'
    );
\tmp_V_146_fu_1306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227611,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_146_fu_1306(3),
      R => '0'
    );
\tmp_V_146_fu_1306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227611,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_146_fu_1306(4),
      R => '0'
    );
\tmp_V_146_fu_1306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227611,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_146_fu_1306(5),
      R => '0'
    );
\tmp_V_146_fu_1306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227611,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_146_fu_1306(6),
      R => '0'
    );
\tmp_V_146_fu_1306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227611,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_146_fu_1306(7),
      R => '0'
    );
\tmp_V_147_fu_1310[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => \tmp_V_145_fu_1302[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227612
    );
\tmp_V_147_fu_1310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227612,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_147_fu_1310(0),
      R => '0'
    );
\tmp_V_147_fu_1310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227612,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_147_fu_1310(1),
      R => '0'
    );
\tmp_V_147_fu_1310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227612,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_147_fu_1310(2),
      R => '0'
    );
\tmp_V_147_fu_1310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227612,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_147_fu_1310(3),
      R => '0'
    );
\tmp_V_147_fu_1310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227612,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_147_fu_1310(4),
      R => '0'
    );
\tmp_V_147_fu_1310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227612,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_147_fu_1310(5),
      R => '0'
    );
\tmp_V_147_fu_1310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227612,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_147_fu_1310(6),
      R => '0'
    );
\tmp_V_147_fu_1310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227612,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_147_fu_1310(7),
      R => '0'
    );
\tmp_V_148_fu_1314[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \tmp_V_145_fu_1302[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227613
    );
\tmp_V_148_fu_1314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227613,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_148_fu_1314(0),
      R => '0'
    );
\tmp_V_148_fu_1314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227613,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_148_fu_1314(1),
      R => '0'
    );
\tmp_V_148_fu_1314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227613,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_148_fu_1314(2),
      R => '0'
    );
\tmp_V_148_fu_1314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227613,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_148_fu_1314(3),
      R => '0'
    );
\tmp_V_148_fu_1314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227613,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_148_fu_1314(4),
      R => '0'
    );
\tmp_V_148_fu_1314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227613,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_148_fu_1314(5),
      R => '0'
    );
\tmp_V_148_fu_1314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227613,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_148_fu_1314(6),
      R => '0'
    );
\tmp_V_148_fu_1314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227613,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_148_fu_1314(7),
      R => '0'
    );
\tmp_V_149_fu_1318[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_149_fu_1318[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227614
    );
\tmp_V_149_fu_1318[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(8),
      I5 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      O => \tmp_V_149_fu_1318[7]_i_2_n_1\
    );
\tmp_V_149_fu_1318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227614,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_149_fu_1318(0),
      R => '0'
    );
\tmp_V_149_fu_1318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227614,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_149_fu_1318(1),
      R => '0'
    );
\tmp_V_149_fu_1318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227614,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_149_fu_1318(2),
      R => '0'
    );
\tmp_V_149_fu_1318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227614,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_149_fu_1318(3),
      R => '0'
    );
\tmp_V_149_fu_1318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227614,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_149_fu_1318(4),
      R => '0'
    );
\tmp_V_149_fu_1318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227614,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_149_fu_1318(5),
      R => '0'
    );
\tmp_V_149_fu_1318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227614,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_149_fu_1318(6),
      R => '0'
    );
\tmp_V_149_fu_1318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227614,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_149_fu_1318(7),
      R => '0'
    );
\tmp_V_14_fu_778[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_13_fu_774[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276167166_out
    );
\tmp_V_14_fu_778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276167166_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_14_fu_778(0),
      R => '0'
    );
\tmp_V_14_fu_778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276167166_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_14_fu_778(1),
      R => '0'
    );
\tmp_V_14_fu_778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276167166_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_14_fu_778(2),
      R => '0'
    );
\tmp_V_14_fu_778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276167166_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_14_fu_778(3),
      R => '0'
    );
\tmp_V_14_fu_778_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276167166_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_14_fu_778(4),
      R => '0'
    );
\tmp_V_14_fu_778_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276167166_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_14_fu_778(5),
      R => '0'
    );
\tmp_V_14_fu_778_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276167166_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_14_fu_778(6),
      R => '0'
    );
\tmp_V_14_fu_778_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276167166_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_14_fu_778(7),
      R => '0'
    );
\tmp_V_150_fu_1322[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \tmp_V_149_fu_1318[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227615
    );
\tmp_V_150_fu_1322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227615,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_150_fu_1322(0),
      R => '0'
    );
\tmp_V_150_fu_1322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227615,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_150_fu_1322(1),
      R => '0'
    );
\tmp_V_150_fu_1322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227615,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_150_fu_1322(2),
      R => '0'
    );
\tmp_V_150_fu_1322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227615,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_150_fu_1322(3),
      R => '0'
    );
\tmp_V_150_fu_1322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227615,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_150_fu_1322(4),
      R => '0'
    );
\tmp_V_150_fu_1322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227615,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_150_fu_1322(5),
      R => '0'
    );
\tmp_V_150_fu_1322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227615,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_150_fu_1322(6),
      R => '0'
    );
\tmp_V_150_fu_1322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227615,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_150_fu_1322(7),
      R => '0'
    );
\tmp_V_151_fu_1326[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => \tmp_V_149_fu_1318[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227616
    );
\tmp_V_151_fu_1326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227616,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_151_fu_1326(0),
      R => '0'
    );
\tmp_V_151_fu_1326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227616,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_151_fu_1326(1),
      R => '0'
    );
\tmp_V_151_fu_1326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227616,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_151_fu_1326(2),
      R => '0'
    );
\tmp_V_151_fu_1326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227616,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_151_fu_1326(3),
      R => '0'
    );
\tmp_V_151_fu_1326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227616,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_151_fu_1326(4),
      R => '0'
    );
\tmp_V_151_fu_1326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227616,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_151_fu_1326(5),
      R => '0'
    );
\tmp_V_151_fu_1326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227616,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_151_fu_1326(6),
      R => '0'
    );
\tmp_V_151_fu_1326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227616,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_151_fu_1326(7),
      R => '0'
    );
\tmp_V_152_fu_1330[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_149_fu_1318[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \^odata_reg[16]\,
      O => \tmp_V_152_fu_1330[7]_i_1_n_1\
    );
\tmp_V_152_fu_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1330[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_152_fu_1330(0),
      R => '0'
    );
\tmp_V_152_fu_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1330[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_152_fu_1330(1),
      R => '0'
    );
\tmp_V_152_fu_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1330[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_152_fu_1330(2),
      R => '0'
    );
\tmp_V_152_fu_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1330[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_152_fu_1330(3),
      R => '0'
    );
\tmp_V_152_fu_1330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1330[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_152_fu_1330(4),
      R => '0'
    );
\tmp_V_152_fu_1330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1330[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_152_fu_1330(5),
      R => '0'
    );
\tmp_V_152_fu_1330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1330[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_152_fu_1330(6),
      R => '0'
    );
\tmp_V_152_fu_1330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1330[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_152_fu_1330(7),
      R => '0'
    );
\tmp_V_153_fu_1334[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_153_fu_1334[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227618
    );
\tmp_V_153_fu_1334[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(4),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(7),
      I5 => sf_1_fu_722_reg(8),
      O => \tmp_V_153_fu_1334[7]_i_2_n_1\
    );
\tmp_V_153_fu_1334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227618,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_153_fu_1334(0),
      R => '0'
    );
\tmp_V_153_fu_1334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227618,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_153_fu_1334(1),
      R => '0'
    );
\tmp_V_153_fu_1334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227618,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_153_fu_1334(2),
      R => '0'
    );
\tmp_V_153_fu_1334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227618,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_153_fu_1334(3),
      R => '0'
    );
\tmp_V_153_fu_1334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227618,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_153_fu_1334(4),
      R => '0'
    );
\tmp_V_153_fu_1334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227618,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_153_fu_1334(5),
      R => '0'
    );
\tmp_V_153_fu_1334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227618,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_153_fu_1334(6),
      R => '0'
    );
\tmp_V_153_fu_1334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227618,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_153_fu_1334(7),
      R => '0'
    );
\tmp_V_154_fu_1338[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \tmp_V_153_fu_1334[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227619
    );
\tmp_V_154_fu_1338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227619,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_154_fu_1338(0),
      R => '0'
    );
\tmp_V_154_fu_1338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227619,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_154_fu_1338(1),
      R => '0'
    );
\tmp_V_154_fu_1338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227619,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_154_fu_1338(2),
      R => '0'
    );
\tmp_V_154_fu_1338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227619,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_154_fu_1338(3),
      R => '0'
    );
\tmp_V_154_fu_1338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227619,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_154_fu_1338(4),
      R => '0'
    );
\tmp_V_154_fu_1338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227619,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_154_fu_1338(5),
      R => '0'
    );
\tmp_V_154_fu_1338_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227619,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_154_fu_1338(6),
      R => '0'
    );
\tmp_V_154_fu_1338_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227619,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_154_fu_1338(7),
      R => '0'
    );
\tmp_V_155_fu_1342[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => \tmp_V_153_fu_1334[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227620
    );
\tmp_V_155_fu_1342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227620,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_155_fu_1342(0),
      R => '0'
    );
\tmp_V_155_fu_1342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227620,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_155_fu_1342(1),
      R => '0'
    );
\tmp_V_155_fu_1342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227620,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_155_fu_1342(2),
      R => '0'
    );
\tmp_V_155_fu_1342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227620,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_155_fu_1342(3),
      R => '0'
    );
\tmp_V_155_fu_1342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227620,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_155_fu_1342(4),
      R => '0'
    );
\tmp_V_155_fu_1342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227620,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_155_fu_1342(5),
      R => '0'
    );
\tmp_V_155_fu_1342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227620,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_155_fu_1342(6),
      R => '0'
    );
\tmp_V_155_fu_1342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227620,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_155_fu_1342(7),
      R => '0'
    );
\tmp_V_156_fu_1346[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_153_fu_1334[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \^odata_reg[16]\,
      O => \tmp_V_156_fu_1346[7]_i_1_n_1\
    );
\tmp_V_156_fu_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_156_fu_1346[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_156_fu_1346(0),
      R => '0'
    );
\tmp_V_156_fu_1346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_156_fu_1346[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_156_fu_1346(1),
      R => '0'
    );
\tmp_V_156_fu_1346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_156_fu_1346[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_156_fu_1346(2),
      R => '0'
    );
\tmp_V_156_fu_1346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_156_fu_1346[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_156_fu_1346(3),
      R => '0'
    );
\tmp_V_156_fu_1346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_156_fu_1346[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_156_fu_1346(4),
      R => '0'
    );
\tmp_V_156_fu_1346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_156_fu_1346[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_156_fu_1346(5),
      R => '0'
    );
\tmp_V_156_fu_1346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_156_fu_1346[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_156_fu_1346(6),
      R => '0'
    );
\tmp_V_156_fu_1346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_156_fu_1346[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_156_fu_1346(7),
      R => '0'
    );
\tmp_V_157_fu_1350[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_157_fu_1350[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227622
    );
\tmp_V_157_fu_1350[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(4),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(7),
      I5 => sf_1_fu_722_reg(8),
      O => \tmp_V_157_fu_1350[7]_i_2_n_1\
    );
\tmp_V_157_fu_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227622,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_157_fu_1350(0),
      R => '0'
    );
\tmp_V_157_fu_1350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227622,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_157_fu_1350(1),
      R => '0'
    );
\tmp_V_157_fu_1350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227622,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_157_fu_1350(2),
      R => '0'
    );
\tmp_V_157_fu_1350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227622,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_157_fu_1350(3),
      R => '0'
    );
\tmp_V_157_fu_1350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227622,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_157_fu_1350(4),
      R => '0'
    );
\tmp_V_157_fu_1350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227622,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_157_fu_1350(5),
      R => '0'
    );
\tmp_V_157_fu_1350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227622,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_157_fu_1350(6),
      R => '0'
    );
\tmp_V_157_fu_1350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227622,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_157_fu_1350(7),
      R => '0'
    );
\tmp_V_158_fu_1354[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_157_fu_1350[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227623
    );
\tmp_V_158_fu_1354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227623,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_158_fu_1354(0),
      R => '0'
    );
\tmp_V_158_fu_1354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227623,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_158_fu_1354(1),
      R => '0'
    );
\tmp_V_158_fu_1354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227623,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_158_fu_1354(2),
      R => '0'
    );
\tmp_V_158_fu_1354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227623,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_158_fu_1354(3),
      R => '0'
    );
\tmp_V_158_fu_1354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227623,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_158_fu_1354(4),
      R => '0'
    );
\tmp_V_158_fu_1354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227623,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_158_fu_1354(5),
      R => '0'
    );
\tmp_V_158_fu_1354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227623,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_158_fu_1354(6),
      R => '0'
    );
\tmp_V_158_fu_1354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227623,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_158_fu_1354(7),
      R => '0'
    );
\tmp_V_159_fu_1358[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => \tmp_V_157_fu_1350[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227624
    );
\tmp_V_159_fu_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227624,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_159_fu_1358(0),
      R => '0'
    );
\tmp_V_159_fu_1358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227624,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_159_fu_1358(1),
      R => '0'
    );
\tmp_V_159_fu_1358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227624,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_159_fu_1358(2),
      R => '0'
    );
\tmp_V_159_fu_1358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227624,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_159_fu_1358(3),
      R => '0'
    );
\tmp_V_159_fu_1358_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227624,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_159_fu_1358(4),
      R => '0'
    );
\tmp_V_159_fu_1358_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227624,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_159_fu_1358(5),
      R => '0'
    );
\tmp_V_159_fu_1358_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227624,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_159_fu_1358(6),
      R => '0'
    );
\tmp_V_159_fu_1358_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227624,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_159_fu_1358(7),
      R => '0'
    );
\tmp_V_15_fu_782[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => \tmp_V_13_fu_774[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276168167_out
    );
\tmp_V_15_fu_782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276168167_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_15_fu_782(0),
      R => '0'
    );
\tmp_V_15_fu_782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276168167_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_15_fu_782(1),
      R => '0'
    );
\tmp_V_15_fu_782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276168167_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_15_fu_782(2),
      R => '0'
    );
\tmp_V_15_fu_782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276168167_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_15_fu_782(3),
      R => '0'
    );
\tmp_V_15_fu_782_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276168167_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_15_fu_782(4),
      R => '0'
    );
\tmp_V_15_fu_782_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276168167_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_15_fu_782(5),
      R => '0'
    );
\tmp_V_15_fu_782_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276168167_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_15_fu_782(6),
      R => '0'
    );
\tmp_V_15_fu_782_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276168167_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_15_fu_782(7),
      R => '0'
    );
\tmp_V_160_fu_1362[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_157_fu_1350[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \^odata_reg[16]\,
      O => \tmp_V_160_fu_1362[7]_i_1_n_1\
    );
\tmp_V_160_fu_1362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1362[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_160_fu_1362(0),
      R => '0'
    );
\tmp_V_160_fu_1362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1362[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_160_fu_1362(1),
      R => '0'
    );
\tmp_V_160_fu_1362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1362[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_160_fu_1362(2),
      R => '0'
    );
\tmp_V_160_fu_1362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1362[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_160_fu_1362(3),
      R => '0'
    );
\tmp_V_160_fu_1362_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1362[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_160_fu_1362(4),
      R => '0'
    );
\tmp_V_160_fu_1362_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1362[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_160_fu_1362(5),
      R => '0'
    );
\tmp_V_160_fu_1362_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1362[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_160_fu_1362(6),
      R => '0'
    );
\tmp_V_160_fu_1362_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1362[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_160_fu_1362(7),
      R => '0'
    );
\tmp_V_161_fu_1366[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227626
    );
\tmp_V_161_fu_1366[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(4),
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(8),
      O => \tmp_V_161_fu_1366[7]_i_2_n_1\
    );
\tmp_V_161_fu_1366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227626,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_161_fu_1366(0),
      R => '0'
    );
\tmp_V_161_fu_1366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227626,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_161_fu_1366(1),
      R => '0'
    );
\tmp_V_161_fu_1366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227626,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_161_fu_1366(2),
      R => '0'
    );
\tmp_V_161_fu_1366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227626,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_161_fu_1366(3),
      R => '0'
    );
\tmp_V_161_fu_1366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227626,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_161_fu_1366(4),
      R => '0'
    );
\tmp_V_161_fu_1366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227626,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_161_fu_1366(5),
      R => '0'
    );
\tmp_V_161_fu_1366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227626,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_161_fu_1366(6),
      R => '0'
    );
\tmp_V_161_fu_1366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227626,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_161_fu_1366(7),
      R => '0'
    );
\tmp_V_162_fu_1370[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227627
    );
\tmp_V_162_fu_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227627,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_162_fu_1370(0),
      R => '0'
    );
\tmp_V_162_fu_1370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227627,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_162_fu_1370(1),
      R => '0'
    );
\tmp_V_162_fu_1370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227627,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_162_fu_1370(2),
      R => '0'
    );
\tmp_V_162_fu_1370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227627,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_162_fu_1370(3),
      R => '0'
    );
\tmp_V_162_fu_1370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227627,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_162_fu_1370(4),
      R => '0'
    );
\tmp_V_162_fu_1370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227627,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_162_fu_1370(5),
      R => '0'
    );
\tmp_V_162_fu_1370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227627,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_162_fu_1370(6),
      R => '0'
    );
\tmp_V_162_fu_1370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227627,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_162_fu_1370(7),
      R => '0'
    );
\tmp_V_163_fu_1374[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227628
    );
\tmp_V_163_fu_1374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227628,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_163_fu_1374(0),
      R => '0'
    );
\tmp_V_163_fu_1374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227628,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_163_fu_1374(1),
      R => '0'
    );
\tmp_V_163_fu_1374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227628,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_163_fu_1374(2),
      R => '0'
    );
\tmp_V_163_fu_1374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227628,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_163_fu_1374(3),
      R => '0'
    );
\tmp_V_163_fu_1374_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227628,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_163_fu_1374(4),
      R => '0'
    );
\tmp_V_163_fu_1374_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227628,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_163_fu_1374(5),
      R => '0'
    );
\tmp_V_163_fu_1374_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227628,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_163_fu_1374(6),
      R => '0'
    );
\tmp_V_163_fu_1374_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227628,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_163_fu_1374(7),
      R => '0'
    );
\tmp_V_164_fu_1378[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227629
    );
\tmp_V_164_fu_1378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227629,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_164_fu_1378(0),
      R => '0'
    );
\tmp_V_164_fu_1378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227629,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_164_fu_1378(1),
      R => '0'
    );
\tmp_V_164_fu_1378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227629,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_164_fu_1378(2),
      R => '0'
    );
\tmp_V_164_fu_1378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227629,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_164_fu_1378(3),
      R => '0'
    );
\tmp_V_164_fu_1378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227629,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_164_fu_1378(4),
      R => '0'
    );
\tmp_V_164_fu_1378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227629,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_164_fu_1378(5),
      R => '0'
    );
\tmp_V_164_fu_1378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227629,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_164_fu_1378(6),
      R => '0'
    );
\tmp_V_164_fu_1378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227629,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_164_fu_1378(7),
      R => '0'
    );
\tmp_V_165_fu_1382[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227630
    );
\tmp_V_165_fu_1382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227630,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_165_fu_1382(0),
      R => '0'
    );
\tmp_V_165_fu_1382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227630,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_165_fu_1382(1),
      R => '0'
    );
\tmp_V_165_fu_1382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227630,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_165_fu_1382(2),
      R => '0'
    );
\tmp_V_165_fu_1382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227630,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_165_fu_1382(3),
      R => '0'
    );
\tmp_V_165_fu_1382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227630,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_165_fu_1382(4),
      R => '0'
    );
\tmp_V_165_fu_1382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227630,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_165_fu_1382(5),
      R => '0'
    );
\tmp_V_165_fu_1382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227630,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_165_fu_1382(6),
      R => '0'
    );
\tmp_V_165_fu_1382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227630,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_165_fu_1382(7),
      R => '0'
    );
\tmp_V_166_fu_1386[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227631
    );
\tmp_V_166_fu_1386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227631,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_166_fu_1386(0),
      R => '0'
    );
\tmp_V_166_fu_1386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227631,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_166_fu_1386(1),
      R => '0'
    );
\tmp_V_166_fu_1386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227631,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_166_fu_1386(2),
      R => '0'
    );
\tmp_V_166_fu_1386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227631,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_166_fu_1386(3),
      R => '0'
    );
\tmp_V_166_fu_1386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227631,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_166_fu_1386(4),
      R => '0'
    );
\tmp_V_166_fu_1386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227631,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_166_fu_1386(5),
      R => '0'
    );
\tmp_V_166_fu_1386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227631,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_166_fu_1386(6),
      R => '0'
    );
\tmp_V_166_fu_1386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227631,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_166_fu_1386(7),
      R => '0'
    );
\tmp_V_167_fu_1390[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227632
    );
\tmp_V_167_fu_1390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227632,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_167_fu_1390(0),
      R => '0'
    );
\tmp_V_167_fu_1390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227632,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_167_fu_1390(1),
      R => '0'
    );
\tmp_V_167_fu_1390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227632,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_167_fu_1390(2),
      R => '0'
    );
\tmp_V_167_fu_1390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227632,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_167_fu_1390(3),
      R => '0'
    );
\tmp_V_167_fu_1390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227632,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_167_fu_1390(4),
      R => '0'
    );
\tmp_V_167_fu_1390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227632,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_167_fu_1390(5),
      R => '0'
    );
\tmp_V_167_fu_1390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227632,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_167_fu_1390(6),
      R => '0'
    );
\tmp_V_167_fu_1390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227632,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_167_fu_1390(7),
      R => '0'
    );
\tmp_V_168_fu_1394[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227633
    );
\tmp_V_168_fu_1394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227633,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_168_fu_1394(0),
      R => '0'
    );
\tmp_V_168_fu_1394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227633,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_168_fu_1394(1),
      R => '0'
    );
\tmp_V_168_fu_1394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227633,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_168_fu_1394(2),
      R => '0'
    );
\tmp_V_168_fu_1394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227633,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_168_fu_1394(3),
      R => '0'
    );
\tmp_V_168_fu_1394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227633,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_168_fu_1394(4),
      R => '0'
    );
\tmp_V_168_fu_1394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227633,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_168_fu_1394(5),
      R => '0'
    );
\tmp_V_168_fu_1394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227633,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_168_fu_1394(6),
      R => '0'
    );
\tmp_V_168_fu_1394_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227633,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_168_fu_1394(7),
      R => '0'
    );
\tmp_V_169_fu_1398[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227634
    );
\tmp_V_169_fu_1398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227634,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_169_fu_1398(0),
      R => '0'
    );
\tmp_V_169_fu_1398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227634,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_169_fu_1398(1),
      R => '0'
    );
\tmp_V_169_fu_1398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227634,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_169_fu_1398(2),
      R => '0'
    );
\tmp_V_169_fu_1398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227634,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_169_fu_1398(3),
      R => '0'
    );
\tmp_V_169_fu_1398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227634,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_169_fu_1398(4),
      R => '0'
    );
\tmp_V_169_fu_1398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227634,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_169_fu_1398(5),
      R => '0'
    );
\tmp_V_169_fu_1398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227634,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_169_fu_1398(6),
      R => '0'
    );
\tmp_V_169_fu_1398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227634,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_169_fu_1398(7),
      R => '0'
    );
\tmp_V_16_fu_786[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => \tmp_V_16_fu_786[7]_i_1_n_1\
    );
\tmp_V_16_fu_786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_16_fu_786[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_16_fu_786(0),
      R => '0'
    );
\tmp_V_16_fu_786_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_16_fu_786[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_16_fu_786(1),
      R => '0'
    );
\tmp_V_16_fu_786_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_16_fu_786[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_16_fu_786(2),
      R => '0'
    );
\tmp_V_16_fu_786_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_16_fu_786[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_16_fu_786(3),
      R => '0'
    );
\tmp_V_16_fu_786_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_16_fu_786[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_16_fu_786(4),
      R => '0'
    );
\tmp_V_16_fu_786_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_16_fu_786[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_16_fu_786(5),
      R => '0'
    );
\tmp_V_16_fu_786_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_16_fu_786[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_16_fu_786(6),
      R => '0'
    );
\tmp_V_16_fu_786_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_16_fu_786[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_16_fu_786(7),
      R => '0'
    );
\tmp_V_170_fu_1402[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227635
    );
\tmp_V_170_fu_1402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227635,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_170_fu_1402(0),
      R => '0'
    );
\tmp_V_170_fu_1402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227635,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_170_fu_1402(1),
      R => '0'
    );
\tmp_V_170_fu_1402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227635,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_170_fu_1402(2),
      R => '0'
    );
\tmp_V_170_fu_1402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227635,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_170_fu_1402(3),
      R => '0'
    );
\tmp_V_170_fu_1402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227635,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_170_fu_1402(4),
      R => '0'
    );
\tmp_V_170_fu_1402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227635,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_170_fu_1402(5),
      R => '0'
    );
\tmp_V_170_fu_1402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227635,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_170_fu_1402(6),
      R => '0'
    );
\tmp_V_170_fu_1402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227635,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_170_fu_1402(7),
      R => '0'
    );
\tmp_V_171_fu_1406[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227636
    );
\tmp_V_171_fu_1406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227636,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_171_fu_1406(0),
      R => '0'
    );
\tmp_V_171_fu_1406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227636,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_171_fu_1406(1),
      R => '0'
    );
\tmp_V_171_fu_1406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227636,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_171_fu_1406(2),
      R => '0'
    );
\tmp_V_171_fu_1406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227636,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_171_fu_1406(3),
      R => '0'
    );
\tmp_V_171_fu_1406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227636,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_171_fu_1406(4),
      R => '0'
    );
\tmp_V_171_fu_1406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227636,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_171_fu_1406(5),
      R => '0'
    );
\tmp_V_171_fu_1406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227636,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_171_fu_1406(6),
      R => '0'
    );
\tmp_V_171_fu_1406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227636,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_171_fu_1406(7),
      R => '0'
    );
\tmp_V_172_fu_1410[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227637
    );
\tmp_V_172_fu_1410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227637,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_172_fu_1410(0),
      R => '0'
    );
\tmp_V_172_fu_1410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227637,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_172_fu_1410(1),
      R => '0'
    );
\tmp_V_172_fu_1410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227637,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_172_fu_1410(2),
      R => '0'
    );
\tmp_V_172_fu_1410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227637,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_172_fu_1410(3),
      R => '0'
    );
\tmp_V_172_fu_1410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227637,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_172_fu_1410(4),
      R => '0'
    );
\tmp_V_172_fu_1410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227637,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_172_fu_1410(5),
      R => '0'
    );
\tmp_V_172_fu_1410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227637,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_172_fu_1410(6),
      R => '0'
    );
\tmp_V_172_fu_1410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227637,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_172_fu_1410(7),
      R => '0'
    );
\tmp_V_173_fu_1414[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227638
    );
\tmp_V_173_fu_1414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227638,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_173_fu_1414(0),
      R => '0'
    );
\tmp_V_173_fu_1414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227638,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_173_fu_1414(1),
      R => '0'
    );
\tmp_V_173_fu_1414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227638,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_173_fu_1414(2),
      R => '0'
    );
\tmp_V_173_fu_1414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227638,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_173_fu_1414(3),
      R => '0'
    );
\tmp_V_173_fu_1414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227638,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_173_fu_1414(4),
      R => '0'
    );
\tmp_V_173_fu_1414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227638,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_173_fu_1414(5),
      R => '0'
    );
\tmp_V_173_fu_1414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227638,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_173_fu_1414(6),
      R => '0'
    );
\tmp_V_173_fu_1414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227638,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_173_fu_1414(7),
      R => '0'
    );
\tmp_V_174_fu_1418[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227639
    );
\tmp_V_174_fu_1418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227639,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_174_fu_1418(0),
      R => '0'
    );
\tmp_V_174_fu_1418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227639,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_174_fu_1418(1),
      R => '0'
    );
\tmp_V_174_fu_1418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227639,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_174_fu_1418(2),
      R => '0'
    );
\tmp_V_174_fu_1418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227639,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_174_fu_1418(3),
      R => '0'
    );
\tmp_V_174_fu_1418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227639,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_174_fu_1418(4),
      R => '0'
    );
\tmp_V_174_fu_1418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227639,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_174_fu_1418(5),
      R => '0'
    );
\tmp_V_174_fu_1418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227639,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_174_fu_1418(6),
      R => '0'
    );
\tmp_V_174_fu_1418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227639,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_174_fu_1418(7),
      R => '0'
    );
\tmp_V_175_fu_1422[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227640
    );
\tmp_V_175_fu_1422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227640,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_175_fu_1422(0),
      R => '0'
    );
\tmp_V_175_fu_1422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227640,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_175_fu_1422(1),
      R => '0'
    );
\tmp_V_175_fu_1422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227640,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_175_fu_1422(2),
      R => '0'
    );
\tmp_V_175_fu_1422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227640,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_175_fu_1422(3),
      R => '0'
    );
\tmp_V_175_fu_1422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227640,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_175_fu_1422(4),
      R => '0'
    );
\tmp_V_175_fu_1422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227640,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_175_fu_1422(5),
      R => '0'
    );
\tmp_V_175_fu_1422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227640,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_175_fu_1422(6),
      R => '0'
    );
\tmp_V_175_fu_1422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227640,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_175_fu_1422(7),
      R => '0'
    );
\tmp_V_176_fu_1426[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I2 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I4 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I5 => \^odata_reg[16]\,
      O => \tmp_V_176_fu_1426[7]_i_1_n_1\
    );
\tmp_V_176_fu_1426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1426[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_176_fu_1426(0),
      R => '0'
    );
\tmp_V_176_fu_1426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1426[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_176_fu_1426(1),
      R => '0'
    );
\tmp_V_176_fu_1426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1426[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_176_fu_1426(2),
      R => '0'
    );
\tmp_V_176_fu_1426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1426[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_176_fu_1426(3),
      R => '0'
    );
\tmp_V_176_fu_1426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1426[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_176_fu_1426(4),
      R => '0'
    );
\tmp_V_176_fu_1426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1426[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_176_fu_1426(5),
      R => '0'
    );
\tmp_V_176_fu_1426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1426[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_176_fu_1426(6),
      R => '0'
    );
\tmp_V_176_fu_1426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1426[7]_i_1_n_1\,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_176_fu_1426(7),
      R => '0'
    );
\tmp_V_177_fu_1430[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227642
    );
\tmp_V_177_fu_1430[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(4),
      O => \tmp_V_177_fu_1430[7]_i_2_n_1\
    );
\tmp_V_177_fu_1430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227642,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_177_fu_1430(0),
      R => '0'
    );
\tmp_V_177_fu_1430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227642,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_177_fu_1430(1),
      R => '0'
    );
\tmp_V_177_fu_1430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227642,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_177_fu_1430(2),
      R => '0'
    );
\tmp_V_177_fu_1430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227642,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_177_fu_1430(3),
      R => '0'
    );
\tmp_V_177_fu_1430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227642,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_177_fu_1430(4),
      R => '0'
    );
\tmp_V_177_fu_1430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227642,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_177_fu_1430(5),
      R => '0'
    );
\tmp_V_177_fu_1430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227642,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_177_fu_1430(6),
      R => '0'
    );
\tmp_V_177_fu_1430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227642,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_177_fu_1430(7),
      R => '0'
    );
\tmp_V_178_fu_1434[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227643
    );
\tmp_V_178_fu_1434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227643,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_178_fu_1434(0),
      R => '0'
    );
\tmp_V_178_fu_1434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227643,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_178_fu_1434(1),
      R => '0'
    );
\tmp_V_178_fu_1434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227643,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_178_fu_1434(2),
      R => '0'
    );
\tmp_V_178_fu_1434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227643,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_178_fu_1434(3),
      R => '0'
    );
\tmp_V_178_fu_1434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227643,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_178_fu_1434(4),
      R => '0'
    );
\tmp_V_178_fu_1434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227643,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_178_fu_1434(5),
      R => '0'
    );
\tmp_V_178_fu_1434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227643,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_178_fu_1434(6),
      R => '0'
    );
\tmp_V_178_fu_1434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227643,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_178_fu_1434(7),
      R => '0'
    );
\tmp_V_179_fu_1438[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227644
    );
\tmp_V_179_fu_1438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227644,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_179_fu_1438(0),
      R => '0'
    );
\tmp_V_179_fu_1438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227644,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_179_fu_1438(1),
      R => '0'
    );
\tmp_V_179_fu_1438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227644,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_179_fu_1438(2),
      R => '0'
    );
\tmp_V_179_fu_1438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227644,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_179_fu_1438(3),
      R => '0'
    );
\tmp_V_179_fu_1438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227644,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_179_fu_1438(4),
      R => '0'
    );
\tmp_V_179_fu_1438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227644,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_179_fu_1438(5),
      R => '0'
    );
\tmp_V_179_fu_1438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227644,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_179_fu_1438(6),
      R => '0'
    );
\tmp_V_179_fu_1438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227644,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_179_fu_1438(7),
      R => '0'
    );
\tmp_V_17_fu_790[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_17_fu_790[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276170169_out
    );
\tmp_V_17_fu_790[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(6),
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(4),
      I4 => sf_1_fu_722_reg(5),
      O => \tmp_V_17_fu_790[7]_i_2_n_1\
    );
\tmp_V_17_fu_790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276170169_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_17_fu_790(0),
      R => '0'
    );
\tmp_V_17_fu_790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276170169_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_17_fu_790(1),
      R => '0'
    );
\tmp_V_17_fu_790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276170169_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_17_fu_790(2),
      R => '0'
    );
\tmp_V_17_fu_790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276170169_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_17_fu_790(3),
      R => '0'
    );
\tmp_V_17_fu_790_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276170169_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_17_fu_790(4),
      R => '0'
    );
\tmp_V_17_fu_790_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276170169_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_17_fu_790(5),
      R => '0'
    );
\tmp_V_17_fu_790_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276170169_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_17_fu_790(6),
      R => '0'
    );
\tmp_V_17_fu_790_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276170169_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_17_fu_790(7),
      R => '0'
    );
\tmp_V_180_fu_1442[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227645
    );
\tmp_V_180_fu_1442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227645,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_180_fu_1442(0),
      R => '0'
    );
\tmp_V_180_fu_1442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227645,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_180_fu_1442(1),
      R => '0'
    );
\tmp_V_180_fu_1442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227645,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_180_fu_1442(2),
      R => '0'
    );
\tmp_V_180_fu_1442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227645,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_180_fu_1442(3),
      R => '0'
    );
\tmp_V_180_fu_1442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227645,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_180_fu_1442(4),
      R => '0'
    );
\tmp_V_180_fu_1442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227645,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_180_fu_1442(5),
      R => '0'
    );
\tmp_V_180_fu_1442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227645,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_180_fu_1442(6),
      R => '0'
    );
\tmp_V_180_fu_1442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227645,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_180_fu_1442(7),
      R => '0'
    );
\tmp_V_181_fu_1446[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227646
    );
\tmp_V_181_fu_1446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227646,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_181_fu_1446(0),
      R => '0'
    );
\tmp_V_181_fu_1446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227646,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_181_fu_1446(1),
      R => '0'
    );
\tmp_V_181_fu_1446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227646,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_181_fu_1446(2),
      R => '0'
    );
\tmp_V_181_fu_1446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227646,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_181_fu_1446(3),
      R => '0'
    );
\tmp_V_181_fu_1446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227646,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_181_fu_1446(4),
      R => '0'
    );
\tmp_V_181_fu_1446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227646,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_181_fu_1446(5),
      R => '0'
    );
\tmp_V_181_fu_1446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227646,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_181_fu_1446(6),
      R => '0'
    );
\tmp_V_181_fu_1446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227646,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_181_fu_1446(7),
      R => '0'
    );
\tmp_V_182_fu_1450[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227647
    );
\tmp_V_182_fu_1450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227647,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_182_fu_1450(0),
      R => '0'
    );
\tmp_V_182_fu_1450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227647,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_182_fu_1450(1),
      R => '0'
    );
\tmp_V_182_fu_1450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227647,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_182_fu_1450(2),
      R => '0'
    );
\tmp_V_182_fu_1450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227647,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_182_fu_1450(3),
      R => '0'
    );
\tmp_V_182_fu_1450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227647,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_182_fu_1450(4),
      R => '0'
    );
\tmp_V_182_fu_1450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227647,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_182_fu_1450(5),
      R => '0'
    );
\tmp_V_182_fu_1450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227647,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_182_fu_1450(6),
      R => '0'
    );
\tmp_V_182_fu_1450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227647,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_182_fu_1450(7),
      R => '0'
    );
\tmp_V_183_fu_1454[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227648
    );
\tmp_V_183_fu_1454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227648,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_183_fu_1454(0),
      R => '0'
    );
\tmp_V_183_fu_1454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227648,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_183_fu_1454(1),
      R => '0'
    );
\tmp_V_183_fu_1454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227648,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_183_fu_1454(2),
      R => '0'
    );
\tmp_V_183_fu_1454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227648,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_183_fu_1454(3),
      R => '0'
    );
\tmp_V_183_fu_1454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227648,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_183_fu_1454(4),
      R => '0'
    );
\tmp_V_183_fu_1454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227648,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_183_fu_1454(5),
      R => '0'
    );
\tmp_V_183_fu_1454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227648,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_183_fu_1454(6),
      R => '0'
    );
\tmp_V_183_fu_1454_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227648,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_183_fu_1454(7),
      R => '0'
    );
\tmp_V_184_fu_1458[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227649
    );
\tmp_V_184_fu_1458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227649,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_184_fu_1458(0),
      R => '0'
    );
\tmp_V_184_fu_1458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227649,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_184_fu_1458(1),
      R => '0'
    );
\tmp_V_184_fu_1458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227649,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_184_fu_1458(2),
      R => '0'
    );
\tmp_V_184_fu_1458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227649,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_184_fu_1458(3),
      R => '0'
    );
\tmp_V_184_fu_1458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227649,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_184_fu_1458(4),
      R => '0'
    );
\tmp_V_184_fu_1458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227649,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_184_fu_1458(5),
      R => '0'
    );
\tmp_V_184_fu_1458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227649,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_184_fu_1458(6),
      R => '0'
    );
\tmp_V_184_fu_1458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227649,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_184_fu_1458(7),
      R => '0'
    );
\tmp_V_185_fu_1462[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \^odata_reg[16]\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227650
    );
\tmp_V_185_fu_1462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227650,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_185_fu_1462(0),
      R => '0'
    );
\tmp_V_185_fu_1462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227650,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_185_fu_1462(1),
      R => '0'
    );
\tmp_V_185_fu_1462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227650,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_185_fu_1462(2),
      R => '0'
    );
\tmp_V_185_fu_1462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227650,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_185_fu_1462(3),
      R => '0'
    );
\tmp_V_185_fu_1462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227650,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_185_fu_1462(4),
      R => '0'
    );
\tmp_V_185_fu_1462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227650,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_185_fu_1462(5),
      R => '0'
    );
\tmp_V_185_fu_1462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227650,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_185_fu_1462(6),
      R => '0'
    );
\tmp_V_185_fu_1462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227650,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_185_fu_1462(7),
      R => '0'
    );
\tmp_V_186_fu_1466[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \^odata_reg[16]\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227651
    );
\tmp_V_186_fu_1466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227651,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_186_fu_1466(0),
      R => '0'
    );
\tmp_V_186_fu_1466_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227651,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_186_fu_1466(1),
      R => '0'
    );
\tmp_V_186_fu_1466_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227651,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_186_fu_1466(2),
      R => '0'
    );
\tmp_V_186_fu_1466_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227651,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_186_fu_1466(3),
      R => '0'
    );
\tmp_V_186_fu_1466_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227651,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_186_fu_1466(4),
      R => '0'
    );
\tmp_V_186_fu_1466_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227651,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_186_fu_1466(5),
      R => '0'
    );
\tmp_V_186_fu_1466_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227651,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_186_fu_1466(6),
      R => '0'
    );
\tmp_V_186_fu_1466_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227651,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_186_fu_1466(7),
      R => '0'
    );
\tmp_V_187_fu_1470[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \^odata_reg[16]\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227652
    );
\tmp_V_187_fu_1470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227652,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_187_fu_1470(0),
      R => '0'
    );
\tmp_V_187_fu_1470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227652,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_187_fu_1470(1),
      R => '0'
    );
\tmp_V_187_fu_1470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227652,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_187_fu_1470(2),
      R => '0'
    );
\tmp_V_187_fu_1470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227652,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_187_fu_1470(3),
      R => '0'
    );
\tmp_V_187_fu_1470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227652,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_187_fu_1470(4),
      R => '0'
    );
\tmp_V_187_fu_1470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227652,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_187_fu_1470(5),
      R => '0'
    );
\tmp_V_187_fu_1470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227652,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_187_fu_1470(6),
      R => '0'
    );
\tmp_V_187_fu_1470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227652,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_187_fu_1470(7),
      R => '0'
    );
\tmp_V_188_fu_1474[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \^odata_reg[16]\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227653
    );
\tmp_V_188_fu_1474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227653,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_188_fu_1474(0),
      R => '0'
    );
\tmp_V_188_fu_1474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227653,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_188_fu_1474(1),
      R => '0'
    );
\tmp_V_188_fu_1474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227653,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_188_fu_1474(2),
      R => '0'
    );
\tmp_V_188_fu_1474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227653,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_188_fu_1474(3),
      R => '0'
    );
\tmp_V_188_fu_1474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227653,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_188_fu_1474(4),
      R => '0'
    );
\tmp_V_188_fu_1474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227653,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_188_fu_1474(5),
      R => '0'
    );
\tmp_V_188_fu_1474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227653,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_188_fu_1474(6),
      R => '0'
    );
\tmp_V_188_fu_1474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227653,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_188_fu_1474(7),
      R => '0'
    );
\tmp_V_189_fu_1478[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227654
    );
\tmp_V_189_fu_1478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227654,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_189_fu_1478(0),
      R => '0'
    );
\tmp_V_189_fu_1478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227654,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_189_fu_1478(1),
      R => '0'
    );
\tmp_V_189_fu_1478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227654,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_189_fu_1478(2),
      R => '0'
    );
\tmp_V_189_fu_1478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227654,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_189_fu_1478(3),
      R => '0'
    );
\tmp_V_189_fu_1478_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227654,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_189_fu_1478(4),
      R => '0'
    );
\tmp_V_189_fu_1478_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227654,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_189_fu_1478(5),
      R => '0'
    );
\tmp_V_189_fu_1478_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227654,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_189_fu_1478(6),
      R => '0'
    );
\tmp_V_189_fu_1478_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227654,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_189_fu_1478(7),
      R => '0'
    );
\tmp_V_18_fu_794[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I2 => \tmp_V_17_fu_790[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I4 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => \tmp_V_18_fu_794[7]_i_1_n_1\
    );
\tmp_V_18_fu_794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_18_fu_794[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_18_fu_794(0),
      R => '0'
    );
\tmp_V_18_fu_794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_18_fu_794[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_18_fu_794(1),
      R => '0'
    );
\tmp_V_18_fu_794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_18_fu_794[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_18_fu_794(2),
      R => '0'
    );
\tmp_V_18_fu_794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_18_fu_794[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_18_fu_794(3),
      R => '0'
    );
\tmp_V_18_fu_794_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_18_fu_794[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_18_fu_794(4),
      R => '0'
    );
\tmp_V_18_fu_794_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_18_fu_794[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_18_fu_794(5),
      R => '0'
    );
\tmp_V_18_fu_794_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_18_fu_794[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_18_fu_794(6),
      R => '0'
    );
\tmp_V_18_fu_794_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_18_fu_794[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_18_fu_794(7),
      R => '0'
    );
\tmp_V_190_fu_1482[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227655
    );
\tmp_V_190_fu_1482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227655,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_190_fu_1482(0),
      R => '0'
    );
\tmp_V_190_fu_1482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227655,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_190_fu_1482(1),
      R => '0'
    );
\tmp_V_190_fu_1482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227655,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_190_fu_1482(2),
      R => '0'
    );
\tmp_V_190_fu_1482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227655,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_190_fu_1482(3),
      R => '0'
    );
\tmp_V_190_fu_1482_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227655,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_190_fu_1482(4),
      R => '0'
    );
\tmp_V_190_fu_1482_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227655,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_190_fu_1482(5),
      R => '0'
    );
\tmp_V_190_fu_1482_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227655,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_190_fu_1482(6),
      R => '0'
    );
\tmp_V_190_fu_1482_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227655,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_190_fu_1482(7),
      R => '0'
    );
\tmp_V_191_fu_1486[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227656
    );
\tmp_V_191_fu_1486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227656,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_191_fu_1486(0),
      R => '0'
    );
\tmp_V_191_fu_1486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227656,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_191_fu_1486(1),
      R => '0'
    );
\tmp_V_191_fu_1486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227656,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_191_fu_1486(2),
      R => '0'
    );
\tmp_V_191_fu_1486_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227656,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_191_fu_1486(3),
      R => '0'
    );
\tmp_V_191_fu_1486_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227656,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_191_fu_1486(4),
      R => '0'
    );
\tmp_V_191_fu_1486_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227656,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_191_fu_1486(5),
      R => '0'
    );
\tmp_V_191_fu_1486_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227656,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_191_fu_1486(6),
      R => '0'
    );
\tmp_V_191_fu_1486_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227656,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_191_fu_1486(7),
      R => '0'
    );
\tmp_V_192_fu_1490[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I5 => \^odata_reg[16]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227657
    );
\tmp_V_192_fu_1490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227657,
      D => \tmp_V_191_fu_1486_reg[7]_0\(0),
      Q => tmp_V_192_fu_1490(0),
      R => '0'
    );
\tmp_V_192_fu_1490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227657,
      D => \tmp_V_191_fu_1486_reg[7]_0\(1),
      Q => tmp_V_192_fu_1490(1),
      R => '0'
    );
\tmp_V_192_fu_1490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227657,
      D => \tmp_V_191_fu_1486_reg[7]_0\(2),
      Q => tmp_V_192_fu_1490(2),
      R => '0'
    );
\tmp_V_192_fu_1490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227657,
      D => \tmp_V_191_fu_1486_reg[7]_0\(3),
      Q => tmp_V_192_fu_1490(3),
      R => '0'
    );
\tmp_V_192_fu_1490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227657,
      D => \tmp_V_191_fu_1486_reg[7]_0\(4),
      Q => tmp_V_192_fu_1490(4),
      R => '0'
    );
\tmp_V_192_fu_1490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227657,
      D => \tmp_V_191_fu_1486_reg[7]_0\(5),
      Q => tmp_V_192_fu_1490(5),
      R => '0'
    );
\tmp_V_192_fu_1490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227657,
      D => \tmp_V_191_fu_1486_reg[7]_0\(6),
      Q => tmp_V_192_fu_1490(6),
      R => '0'
    );
\tmp_V_192_fu_1490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227657,
      D => \tmp_V_191_fu_1486_reg[7]_0\(7),
      Q => tmp_V_192_fu_1490(7),
      R => '0'
    );
\tmp_V_193_fu_1494[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => sf_1_fu_722_reg(1),
      I2 => \^odata_reg[16]_0\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227658
    );
\tmp_V_193_fu_1494[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(6),
      O => \tmp_V_193_fu_1494[7]_i_2_n_1\
    );
\tmp_V_193_fu_1494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227658,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_193_fu_1494(0),
      R => '0'
    );
\tmp_V_193_fu_1494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227658,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_193_fu_1494(1),
      R => '0'
    );
\tmp_V_193_fu_1494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227658,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_193_fu_1494(2),
      R => '0'
    );
\tmp_V_193_fu_1494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227658,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_193_fu_1494(3),
      R => '0'
    );
\tmp_V_193_fu_1494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227658,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_193_fu_1494(4),
      R => '0'
    );
\tmp_V_193_fu_1494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227658,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_193_fu_1494(5),
      R => '0'
    );
\tmp_V_193_fu_1494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227658,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_193_fu_1494(6),
      R => '0'
    );
\tmp_V_193_fu_1494_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227658,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_193_fu_1494(7),
      R => '0'
    );
\tmp_V_194_fu_1498[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => sf_1_fu_722_reg(1),
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227659
    );
\tmp_V_194_fu_1498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227659,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_194_fu_1498(0),
      R => '0'
    );
\tmp_V_194_fu_1498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227659,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_194_fu_1498(1),
      R => '0'
    );
\tmp_V_194_fu_1498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227659,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_194_fu_1498(2),
      R => '0'
    );
\tmp_V_194_fu_1498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227659,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_194_fu_1498(3),
      R => '0'
    );
\tmp_V_194_fu_1498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227659,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_194_fu_1498(4),
      R => '0'
    );
\tmp_V_194_fu_1498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227659,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_194_fu_1498(5),
      R => '0'
    );
\tmp_V_194_fu_1498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227659,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_194_fu_1498(6),
      R => '0'
    );
\tmp_V_194_fu_1498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227659,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_194_fu_1498(7),
      R => '0'
    );
\tmp_V_195_fu_1502[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => sf_1_fu_722_reg(1),
      I2 => \^odata_reg[16]_0\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227660
    );
\tmp_V_195_fu_1502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227660,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_195_fu_1502(0),
      R => '0'
    );
\tmp_V_195_fu_1502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227660,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_195_fu_1502(1),
      R => '0'
    );
\tmp_V_195_fu_1502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227660,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_195_fu_1502(2),
      R => '0'
    );
\tmp_V_195_fu_1502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227660,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_195_fu_1502(3),
      R => '0'
    );
\tmp_V_195_fu_1502_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227660,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_195_fu_1502(4),
      R => '0'
    );
\tmp_V_195_fu_1502_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227660,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_195_fu_1502(5),
      R => '0'
    );
\tmp_V_195_fu_1502_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227660,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_195_fu_1502(6),
      R => '0'
    );
\tmp_V_195_fu_1502_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227660,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_195_fu_1502(7),
      R => '0'
    );
\tmp_V_196_fu_1506[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => sf_1_fu_722_reg(1),
      I2 => \^odata_reg[16]_0\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227661
    );
\tmp_V_196_fu_1506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227661,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_196_fu_1506(0),
      R => '0'
    );
\tmp_V_196_fu_1506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227661,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_196_fu_1506(1),
      R => '0'
    );
\tmp_V_196_fu_1506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227661,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_196_fu_1506(2),
      R => '0'
    );
\tmp_V_196_fu_1506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227661,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_196_fu_1506(3),
      R => '0'
    );
\tmp_V_196_fu_1506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227661,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_196_fu_1506(4),
      R => '0'
    );
\tmp_V_196_fu_1506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227661,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_196_fu_1506(5),
      R => '0'
    );
\tmp_V_196_fu_1506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227661,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_196_fu_1506(6),
      R => '0'
    );
\tmp_V_196_fu_1506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227661,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_196_fu_1506(7),
      R => '0'
    );
\tmp_V_197_fu_1510[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => sf_1_fu_722_reg(1),
      I2 => \^odata_reg[16]_0\,
      I3 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => sf_1_fu_722_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227662
    );
\tmp_V_197_fu_1510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227662,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_197_fu_1510(0),
      R => '0'
    );
\tmp_V_197_fu_1510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227662,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_197_fu_1510(1),
      R => '0'
    );
\tmp_V_197_fu_1510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227662,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_197_fu_1510(2),
      R => '0'
    );
\tmp_V_197_fu_1510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227662,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_197_fu_1510(3),
      R => '0'
    );
\tmp_V_197_fu_1510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227662,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_197_fu_1510(4),
      R => '0'
    );
\tmp_V_197_fu_1510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227662,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_197_fu_1510(5),
      R => '0'
    );
\tmp_V_197_fu_1510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227662,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_197_fu_1510(6),
      R => '0'
    );
\tmp_V_197_fu_1510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227662,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_197_fu_1510(7),
      R => '0'
    );
\tmp_V_198_fu_1514[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => sf_1_fu_722_reg(1),
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227663
    );
\tmp_V_198_fu_1514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227663,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_198_fu_1514(0),
      R => '0'
    );
\tmp_V_198_fu_1514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227663,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_198_fu_1514(1),
      R => '0'
    );
\tmp_V_198_fu_1514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227663,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_198_fu_1514(2),
      R => '0'
    );
\tmp_V_198_fu_1514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227663,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_198_fu_1514(3),
      R => '0'
    );
\tmp_V_198_fu_1514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227663,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_198_fu_1514(4),
      R => '0'
    );
\tmp_V_198_fu_1514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227663,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_198_fu_1514(5),
      R => '0'
    );
\tmp_V_198_fu_1514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227663,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_198_fu_1514(6),
      R => '0'
    );
\tmp_V_198_fu_1514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227663,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_198_fu_1514(7),
      R => '0'
    );
\tmp_V_199_fu_1518[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => sf_1_fu_722_reg(1),
      I2 => \^odata_reg[16]_0\,
      I3 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227664
    );
\tmp_V_199_fu_1518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227664,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_199_fu_1518(0),
      R => '0'
    );
\tmp_V_199_fu_1518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227664,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_199_fu_1518(1),
      R => '0'
    );
\tmp_V_199_fu_1518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227664,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_199_fu_1518(2),
      R => '0'
    );
\tmp_V_199_fu_1518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227664,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_199_fu_1518(3),
      R => '0'
    );
\tmp_V_199_fu_1518_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227664,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_199_fu_1518(4),
      R => '0'
    );
\tmp_V_199_fu_1518_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227664,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_199_fu_1518(5),
      R => '0'
    );
\tmp_V_199_fu_1518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227664,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_199_fu_1518(6),
      R => '0'
    );
\tmp_V_199_fu_1518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227664,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_199_fu_1518(7),
      R => '0'
    );
\tmp_V_19_fu_798[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => \tmp_V_17_fu_790[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276172171_out
    );
\tmp_V_19_fu_798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276172171_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_19_fu_798(0),
      R => '0'
    );
\tmp_V_19_fu_798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276172171_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_19_fu_798(1),
      R => '0'
    );
\tmp_V_19_fu_798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276172171_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_19_fu_798(2),
      R => '0'
    );
\tmp_V_19_fu_798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276172171_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_19_fu_798(3),
      R => '0'
    );
\tmp_V_19_fu_798_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276172171_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_19_fu_798(4),
      R => '0'
    );
\tmp_V_19_fu_798_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276172171_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_19_fu_798(5),
      R => '0'
    );
\tmp_V_19_fu_798_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276172171_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_19_fu_798(6),
      R => '0'
    );
\tmp_V_19_fu_798_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276172171_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_19_fu_798(7),
      R => '0'
    );
\tmp_V_1_fu_730[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276155
    );
\tmp_V_1_fu_730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276155,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_1_fu_730(0),
      R => '0'
    );
\tmp_V_1_fu_730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276155,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_1_fu_730(1),
      R => '0'
    );
\tmp_V_1_fu_730_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276155,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_1_fu_730(2),
      R => '0'
    );
\tmp_V_1_fu_730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276155,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_1_fu_730(3),
      R => '0'
    );
\tmp_V_1_fu_730_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276155,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_1_fu_730(4),
      R => '0'
    );
\tmp_V_1_fu_730_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276155,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_1_fu_730(5),
      R => '0'
    );
\tmp_V_1_fu_730_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276155,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_1_fu_730(6),
      R => '0'
    );
\tmp_V_1_fu_730_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276155,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_1_fu_730(7),
      R => '0'
    );
\tmp_V_200_fu_1522[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => sf_1_fu_722_reg(1),
      I2 => \^odata_reg[16]_0\,
      I3 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227665
    );
\tmp_V_200_fu_1522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227665,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_200_fu_1522(0),
      R => '0'
    );
\tmp_V_200_fu_1522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227665,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_200_fu_1522(1),
      R => '0'
    );
\tmp_V_200_fu_1522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227665,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_200_fu_1522(2),
      R => '0'
    );
\tmp_V_200_fu_1522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227665,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_200_fu_1522(3),
      R => '0'
    );
\tmp_V_200_fu_1522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227665,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_200_fu_1522(4),
      R => '0'
    );
\tmp_V_200_fu_1522_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227665,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_200_fu_1522(5),
      R => '0'
    );
\tmp_V_200_fu_1522_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227665,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_200_fu_1522(6),
      R => '0'
    );
\tmp_V_200_fu_1522_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227665,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_200_fu_1522(7),
      R => '0'
    );
\tmp_V_201_fu_1526[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => sf_1_fu_722_reg(1),
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227666
    );
\tmp_V_201_fu_1526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227666,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_201_fu_1526(0),
      R => '0'
    );
\tmp_V_201_fu_1526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227666,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_201_fu_1526(1),
      R => '0'
    );
\tmp_V_201_fu_1526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227666,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_201_fu_1526(2),
      R => '0'
    );
\tmp_V_201_fu_1526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227666,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_201_fu_1526(3),
      R => '0'
    );
\tmp_V_201_fu_1526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227666,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_201_fu_1526(4),
      R => '0'
    );
\tmp_V_201_fu_1526_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227666,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_201_fu_1526(5),
      R => '0'
    );
\tmp_V_201_fu_1526_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227666,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_201_fu_1526(6),
      R => '0'
    );
\tmp_V_201_fu_1526_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227666,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_201_fu_1526(7),
      R => '0'
    );
\tmp_V_202_fu_1530[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => sf_1_fu_722_reg(1),
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227667
    );
\tmp_V_202_fu_1530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227667,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_202_fu_1530(0),
      R => '0'
    );
\tmp_V_202_fu_1530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227667,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_202_fu_1530(1),
      R => '0'
    );
\tmp_V_202_fu_1530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227667,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_202_fu_1530(2),
      R => '0'
    );
\tmp_V_202_fu_1530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227667,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_202_fu_1530(3),
      R => '0'
    );
\tmp_V_202_fu_1530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227667,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_202_fu_1530(4),
      R => '0'
    );
\tmp_V_202_fu_1530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227667,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_202_fu_1530(5),
      R => '0'
    );
\tmp_V_202_fu_1530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227667,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_202_fu_1530(6),
      R => '0'
    );
\tmp_V_202_fu_1530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227667,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_202_fu_1530(7),
      R => '0'
    );
\tmp_V_203_fu_1534[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => sf_1_fu_722_reg(1),
      I3 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227668
    );
\tmp_V_203_fu_1534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227668,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_203_fu_1534(0),
      R => '0'
    );
\tmp_V_203_fu_1534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227668,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_203_fu_1534(1),
      R => '0'
    );
\tmp_V_203_fu_1534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227668,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_203_fu_1534(2),
      R => '0'
    );
\tmp_V_203_fu_1534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227668,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_203_fu_1534(3),
      R => '0'
    );
\tmp_V_203_fu_1534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227668,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_203_fu_1534(4),
      R => '0'
    );
\tmp_V_203_fu_1534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227668,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_203_fu_1534(5),
      R => '0'
    );
\tmp_V_203_fu_1534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227668,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_203_fu_1534(6),
      R => '0'
    );
\tmp_V_203_fu_1534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227668,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_203_fu_1534(7),
      R => '0'
    );
\tmp_V_204_fu_1538[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I5 => sf_1_fu_722_reg(1),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227669
    );
\tmp_V_204_fu_1538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227669,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_204_fu_1538(0),
      R => '0'
    );
\tmp_V_204_fu_1538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227669,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_204_fu_1538(1),
      R => '0'
    );
\tmp_V_204_fu_1538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227669,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_204_fu_1538(2),
      R => '0'
    );
\tmp_V_204_fu_1538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227669,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_204_fu_1538(3),
      R => '0'
    );
\tmp_V_204_fu_1538_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227669,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_204_fu_1538(4),
      R => '0'
    );
\tmp_V_204_fu_1538_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227669,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_204_fu_1538(5),
      R => '0'
    );
\tmp_V_204_fu_1538_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227669,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_204_fu_1538(6),
      R => '0'
    );
\tmp_V_204_fu_1538_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227669,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_204_fu_1538(7),
      R => '0'
    );
\tmp_V_205_fu_1542[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => sf_1_fu_722_reg(1),
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227670
    );
\tmp_V_205_fu_1542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227670,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_205_fu_1542(0),
      R => '0'
    );
\tmp_V_205_fu_1542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227670,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_205_fu_1542(1),
      R => '0'
    );
\tmp_V_205_fu_1542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227670,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_205_fu_1542(2),
      R => '0'
    );
\tmp_V_205_fu_1542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227670,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_205_fu_1542(3),
      R => '0'
    );
\tmp_V_205_fu_1542_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227670,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_205_fu_1542(4),
      R => '0'
    );
\tmp_V_205_fu_1542_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227670,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_205_fu_1542(5),
      R => '0'
    );
\tmp_V_205_fu_1542_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227670,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_205_fu_1542(6),
      R => '0'
    );
\tmp_V_205_fu_1542_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227670,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_205_fu_1542(7),
      R => '0'
    );
\tmp_V_206_fu_1546[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => sf_1_fu_722_reg(1),
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227671
    );
\tmp_V_206_fu_1546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227671,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_206_fu_1546(0),
      R => '0'
    );
\tmp_V_206_fu_1546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227671,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_206_fu_1546(1),
      R => '0'
    );
\tmp_V_206_fu_1546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227671,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_206_fu_1546(2),
      R => '0'
    );
\tmp_V_206_fu_1546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227671,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_206_fu_1546(3),
      R => '0'
    );
\tmp_V_206_fu_1546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227671,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_206_fu_1546(4),
      R => '0'
    );
\tmp_V_206_fu_1546_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227671,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_206_fu_1546(5),
      R => '0'
    );
\tmp_V_206_fu_1546_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227671,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_206_fu_1546(6),
      R => '0'
    );
\tmp_V_206_fu_1546_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227671,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_206_fu_1546(7),
      R => '0'
    );
\tmp_V_207_fu_1550[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => sf_1_fu_722_reg(1),
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227672
    );
\tmp_V_207_fu_1550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227672,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_207_fu_1550(0),
      R => '0'
    );
\tmp_V_207_fu_1550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227672,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_207_fu_1550(1),
      R => '0'
    );
\tmp_V_207_fu_1550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227672,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_207_fu_1550(2),
      R => '0'
    );
\tmp_V_207_fu_1550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227672,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_207_fu_1550(3),
      R => '0'
    );
\tmp_V_207_fu_1550_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227672,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_207_fu_1550(4),
      R => '0'
    );
\tmp_V_207_fu_1550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227672,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_207_fu_1550(5),
      R => '0'
    );
\tmp_V_207_fu_1550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227672,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_207_fu_1550(6),
      R => '0'
    );
\tmp_V_207_fu_1550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227672,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_207_fu_1550(7),
      R => '0'
    );
\tmp_V_208_fu_1554[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => sf_1_fu_722_reg(1),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227673
    );
\tmp_V_208_fu_1554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227673,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_208_fu_1554(0),
      R => '0'
    );
\tmp_V_208_fu_1554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227673,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_208_fu_1554(1),
      R => '0'
    );
\tmp_V_208_fu_1554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227673,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_208_fu_1554(2),
      R => '0'
    );
\tmp_V_208_fu_1554_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227673,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_208_fu_1554(3),
      R => '0'
    );
\tmp_V_208_fu_1554_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227673,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_208_fu_1554(4),
      R => '0'
    );
\tmp_V_208_fu_1554_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227673,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_208_fu_1554(5),
      R => '0'
    );
\tmp_V_208_fu_1554_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227673,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_208_fu_1554(6),
      R => '0'
    );
\tmp_V_208_fu_1554_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227673,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_208_fu_1554(7),
      R => '0'
    );
\tmp_V_209_fu_1558[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \tmp_V_209_fu_1558[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227674
    );
\tmp_V_209_fu_1558[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_209_fu_1558[7]_i_2_n_1\
    );
\tmp_V_209_fu_1558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227674,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_209_fu_1558(0),
      R => '0'
    );
\tmp_V_209_fu_1558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227674,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_209_fu_1558(1),
      R => '0'
    );
\tmp_V_209_fu_1558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227674,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_209_fu_1558(2),
      R => '0'
    );
\tmp_V_209_fu_1558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227674,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_209_fu_1558(3),
      R => '0'
    );
\tmp_V_209_fu_1558_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227674,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_209_fu_1558(4),
      R => '0'
    );
\tmp_V_209_fu_1558_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227674,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_209_fu_1558(5),
      R => '0'
    );
\tmp_V_209_fu_1558_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227674,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_209_fu_1558(6),
      R => '0'
    );
\tmp_V_209_fu_1558_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227674,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_209_fu_1558(7),
      R => '0'
    );
\tmp_V_20_fu_802[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I2 => \tmp_V_17_fu_790[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => \tmp_V_20_fu_802[7]_i_1_n_1\
    );
\tmp_V_20_fu_802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_20_fu_802[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_20_fu_802(0),
      R => '0'
    );
\tmp_V_20_fu_802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_20_fu_802[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_20_fu_802(1),
      R => '0'
    );
\tmp_V_20_fu_802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_20_fu_802[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_20_fu_802(2),
      R => '0'
    );
\tmp_V_20_fu_802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_20_fu_802[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_20_fu_802(3),
      R => '0'
    );
\tmp_V_20_fu_802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_20_fu_802[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_20_fu_802(4),
      R => '0'
    );
\tmp_V_20_fu_802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_20_fu_802[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_20_fu_802(5),
      R => '0'
    );
\tmp_V_20_fu_802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_20_fu_802[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_20_fu_802(6),
      R => '0'
    );
\tmp_V_20_fu_802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_20_fu_802[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_20_fu_802(7),
      R => '0'
    );
\tmp_V_210_fu_1562[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \tmp_V_209_fu_1558[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227675
    );
\tmp_V_210_fu_1562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227675,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_210_fu_1562(0),
      R => '0'
    );
\tmp_V_210_fu_1562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227675,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_210_fu_1562(1),
      R => '0'
    );
\tmp_V_210_fu_1562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227675,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_210_fu_1562(2),
      R => '0'
    );
\tmp_V_210_fu_1562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227675,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_210_fu_1562(3),
      R => '0'
    );
\tmp_V_210_fu_1562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227675,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_210_fu_1562(4),
      R => '0'
    );
\tmp_V_210_fu_1562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227675,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_210_fu_1562(5),
      R => '0'
    );
\tmp_V_210_fu_1562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227675,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_210_fu_1562(6),
      R => '0'
    );
\tmp_V_210_fu_1562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227675,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_210_fu_1562(7),
      R => '0'
    );
\tmp_V_211_fu_1566[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tmp_V_209_fu_1558[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \^odata_reg[16]_0\,
      O => \tmp_V_211_fu_1566[7]_i_1_n_1\
    );
\tmp_V_211_fu_1566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_211_fu_1566[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_211_fu_1566(0),
      R => '0'
    );
\tmp_V_211_fu_1566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_211_fu_1566[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_211_fu_1566(1),
      R => '0'
    );
\tmp_V_211_fu_1566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_211_fu_1566[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_211_fu_1566(2),
      R => '0'
    );
\tmp_V_211_fu_1566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_211_fu_1566[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_211_fu_1566(3),
      R => '0'
    );
\tmp_V_211_fu_1566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_211_fu_1566[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_211_fu_1566(4),
      R => '0'
    );
\tmp_V_211_fu_1566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_211_fu_1566[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_211_fu_1566(5),
      R => '0'
    );
\tmp_V_211_fu_1566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_211_fu_1566[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_211_fu_1566(6),
      R => '0'
    );
\tmp_V_211_fu_1566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_211_fu_1566[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_211_fu_1566(7),
      R => '0'
    );
\tmp_V_212_fu_1570[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_209_fu_1558[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \^odata_reg[16]_0\,
      O => \tmp_V_212_fu_1570[7]_i_1_n_1\
    );
\tmp_V_212_fu_1570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_212_fu_1570[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_212_fu_1570(0),
      R => '0'
    );
\tmp_V_212_fu_1570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_212_fu_1570[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_212_fu_1570(1),
      R => '0'
    );
\tmp_V_212_fu_1570_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_212_fu_1570[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_212_fu_1570(2),
      R => '0'
    );
\tmp_V_212_fu_1570_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_212_fu_1570[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_212_fu_1570(3),
      R => '0'
    );
\tmp_V_212_fu_1570_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_212_fu_1570[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_212_fu_1570(4),
      R => '0'
    );
\tmp_V_212_fu_1570_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_212_fu_1570[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_212_fu_1570(5),
      R => '0'
    );
\tmp_V_212_fu_1570_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_212_fu_1570[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_212_fu_1570(6),
      R => '0'
    );
\tmp_V_212_fu_1570_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_212_fu_1570[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_212_fu_1570(7),
      R => '0'
    );
\tmp_V_213_fu_1574[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_213_fu_1574[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227678
    );
\tmp_V_213_fu_1574[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(4),
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(6),
      O => \tmp_V_213_fu_1574[7]_i_2_n_1\
    );
\tmp_V_213_fu_1574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227678,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_213_fu_1574(0),
      R => '0'
    );
\tmp_V_213_fu_1574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227678,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_213_fu_1574(1),
      R => '0'
    );
\tmp_V_213_fu_1574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227678,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_213_fu_1574(2),
      R => '0'
    );
\tmp_V_213_fu_1574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227678,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_213_fu_1574(3),
      R => '0'
    );
\tmp_V_213_fu_1574_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227678,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_213_fu_1574(4),
      R => '0'
    );
\tmp_V_213_fu_1574_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227678,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_213_fu_1574(5),
      R => '0'
    );
\tmp_V_213_fu_1574_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227678,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_213_fu_1574(6),
      R => '0'
    );
\tmp_V_213_fu_1574_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227678,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_213_fu_1574(7),
      R => '0'
    );
\tmp_V_214_fu_1578[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_213_fu_1574[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227679
    );
\tmp_V_214_fu_1578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227679,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_214_fu_1578(0),
      R => '0'
    );
\tmp_V_214_fu_1578_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227679,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_214_fu_1578(1),
      R => '0'
    );
\tmp_V_214_fu_1578_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227679,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_214_fu_1578(2),
      R => '0'
    );
\tmp_V_214_fu_1578_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227679,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_214_fu_1578(3),
      R => '0'
    );
\tmp_V_214_fu_1578_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227679,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_214_fu_1578(4),
      R => '0'
    );
\tmp_V_214_fu_1578_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227679,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_214_fu_1578(5),
      R => '0'
    );
\tmp_V_214_fu_1578_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227679,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_214_fu_1578(6),
      R => '0'
    );
\tmp_V_214_fu_1578_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227679,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_214_fu_1578(7),
      R => '0'
    );
\tmp_V_215_fu_1582[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_213_fu_1574[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227680
    );
\tmp_V_215_fu_1582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227680,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_215_fu_1582(0),
      R => '0'
    );
\tmp_V_215_fu_1582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227680,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_215_fu_1582(1),
      R => '0'
    );
\tmp_V_215_fu_1582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227680,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_215_fu_1582(2),
      R => '0'
    );
\tmp_V_215_fu_1582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227680,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_215_fu_1582(3),
      R => '0'
    );
\tmp_V_215_fu_1582_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227680,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_215_fu_1582(4),
      R => '0'
    );
\tmp_V_215_fu_1582_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227680,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_215_fu_1582(5),
      R => '0'
    );
\tmp_V_215_fu_1582_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227680,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_215_fu_1582(6),
      R => '0'
    );
\tmp_V_215_fu_1582_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227680,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_215_fu_1582(7),
      R => '0'
    );
\tmp_V_216_fu_1586[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_213_fu_1574[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227681
    );
\tmp_V_216_fu_1586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227681,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_216_fu_1586(0),
      R => '0'
    );
\tmp_V_216_fu_1586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227681,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_216_fu_1586(1),
      R => '0'
    );
\tmp_V_216_fu_1586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227681,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_216_fu_1586(2),
      R => '0'
    );
\tmp_V_216_fu_1586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227681,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_216_fu_1586(3),
      R => '0'
    );
\tmp_V_216_fu_1586_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227681,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_216_fu_1586(4),
      R => '0'
    );
\tmp_V_216_fu_1586_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227681,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_216_fu_1586(5),
      R => '0'
    );
\tmp_V_216_fu_1586_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227681,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_216_fu_1586(6),
      R => '0'
    );
\tmp_V_216_fu_1586_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227681,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_216_fu_1586(7),
      R => '0'
    );
\tmp_V_217_fu_1590[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_213_fu_1574[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227682
    );
\tmp_V_217_fu_1590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227682,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_217_fu_1590(0),
      R => '0'
    );
\tmp_V_217_fu_1590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227682,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_217_fu_1590(1),
      R => '0'
    );
\tmp_V_217_fu_1590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227682,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_217_fu_1590(2),
      R => '0'
    );
\tmp_V_217_fu_1590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227682,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_217_fu_1590(3),
      R => '0'
    );
\tmp_V_217_fu_1590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227682,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_217_fu_1590(4),
      R => '0'
    );
\tmp_V_217_fu_1590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227682,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_217_fu_1590(5),
      R => '0'
    );
\tmp_V_217_fu_1590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227682,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_217_fu_1590(6),
      R => '0'
    );
\tmp_V_217_fu_1590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227682,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_217_fu_1590(7),
      R => '0'
    );
\tmp_V_218_fu_1594[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_213_fu_1574[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227683
    );
\tmp_V_218_fu_1594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227683,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_218_fu_1594(0),
      R => '0'
    );
\tmp_V_218_fu_1594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227683,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_218_fu_1594(1),
      R => '0'
    );
\tmp_V_218_fu_1594_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227683,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_218_fu_1594(2),
      R => '0'
    );
\tmp_V_218_fu_1594_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227683,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_218_fu_1594(3),
      R => '0'
    );
\tmp_V_218_fu_1594_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227683,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_218_fu_1594(4),
      R => '0'
    );
\tmp_V_218_fu_1594_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227683,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_218_fu_1594(5),
      R => '0'
    );
\tmp_V_218_fu_1594_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227683,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_218_fu_1594(6),
      R => '0'
    );
\tmp_V_218_fu_1594_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227683,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_218_fu_1594(7),
      R => '0'
    );
\tmp_V_219_fu_1598[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_213_fu_1574[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227684
    );
\tmp_V_219_fu_1598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227684,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_219_fu_1598(0),
      R => '0'
    );
\tmp_V_219_fu_1598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227684,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_219_fu_1598(1),
      R => '0'
    );
\tmp_V_219_fu_1598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227684,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_219_fu_1598(2),
      R => '0'
    );
\tmp_V_219_fu_1598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227684,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_219_fu_1598(3),
      R => '0'
    );
\tmp_V_219_fu_1598_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227684,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_219_fu_1598(4),
      R => '0'
    );
\tmp_V_219_fu_1598_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227684,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_219_fu_1598(5),
      R => '0'
    );
\tmp_V_219_fu_1598_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227684,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_219_fu_1598(6),
      R => '0'
    );
\tmp_V_219_fu_1598_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227684,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_219_fu_1598(7),
      R => '0'
    );
\tmp_V_21_fu_806[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_21_fu_806[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276174173_out
    );
\tmp_V_21_fu_806[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(6),
      I5 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      O => \tmp_V_21_fu_806[7]_i_2_n_1\
    );
\tmp_V_21_fu_806[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => \tmp_V_21_fu_806[7]_i_3_n_1\
    );
\tmp_V_21_fu_806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276174173_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_21_fu_806(0),
      R => '0'
    );
\tmp_V_21_fu_806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276174173_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_21_fu_806(1),
      R => '0'
    );
\tmp_V_21_fu_806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276174173_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_21_fu_806(2),
      R => '0'
    );
\tmp_V_21_fu_806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276174173_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_21_fu_806(3),
      R => '0'
    );
\tmp_V_21_fu_806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276174173_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_21_fu_806(4),
      R => '0'
    );
\tmp_V_21_fu_806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276174173_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_21_fu_806(5),
      R => '0'
    );
\tmp_V_21_fu_806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276174173_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_21_fu_806(6),
      R => '0'
    );
\tmp_V_21_fu_806_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276174173_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_21_fu_806(7),
      R => '0'
    );
\tmp_V_220_fu_1602[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_213_fu_1574[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227685
    );
\tmp_V_220_fu_1602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227685,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_220_fu_1602(0),
      R => '0'
    );
\tmp_V_220_fu_1602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227685,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_220_fu_1602(1),
      R => '0'
    );
\tmp_V_220_fu_1602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227685,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_220_fu_1602(2),
      R => '0'
    );
\tmp_V_220_fu_1602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227685,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_220_fu_1602(3),
      R => '0'
    );
\tmp_V_220_fu_1602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227685,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_220_fu_1602(4),
      R => '0'
    );
\tmp_V_220_fu_1602_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227685,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_220_fu_1602(5),
      R => '0'
    );
\tmp_V_220_fu_1602_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227685,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_220_fu_1602(6),
      R => '0'
    );
\tmp_V_220_fu_1602_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227685,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_220_fu_1602(7),
      R => '0'
    );
\tmp_V_221_fu_1606[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \tmp_V_221_fu_1606[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227686
    );
\tmp_V_221_fu_1606[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_221_fu_1606[7]_i_2_n_1\
    );
\tmp_V_221_fu_1606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227686,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_221_fu_1606(0),
      R => '0'
    );
\tmp_V_221_fu_1606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227686,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_221_fu_1606(1),
      R => '0'
    );
\tmp_V_221_fu_1606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227686,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_221_fu_1606(2),
      R => '0'
    );
\tmp_V_221_fu_1606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227686,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_221_fu_1606(3),
      R => '0'
    );
\tmp_V_221_fu_1606_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227686,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_221_fu_1606(4),
      R => '0'
    );
\tmp_V_221_fu_1606_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227686,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_221_fu_1606(5),
      R => '0'
    );
\tmp_V_221_fu_1606_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227686,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_221_fu_1606(6),
      R => '0'
    );
\tmp_V_221_fu_1606_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227686,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_221_fu_1606(7),
      R => '0'
    );
\tmp_V_222_fu_1610[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \tmp_V_221_fu_1606[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227687
    );
\tmp_V_222_fu_1610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227687,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_222_fu_1610(0),
      R => '0'
    );
\tmp_V_222_fu_1610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227687,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_222_fu_1610(1),
      R => '0'
    );
\tmp_V_222_fu_1610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227687,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_222_fu_1610(2),
      R => '0'
    );
\tmp_V_222_fu_1610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227687,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_222_fu_1610(3),
      R => '0'
    );
\tmp_V_222_fu_1610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227687,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_222_fu_1610(4),
      R => '0'
    );
\tmp_V_222_fu_1610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227687,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_222_fu_1610(5),
      R => '0'
    );
\tmp_V_222_fu_1610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227687,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_222_fu_1610(6),
      R => '0'
    );
\tmp_V_222_fu_1610_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227687,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_222_fu_1610(7),
      R => '0'
    );
\tmp_V_223_fu_1614[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => \tmp_V_221_fu_1606[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227688
    );
\tmp_V_223_fu_1614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227688,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_223_fu_1614(0),
      R => '0'
    );
\tmp_V_223_fu_1614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227688,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_223_fu_1614(1),
      R => '0'
    );
\tmp_V_223_fu_1614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227688,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_223_fu_1614(2),
      R => '0'
    );
\tmp_V_223_fu_1614_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227688,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_223_fu_1614(3),
      R => '0'
    );
\tmp_V_223_fu_1614_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227688,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_223_fu_1614(4),
      R => '0'
    );
\tmp_V_223_fu_1614_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227688,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_223_fu_1614(5),
      R => '0'
    );
\tmp_V_223_fu_1614_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227688,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_223_fu_1614(6),
      R => '0'
    );
\tmp_V_223_fu_1614_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227688,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_223_fu_1614(7),
      R => '0'
    );
\tmp_V_224_fu_1618[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_221_fu_1606[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \^odata_reg[16]_0\,
      O => \tmp_V_224_fu_1618[7]_i_1_n_1\
    );
\tmp_V_224_fu_1618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_224_fu_1618[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_224_fu_1618(0),
      R => '0'
    );
\tmp_V_224_fu_1618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_224_fu_1618[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_224_fu_1618(1),
      R => '0'
    );
\tmp_V_224_fu_1618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_224_fu_1618[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_224_fu_1618(2),
      R => '0'
    );
\tmp_V_224_fu_1618_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_224_fu_1618[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_224_fu_1618(3),
      R => '0'
    );
\tmp_V_224_fu_1618_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_224_fu_1618[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_224_fu_1618(4),
      R => '0'
    );
\tmp_V_224_fu_1618_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_224_fu_1618[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_224_fu_1618(5),
      R => '0'
    );
\tmp_V_224_fu_1618_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_224_fu_1618[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_224_fu_1618(6),
      R => '0'
    );
\tmp_V_224_fu_1618_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_224_fu_1618[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_224_fu_1618(7),
      R => '0'
    );
\tmp_V_225_fu_1622[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I3 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227690
    );
\tmp_V_225_fu_1622[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(4),
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(7),
      O => \tmp_V_225_fu_1622[7]_i_2_n_1\
    );
\tmp_V_225_fu_1622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227690,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_225_fu_1622(0),
      R => '0'
    );
\tmp_V_225_fu_1622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227690,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_225_fu_1622(1),
      R => '0'
    );
\tmp_V_225_fu_1622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227690,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_225_fu_1622(2),
      R => '0'
    );
\tmp_V_225_fu_1622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227690,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_225_fu_1622(3),
      R => '0'
    );
\tmp_V_225_fu_1622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227690,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_225_fu_1622(4),
      R => '0'
    );
\tmp_V_225_fu_1622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227690,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_225_fu_1622(5),
      R => '0'
    );
\tmp_V_225_fu_1622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227690,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_225_fu_1622(6),
      R => '0'
    );
\tmp_V_225_fu_1622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227690,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_225_fu_1622(7),
      R => '0'
    );
\tmp_V_226_fu_1626[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I3 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227691
    );
\tmp_V_226_fu_1626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227691,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_226_fu_1626(0),
      R => '0'
    );
\tmp_V_226_fu_1626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227691,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_226_fu_1626(1),
      R => '0'
    );
\tmp_V_226_fu_1626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227691,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_226_fu_1626(2),
      R => '0'
    );
\tmp_V_226_fu_1626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227691,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_226_fu_1626(3),
      R => '0'
    );
\tmp_V_226_fu_1626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227691,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_226_fu_1626(4),
      R => '0'
    );
\tmp_V_226_fu_1626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227691,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_226_fu_1626(5),
      R => '0'
    );
\tmp_V_226_fu_1626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227691,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_226_fu_1626(6),
      R => '0'
    );
\tmp_V_226_fu_1626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227691,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_226_fu_1626(7),
      R => '0'
    );
\tmp_V_227_fu_1630[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I3 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227692
    );
\tmp_V_227_fu_1630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227692,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_227_fu_1630(0),
      R => '0'
    );
\tmp_V_227_fu_1630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227692,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_227_fu_1630(1),
      R => '0'
    );
\tmp_V_227_fu_1630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227692,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_227_fu_1630(2),
      R => '0'
    );
\tmp_V_227_fu_1630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227692,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_227_fu_1630(3),
      R => '0'
    );
\tmp_V_227_fu_1630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227692,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_227_fu_1630(4),
      R => '0'
    );
\tmp_V_227_fu_1630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227692,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_227_fu_1630(5),
      R => '0'
    );
\tmp_V_227_fu_1630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227692,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_227_fu_1630(6),
      R => '0'
    );
\tmp_V_227_fu_1630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227692,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_227_fu_1630(7),
      R => '0'
    );
\tmp_V_228_fu_1634[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227693
    );
\tmp_V_228_fu_1634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227693,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_228_fu_1634(0),
      R => '0'
    );
\tmp_V_228_fu_1634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227693,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_228_fu_1634(1),
      R => '0'
    );
\tmp_V_228_fu_1634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227693,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_228_fu_1634(2),
      R => '0'
    );
\tmp_V_228_fu_1634_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227693,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_228_fu_1634(3),
      R => '0'
    );
\tmp_V_228_fu_1634_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227693,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_228_fu_1634(4),
      R => '0'
    );
\tmp_V_228_fu_1634_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227693,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_228_fu_1634(5),
      R => '0'
    );
\tmp_V_228_fu_1634_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227693,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_228_fu_1634(6),
      R => '0'
    );
\tmp_V_228_fu_1634_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227693,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_228_fu_1634(7),
      R => '0'
    );
\tmp_V_229_fu_1638[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227694
    );
\tmp_V_229_fu_1638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227694,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_229_fu_1638(0),
      R => '0'
    );
\tmp_V_229_fu_1638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227694,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_229_fu_1638(1),
      R => '0'
    );
\tmp_V_229_fu_1638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227694,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_229_fu_1638(2),
      R => '0'
    );
\tmp_V_229_fu_1638_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227694,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_229_fu_1638(3),
      R => '0'
    );
\tmp_V_229_fu_1638_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227694,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_229_fu_1638(4),
      R => '0'
    );
\tmp_V_229_fu_1638_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227694,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_229_fu_1638(5),
      R => '0'
    );
\tmp_V_229_fu_1638_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227694,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_229_fu_1638(6),
      R => '0'
    );
\tmp_V_229_fu_1638_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227694,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_229_fu_1638(7),
      R => '0'
    );
\tmp_V_22_fu_810[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_21_fu_806[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276175174_out
    );
\tmp_V_22_fu_810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276175174_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_22_fu_810(0),
      R => '0'
    );
\tmp_V_22_fu_810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276175174_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_22_fu_810(1),
      R => '0'
    );
\tmp_V_22_fu_810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276175174_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_22_fu_810(2),
      R => '0'
    );
\tmp_V_22_fu_810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276175174_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_22_fu_810(3),
      R => '0'
    );
\tmp_V_22_fu_810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276175174_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_22_fu_810(4),
      R => '0'
    );
\tmp_V_22_fu_810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276175174_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_22_fu_810(5),
      R => '0'
    );
\tmp_V_22_fu_810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276175174_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_22_fu_810(6),
      R => '0'
    );
\tmp_V_22_fu_810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276175174_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_22_fu_810(7),
      R => '0'
    );
\tmp_V_230_fu_1642[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227695
    );
\tmp_V_230_fu_1642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227695,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_230_fu_1642(0),
      R => '0'
    );
\tmp_V_230_fu_1642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227695,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_230_fu_1642(1),
      R => '0'
    );
\tmp_V_230_fu_1642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227695,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_230_fu_1642(2),
      R => '0'
    );
\tmp_V_230_fu_1642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227695,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_230_fu_1642(3),
      R => '0'
    );
\tmp_V_230_fu_1642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227695,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_230_fu_1642(4),
      R => '0'
    );
\tmp_V_230_fu_1642_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227695,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_230_fu_1642(5),
      R => '0'
    );
\tmp_V_230_fu_1642_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227695,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_230_fu_1642(6),
      R => '0'
    );
\tmp_V_230_fu_1642_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227695,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_230_fu_1642(7),
      R => '0'
    );
\tmp_V_231_fu_1646[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227696
    );
\tmp_V_231_fu_1646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227696,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_231_fu_1646(0),
      R => '0'
    );
\tmp_V_231_fu_1646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227696,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_231_fu_1646(1),
      R => '0'
    );
\tmp_V_231_fu_1646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227696,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_231_fu_1646(2),
      R => '0'
    );
\tmp_V_231_fu_1646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227696,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_231_fu_1646(3),
      R => '0'
    );
\tmp_V_231_fu_1646_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227696,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_231_fu_1646(4),
      R => '0'
    );
\tmp_V_231_fu_1646_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227696,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_231_fu_1646(5),
      R => '0'
    );
\tmp_V_231_fu_1646_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227696,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_231_fu_1646(6),
      R => '0'
    );
\tmp_V_231_fu_1646_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227696,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_231_fu_1646(7),
      R => '0'
    );
\tmp_V_232_fu_1650[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227697
    );
\tmp_V_232_fu_1650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227697,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_232_fu_1650(0),
      R => '0'
    );
\tmp_V_232_fu_1650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227697,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_232_fu_1650(1),
      R => '0'
    );
\tmp_V_232_fu_1650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227697,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_232_fu_1650(2),
      R => '0'
    );
\tmp_V_232_fu_1650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227697,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_232_fu_1650(3),
      R => '0'
    );
\tmp_V_232_fu_1650_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227697,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_232_fu_1650(4),
      R => '0'
    );
\tmp_V_232_fu_1650_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227697,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_232_fu_1650(5),
      R => '0'
    );
\tmp_V_232_fu_1650_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227697,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_232_fu_1650(6),
      R => '0'
    );
\tmp_V_232_fu_1650_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227697,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_232_fu_1650(7),
      R => '0'
    );
\tmp_V_233_fu_1654[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227698
    );
\tmp_V_233_fu_1654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227698,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_233_fu_1654(0),
      R => '0'
    );
\tmp_V_233_fu_1654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227698,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_233_fu_1654(1),
      R => '0'
    );
\tmp_V_233_fu_1654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227698,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_233_fu_1654(2),
      R => '0'
    );
\tmp_V_233_fu_1654_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227698,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_233_fu_1654(3),
      R => '0'
    );
\tmp_V_233_fu_1654_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227698,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_233_fu_1654(4),
      R => '0'
    );
\tmp_V_233_fu_1654_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227698,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_233_fu_1654(5),
      R => '0'
    );
\tmp_V_233_fu_1654_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227698,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_233_fu_1654(6),
      R => '0'
    );
\tmp_V_233_fu_1654_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227698,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_233_fu_1654(7),
      R => '0'
    );
\tmp_V_234_fu_1658[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227699
    );
\tmp_V_234_fu_1658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227699,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_234_fu_1658(0),
      R => '0'
    );
\tmp_V_234_fu_1658_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227699,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_234_fu_1658(1),
      R => '0'
    );
\tmp_V_234_fu_1658_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227699,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_234_fu_1658(2),
      R => '0'
    );
\tmp_V_234_fu_1658_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227699,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_234_fu_1658(3),
      R => '0'
    );
\tmp_V_234_fu_1658_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227699,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_234_fu_1658(4),
      R => '0'
    );
\tmp_V_234_fu_1658_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227699,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_234_fu_1658(5),
      R => '0'
    );
\tmp_V_234_fu_1658_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227699,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_234_fu_1658(6),
      R => '0'
    );
\tmp_V_234_fu_1658_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_227699,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_234_fu_1658(7),
      R => '0'
    );
\tmp_V_235_fu_1662[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276100
    );
\tmp_V_235_fu_1662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276100,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_235_fu_1662(0),
      R => '0'
    );
\tmp_V_235_fu_1662_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276100,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_235_fu_1662(1),
      R => '0'
    );
\tmp_V_235_fu_1662_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276100,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_235_fu_1662(2),
      R => '0'
    );
\tmp_V_235_fu_1662_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276100,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_235_fu_1662(3),
      R => '0'
    );
\tmp_V_235_fu_1662_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276100,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_235_fu_1662(4),
      R => '0'
    );
\tmp_V_235_fu_1662_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276100,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_235_fu_1662(5),
      R => '0'
    );
\tmp_V_235_fu_1662_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276100,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_235_fu_1662(6),
      R => '0'
    );
\tmp_V_235_fu_1662_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276100,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_235_fu_1662(7),
      R => '0'
    );
\tmp_V_236_fu_1666[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276101
    );
\tmp_V_236_fu_1666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276101,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_236_fu_1666(0),
      R => '0'
    );
\tmp_V_236_fu_1666_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276101,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_236_fu_1666(1),
      R => '0'
    );
\tmp_V_236_fu_1666_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276101,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_236_fu_1666(2),
      R => '0'
    );
\tmp_V_236_fu_1666_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276101,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_236_fu_1666(3),
      R => '0'
    );
\tmp_V_236_fu_1666_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276101,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_236_fu_1666(4),
      R => '0'
    );
\tmp_V_236_fu_1666_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276101,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_236_fu_1666(5),
      R => '0'
    );
\tmp_V_236_fu_1666_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276101,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_236_fu_1666(6),
      R => '0'
    );
\tmp_V_236_fu_1666_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276101,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_236_fu_1666(7),
      R => '0'
    );
\tmp_V_237_fu_1670[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276102
    );
\tmp_V_237_fu_1670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276102,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_237_fu_1670(0),
      R => '0'
    );
\tmp_V_237_fu_1670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276102,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_237_fu_1670(1),
      R => '0'
    );
\tmp_V_237_fu_1670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276102,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_237_fu_1670(2),
      R => '0'
    );
\tmp_V_237_fu_1670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276102,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_237_fu_1670(3),
      R => '0'
    );
\tmp_V_237_fu_1670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276102,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_237_fu_1670(4),
      R => '0'
    );
\tmp_V_237_fu_1670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276102,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_237_fu_1670(5),
      R => '0'
    );
\tmp_V_237_fu_1670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276102,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_237_fu_1670(6),
      R => '0'
    );
\tmp_V_237_fu_1670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276102,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_237_fu_1670(7),
      R => '0'
    );
\tmp_V_238_fu_1674[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276103
    );
\tmp_V_238_fu_1674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276103,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_238_fu_1674(0),
      R => '0'
    );
\tmp_V_238_fu_1674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276103,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_238_fu_1674(1),
      R => '0'
    );
\tmp_V_238_fu_1674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276103,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_238_fu_1674(2),
      R => '0'
    );
\tmp_V_238_fu_1674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276103,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_238_fu_1674(3),
      R => '0'
    );
\tmp_V_238_fu_1674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276103,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_238_fu_1674(4),
      R => '0'
    );
\tmp_V_238_fu_1674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276103,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_238_fu_1674(5),
      R => '0'
    );
\tmp_V_238_fu_1674_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276103,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_238_fu_1674(6),
      R => '0'
    );
\tmp_V_238_fu_1674_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276103,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_238_fu_1674(7),
      R => '0'
    );
\tmp_V_239_fu_1678[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276104
    );
\tmp_V_239_fu_1678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276104,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_239_fu_1678(0),
      R => '0'
    );
\tmp_V_239_fu_1678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276104,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_239_fu_1678(1),
      R => '0'
    );
\tmp_V_239_fu_1678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276104,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_239_fu_1678(2),
      R => '0'
    );
\tmp_V_239_fu_1678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276104,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_239_fu_1678(3),
      R => '0'
    );
\tmp_V_239_fu_1678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276104,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_239_fu_1678(4),
      R => '0'
    );
\tmp_V_239_fu_1678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276104,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_239_fu_1678(5),
      R => '0'
    );
\tmp_V_239_fu_1678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276104,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_239_fu_1678(6),
      R => '0'
    );
\tmp_V_239_fu_1678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276104,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_239_fu_1678(7),
      R => '0'
    );
\tmp_V_23_fu_814[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => \tmp_V_21_fu_806[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276176175_out
    );
\tmp_V_23_fu_814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276176175_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_23_fu_814(0),
      R => '0'
    );
\tmp_V_23_fu_814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276176175_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_23_fu_814(1),
      R => '0'
    );
\tmp_V_23_fu_814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276176175_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_23_fu_814(2),
      R => '0'
    );
\tmp_V_23_fu_814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276176175_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_23_fu_814(3),
      R => '0'
    );
\tmp_V_23_fu_814_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276176175_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_23_fu_814(4),
      R => '0'
    );
\tmp_V_23_fu_814_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276176175_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_23_fu_814(5),
      R => '0'
    );
\tmp_V_23_fu_814_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276176175_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_23_fu_814(6),
      R => '0'
    );
\tmp_V_23_fu_814_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276176175_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_23_fu_814(7),
      R => '0'
    );
\tmp_V_240_fu_1682[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__5_n_1\,
      I2 => \^odata_reg[16]_0\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276105
    );
\tmp_V_240_fu_1682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276105,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_240_fu_1682(0),
      R => '0'
    );
\tmp_V_240_fu_1682_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276105,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_240_fu_1682(1),
      R => '0'
    );
\tmp_V_240_fu_1682_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276105,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_240_fu_1682(2),
      R => '0'
    );
\tmp_V_240_fu_1682_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276105,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_240_fu_1682(3),
      R => '0'
    );
\tmp_V_240_fu_1682_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276105,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_240_fu_1682(4),
      R => '0'
    );
\tmp_V_240_fu_1682_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276105,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_240_fu_1682(5),
      R => '0'
    );
\tmp_V_240_fu_1682_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276105,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_240_fu_1682(6),
      R => '0'
    );
\tmp_V_240_fu_1682_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276105,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_240_fu_1682(7),
      R => '0'
    );
\tmp_V_241_fu_1686[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276106
    );
\tmp_V_241_fu_1686[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(4),
      O => \tmp_V_241_fu_1686[7]_i_2_n_1\
    );
\tmp_V_241_fu_1686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276106,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_241_fu_1686(0),
      R => '0'
    );
\tmp_V_241_fu_1686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276106,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_241_fu_1686(1),
      R => '0'
    );
\tmp_V_241_fu_1686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276106,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_241_fu_1686(2),
      R => '0'
    );
\tmp_V_241_fu_1686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276106,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_241_fu_1686(3),
      R => '0'
    );
\tmp_V_241_fu_1686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276106,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_241_fu_1686(4),
      R => '0'
    );
\tmp_V_241_fu_1686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276106,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_241_fu_1686(5),
      R => '0'
    );
\tmp_V_241_fu_1686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276106,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_241_fu_1686(6),
      R => '0'
    );
\tmp_V_241_fu_1686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276106,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_241_fu_1686(7),
      R => '0'
    );
\tmp_V_242_fu_1690[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276107
    );
\tmp_V_242_fu_1690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276107,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_242_fu_1690(0),
      R => '0'
    );
\tmp_V_242_fu_1690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276107,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_242_fu_1690(1),
      R => '0'
    );
\tmp_V_242_fu_1690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276107,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_242_fu_1690(2),
      R => '0'
    );
\tmp_V_242_fu_1690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276107,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_242_fu_1690(3),
      R => '0'
    );
\tmp_V_242_fu_1690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276107,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_242_fu_1690(4),
      R => '0'
    );
\tmp_V_242_fu_1690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276107,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_242_fu_1690(5),
      R => '0'
    );
\tmp_V_242_fu_1690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276107,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_242_fu_1690(6),
      R => '0'
    );
\tmp_V_242_fu_1690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276107,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_242_fu_1690(7),
      R => '0'
    );
\tmp_V_243_fu_1694[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276108
    );
\tmp_V_243_fu_1694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276108,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_243_fu_1694(0),
      R => '0'
    );
\tmp_V_243_fu_1694_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276108,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_243_fu_1694(1),
      R => '0'
    );
\tmp_V_243_fu_1694_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276108,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_243_fu_1694(2),
      R => '0'
    );
\tmp_V_243_fu_1694_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276108,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_243_fu_1694(3),
      R => '0'
    );
\tmp_V_243_fu_1694_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276108,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_243_fu_1694(4),
      R => '0'
    );
\tmp_V_243_fu_1694_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276108,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_243_fu_1694(5),
      R => '0'
    );
\tmp_V_243_fu_1694_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276108,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_243_fu_1694(6),
      R => '0'
    );
\tmp_V_243_fu_1694_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276108,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_243_fu_1694(7),
      R => '0'
    );
\tmp_V_244_fu_1698[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276109
    );
\tmp_V_244_fu_1698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276109,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_244_fu_1698(0),
      R => '0'
    );
\tmp_V_244_fu_1698_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276109,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_244_fu_1698(1),
      R => '0'
    );
\tmp_V_244_fu_1698_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276109,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_244_fu_1698(2),
      R => '0'
    );
\tmp_V_244_fu_1698_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276109,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_244_fu_1698(3),
      R => '0'
    );
\tmp_V_244_fu_1698_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276109,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_244_fu_1698(4),
      R => '0'
    );
\tmp_V_244_fu_1698_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276109,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_244_fu_1698(5),
      R => '0'
    );
\tmp_V_244_fu_1698_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276109,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_244_fu_1698(6),
      R => '0'
    );
\tmp_V_244_fu_1698_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276109,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_244_fu_1698(7),
      R => '0'
    );
\tmp_V_245_fu_1702[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276110
    );
\tmp_V_245_fu_1702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276110,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_245_fu_1702(0),
      R => '0'
    );
\tmp_V_245_fu_1702_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276110,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_245_fu_1702(1),
      R => '0'
    );
\tmp_V_245_fu_1702_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276110,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_245_fu_1702(2),
      R => '0'
    );
\tmp_V_245_fu_1702_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276110,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_245_fu_1702(3),
      R => '0'
    );
\tmp_V_245_fu_1702_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276110,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_245_fu_1702(4),
      R => '0'
    );
\tmp_V_245_fu_1702_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276110,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_245_fu_1702(5),
      R => '0'
    );
\tmp_V_245_fu_1702_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276110,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_245_fu_1702(6),
      R => '0'
    );
\tmp_V_245_fu_1702_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276110,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_245_fu_1702(7),
      R => '0'
    );
\tmp_V_246_fu_1706[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276111
    );
\tmp_V_246_fu_1706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276111,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_246_fu_1706(0),
      R => '0'
    );
\tmp_V_246_fu_1706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276111,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_246_fu_1706(1),
      R => '0'
    );
\tmp_V_246_fu_1706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276111,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_246_fu_1706(2),
      R => '0'
    );
\tmp_V_246_fu_1706_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276111,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_246_fu_1706(3),
      R => '0'
    );
\tmp_V_246_fu_1706_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276111,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_246_fu_1706(4),
      R => '0'
    );
\tmp_V_246_fu_1706_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276111,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_246_fu_1706(5),
      R => '0'
    );
\tmp_V_246_fu_1706_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276111,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_246_fu_1706(6),
      R => '0'
    );
\tmp_V_246_fu_1706_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276111,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_246_fu_1706(7),
      R => '0'
    );
\tmp_V_247_fu_1710[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276112
    );
\tmp_V_247_fu_1710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276112,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_247_fu_1710(0),
      R => '0'
    );
\tmp_V_247_fu_1710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276112,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_247_fu_1710(1),
      R => '0'
    );
\tmp_V_247_fu_1710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276112,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_247_fu_1710(2),
      R => '0'
    );
\tmp_V_247_fu_1710_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276112,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_247_fu_1710(3),
      R => '0'
    );
\tmp_V_247_fu_1710_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276112,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_247_fu_1710(4),
      R => '0'
    );
\tmp_V_247_fu_1710_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276112,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_247_fu_1710(5),
      R => '0'
    );
\tmp_V_247_fu_1710_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276112,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_247_fu_1710(6),
      R => '0'
    );
\tmp_V_247_fu_1710_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276112,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_247_fu_1710(7),
      R => '0'
    );
\tmp_V_248_fu_1714[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276113
    );
\tmp_V_248_fu_1714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276113,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_248_fu_1714(0),
      R => '0'
    );
\tmp_V_248_fu_1714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276113,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_248_fu_1714(1),
      R => '0'
    );
\tmp_V_248_fu_1714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276113,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_248_fu_1714(2),
      R => '0'
    );
\tmp_V_248_fu_1714_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276113,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_248_fu_1714(3),
      R => '0'
    );
\tmp_V_248_fu_1714_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276113,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_248_fu_1714(4),
      R => '0'
    );
\tmp_V_248_fu_1714_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276113,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_248_fu_1714(5),
      R => '0'
    );
\tmp_V_248_fu_1714_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276113,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_248_fu_1714(6),
      R => '0'
    );
\tmp_V_248_fu_1714_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276113,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_248_fu_1714(7),
      R => '0'
    );
\tmp_V_249_fu_1718[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I3 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276114
    );
\tmp_V_249_fu_1718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276114,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_249_fu_1718(0),
      R => '0'
    );
\tmp_V_249_fu_1718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276114,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_249_fu_1718(1),
      R => '0'
    );
\tmp_V_249_fu_1718_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276114,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_249_fu_1718(2),
      R => '0'
    );
\tmp_V_249_fu_1718_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276114,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_249_fu_1718(3),
      R => '0'
    );
\tmp_V_249_fu_1718_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276114,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_249_fu_1718(4),
      R => '0'
    );
\tmp_V_249_fu_1718_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276114,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_249_fu_1718(5),
      R => '0'
    );
\tmp_V_249_fu_1718_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276114,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_249_fu_1718(6),
      R => '0'
    );
\tmp_V_249_fu_1718_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276114,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_249_fu_1718(7),
      R => '0'
    );
\tmp_V_24_fu_818[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \tmp_V_21_fu_806[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276177176_out
    );
\tmp_V_24_fu_818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276177176_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_24_fu_818(0),
      R => '0'
    );
\tmp_V_24_fu_818_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276177176_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_24_fu_818(1),
      R => '0'
    );
\tmp_V_24_fu_818_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276177176_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_24_fu_818(2),
      R => '0'
    );
\tmp_V_24_fu_818_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276177176_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_24_fu_818(3),
      R => '0'
    );
\tmp_V_24_fu_818_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276177176_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_24_fu_818(4),
      R => '0'
    );
\tmp_V_24_fu_818_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276177176_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_24_fu_818(5),
      R => '0'
    );
\tmp_V_24_fu_818_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276177176_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_24_fu_818(6),
      R => '0'
    );
\tmp_V_24_fu_818_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276177176_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_24_fu_818(7),
      R => '0'
    );
\tmp_V_250_fu_1722[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276115
    );
\tmp_V_250_fu_1722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276115,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_250_fu_1722(0),
      R => '0'
    );
\tmp_V_250_fu_1722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276115,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_250_fu_1722(1),
      R => '0'
    );
\tmp_V_250_fu_1722_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276115,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_250_fu_1722(2),
      R => '0'
    );
\tmp_V_250_fu_1722_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276115,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_250_fu_1722(3),
      R => '0'
    );
\tmp_V_250_fu_1722_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276115,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_250_fu_1722(4),
      R => '0'
    );
\tmp_V_250_fu_1722_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276115,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_250_fu_1722(5),
      R => '0'
    );
\tmp_V_250_fu_1722_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276115,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_250_fu_1722(6),
      R => '0'
    );
\tmp_V_250_fu_1722_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276115,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_250_fu_1722(7),
      R => '0'
    );
\tmp_V_251_fu_1726[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I3 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276116
    );
\tmp_V_251_fu_1726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276116,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_251_fu_1726(0),
      R => '0'
    );
\tmp_V_251_fu_1726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276116,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_251_fu_1726(1),
      R => '0'
    );
\tmp_V_251_fu_1726_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276116,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_251_fu_1726(2),
      R => '0'
    );
\tmp_V_251_fu_1726_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276116,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_251_fu_1726(3),
      R => '0'
    );
\tmp_V_251_fu_1726_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276116,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_251_fu_1726(4),
      R => '0'
    );
\tmp_V_251_fu_1726_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276116,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_251_fu_1726(5),
      R => '0'
    );
\tmp_V_251_fu_1726_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276116,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_251_fu_1726(6),
      R => '0'
    );
\tmp_V_251_fu_1726_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276116,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_251_fu_1726(7),
      R => '0'
    );
\tmp_V_252_fu_1730[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276117
    );
\tmp_V_252_fu_1730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276117,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_252_fu_1730(0),
      R => '0'
    );
\tmp_V_252_fu_1730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276117,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_252_fu_1730(1),
      R => '0'
    );
\tmp_V_252_fu_1730_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276117,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_252_fu_1730(2),
      R => '0'
    );
\tmp_V_252_fu_1730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276117,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_252_fu_1730(3),
      R => '0'
    );
\tmp_V_252_fu_1730_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276117,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_252_fu_1730(4),
      R => '0'
    );
\tmp_V_252_fu_1730_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276117,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_252_fu_1730(5),
      R => '0'
    );
\tmp_V_252_fu_1730_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276117,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_252_fu_1730(6),
      R => '0'
    );
\tmp_V_252_fu_1730_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276117,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_252_fu_1730(7),
      R => '0'
    );
\tmp_V_253_fu_1734[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I3 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => \tmp_V_253_fu_1734[7]_i_1_n_1\
    );
\tmp_V_253_fu_1734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_253_fu_1734[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_253_fu_1734(0),
      R => '0'
    );
\tmp_V_253_fu_1734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_253_fu_1734[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_253_fu_1734(1),
      R => '0'
    );
\tmp_V_253_fu_1734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_253_fu_1734[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_253_fu_1734(2),
      R => '0'
    );
\tmp_V_253_fu_1734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_253_fu_1734[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_253_fu_1734(3),
      R => '0'
    );
\tmp_V_253_fu_1734_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_253_fu_1734[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_253_fu_1734(4),
      R => '0'
    );
\tmp_V_253_fu_1734_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_253_fu_1734[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_253_fu_1734(5),
      R => '0'
    );
\tmp_V_253_fu_1734_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_253_fu_1734[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_253_fu_1734(6),
      R => '0'
    );
\tmp_V_253_fu_1734_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_253_fu_1734[7]_i_1_n_1\,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_253_fu_1734(7),
      R => '0'
    );
\tmp_V_254_fu_1738[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276119
    );
\tmp_V_254_fu_1738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276119,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_254_fu_1738(0),
      R => '0'
    );
\tmp_V_254_fu_1738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276119,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_254_fu_1738(1),
      R => '0'
    );
\tmp_V_254_fu_1738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276119,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_254_fu_1738(2),
      R => '0'
    );
\tmp_V_254_fu_1738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276119,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_254_fu_1738(3),
      R => '0'
    );
\tmp_V_254_fu_1738_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276119,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_254_fu_1738(4),
      R => '0'
    );
\tmp_V_254_fu_1738_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276119,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_254_fu_1738(5),
      R => '0'
    );
\tmp_V_254_fu_1738_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276119,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_254_fu_1738(6),
      R => '0'
    );
\tmp_V_254_fu_1738_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276119,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_254_fu_1738(7),
      R => '0'
    );
\tmp_V_255_fu_1742[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276120
    );
\tmp_V_255_fu_1742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276120,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_255_fu_1742(0),
      R => '0'
    );
\tmp_V_255_fu_1742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276120,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_255_fu_1742(1),
      R => '0'
    );
\tmp_V_255_fu_1742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276120,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_255_fu_1742(2),
      R => '0'
    );
\tmp_V_255_fu_1742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276120,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_255_fu_1742(3),
      R => '0'
    );
\tmp_V_255_fu_1742_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276120,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_255_fu_1742(4),
      R => '0'
    );
\tmp_V_255_fu_1742_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276120,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_255_fu_1742(5),
      R => '0'
    );
\tmp_V_255_fu_1742_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276120,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_255_fu_1742(6),
      R => '0'
    );
\tmp_V_255_fu_1742_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276120,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_255_fu_1742(7),
      R => '0'
    );
\tmp_V_256_fu_1746[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \tmp_V_241_fu_1686[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276121
    );
\tmp_V_256_fu_1746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276121,
      D => \tmp_V_255_fu_1742_reg[7]_0\(0),
      Q => tmp_V_256_fu_1746(0),
      R => '0'
    );
\tmp_V_256_fu_1746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276121,
      D => \tmp_V_255_fu_1742_reg[7]_0\(1),
      Q => tmp_V_256_fu_1746(1),
      R => '0'
    );
\tmp_V_256_fu_1746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276121,
      D => \tmp_V_255_fu_1742_reg[7]_0\(2),
      Q => tmp_V_256_fu_1746(2),
      R => '0'
    );
\tmp_V_256_fu_1746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276121,
      D => \tmp_V_255_fu_1742_reg[7]_0\(3),
      Q => tmp_V_256_fu_1746(3),
      R => '0'
    );
\tmp_V_256_fu_1746_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276121,
      D => \tmp_V_255_fu_1742_reg[7]_0\(4),
      Q => tmp_V_256_fu_1746(4),
      R => '0'
    );
\tmp_V_256_fu_1746_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276121,
      D => \tmp_V_255_fu_1742_reg[7]_0\(5),
      Q => tmp_V_256_fu_1746(5),
      R => '0'
    );
\tmp_V_256_fu_1746_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276121,
      D => \tmp_V_255_fu_1742_reg[7]_0\(6),
      Q => tmp_V_256_fu_1746(6),
      R => '0'
    );
\tmp_V_256_fu_1746_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276121,
      D => \tmp_V_255_fu_1742_reg[7]_0\(7),
      Q => tmp_V_256_fu_1746(7),
      R => '0'
    );
\tmp_V_257_fu_1750[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I3 => \tmp_V_257_fu_1750[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276122
    );
\tmp_V_257_fu_1750[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(4),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_257_fu_1750[7]_i_2_n_1\
    );
\tmp_V_257_fu_1750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276122,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_257_fu_1750(0),
      R => '0'
    );
\tmp_V_257_fu_1750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276122,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_257_fu_1750(1),
      R => '0'
    );
\tmp_V_257_fu_1750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276122,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_257_fu_1750(2),
      R => '0'
    );
\tmp_V_257_fu_1750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276122,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_257_fu_1750(3),
      R => '0'
    );
\tmp_V_257_fu_1750_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276122,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_257_fu_1750(4),
      R => '0'
    );
\tmp_V_257_fu_1750_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276122,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_257_fu_1750(5),
      R => '0'
    );
\tmp_V_257_fu_1750_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276122,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_257_fu_1750(6),
      R => '0'
    );
\tmp_V_257_fu_1750_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276122,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_257_fu_1750(7),
      R => '0'
    );
\tmp_V_258_fu_1754[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tmp_V_257_fu_1750[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => \^odata_reg[16]_0\,
      O => \tmp_V_258_fu_1754[7]_i_1_n_1\
    );
\tmp_V_258_fu_1754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_258_fu_1754[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_258_fu_1754(0),
      R => '0'
    );
\tmp_V_258_fu_1754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_258_fu_1754[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_258_fu_1754(1),
      R => '0'
    );
\tmp_V_258_fu_1754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_258_fu_1754[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_258_fu_1754(2),
      R => '0'
    );
\tmp_V_258_fu_1754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_258_fu_1754[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_258_fu_1754(3),
      R => '0'
    );
\tmp_V_258_fu_1754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_258_fu_1754[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_258_fu_1754(4),
      R => '0'
    );
\tmp_V_258_fu_1754_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_258_fu_1754[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_258_fu_1754(5),
      R => '0'
    );
\tmp_V_258_fu_1754_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_258_fu_1754[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_258_fu_1754(6),
      R => '0'
    );
\tmp_V_258_fu_1754_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_258_fu_1754[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_258_fu_1754(7),
      R => '0'
    );
\tmp_V_259_fu_1758[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => \tmp_V_257_fu_1750[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276124
    );
\tmp_V_259_fu_1758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276124,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_259_fu_1758(0),
      R => '0'
    );
\tmp_V_259_fu_1758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276124,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_259_fu_1758(1),
      R => '0'
    );
\tmp_V_259_fu_1758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276124,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_259_fu_1758(2),
      R => '0'
    );
\tmp_V_259_fu_1758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276124,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_259_fu_1758(3),
      R => '0'
    );
\tmp_V_259_fu_1758_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276124,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_259_fu_1758(4),
      R => '0'
    );
\tmp_V_259_fu_1758_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276124,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_259_fu_1758(5),
      R => '0'
    );
\tmp_V_259_fu_1758_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276124,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_259_fu_1758(6),
      R => '0'
    );
\tmp_V_259_fu_1758_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276124,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_259_fu_1758(7),
      R => '0'
    );
\tmp_V_25_fu_822[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_17_fu_790[7]_i_2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276178177_out
    );
\tmp_V_25_fu_822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276178177_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_25_fu_822(0),
      R => '0'
    );
\tmp_V_25_fu_822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276178177_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_25_fu_822(1),
      R => '0'
    );
\tmp_V_25_fu_822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276178177_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_25_fu_822(2),
      R => '0'
    );
\tmp_V_25_fu_822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276178177_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_25_fu_822(3),
      R => '0'
    );
\tmp_V_25_fu_822_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276178177_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_25_fu_822(4),
      R => '0'
    );
\tmp_V_25_fu_822_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276178177_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_25_fu_822(5),
      R => '0'
    );
\tmp_V_25_fu_822_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276178177_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_25_fu_822(6),
      R => '0'
    );
\tmp_V_25_fu_822_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276178177_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_25_fu_822(7),
      R => '0'
    );
\tmp_V_260_fu_1762[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_257_fu_1750[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I3 => \^odata_reg[16]_0\,
      O => \tmp_V_260_fu_1762[7]_i_1_n_1\
    );
\tmp_V_260_fu_1762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_260_fu_1762[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_260_fu_1762(0),
      R => '0'
    );
\tmp_V_260_fu_1762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_260_fu_1762[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_260_fu_1762(1),
      R => '0'
    );
\tmp_V_260_fu_1762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_260_fu_1762[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_260_fu_1762(2),
      R => '0'
    );
\tmp_V_260_fu_1762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_260_fu_1762[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_260_fu_1762(3),
      R => '0'
    );
\tmp_V_260_fu_1762_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_260_fu_1762[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_260_fu_1762(4),
      R => '0'
    );
\tmp_V_260_fu_1762_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_260_fu_1762[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_260_fu_1762(5),
      R => '0'
    );
\tmp_V_260_fu_1762_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_260_fu_1762[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_260_fu_1762(6),
      R => '0'
    );
\tmp_V_260_fu_1762_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_260_fu_1762[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_260_fu_1762(7),
      R => '0'
    );
\tmp_V_261_fu_1766[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276126
    );
\tmp_V_261_fu_1766[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(7),
      O => \tmp_V_261_fu_1766[7]_i_2_n_1\
    );
\tmp_V_261_fu_1766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276126,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_261_fu_1766(0),
      R => '0'
    );
\tmp_V_261_fu_1766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276126,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_261_fu_1766(1),
      R => '0'
    );
\tmp_V_261_fu_1766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276126,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_261_fu_1766(2),
      R => '0'
    );
\tmp_V_261_fu_1766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276126,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_261_fu_1766(3),
      R => '0'
    );
\tmp_V_261_fu_1766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276126,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_261_fu_1766(4),
      R => '0'
    );
\tmp_V_261_fu_1766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276126,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_261_fu_1766(5),
      R => '0'
    );
\tmp_V_261_fu_1766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276126,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_261_fu_1766(6),
      R => '0'
    );
\tmp_V_261_fu_1766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276126,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_261_fu_1766(7),
      R => '0'
    );
\tmp_V_262_fu_1770[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276127
    );
\tmp_V_262_fu_1770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276127,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_262_fu_1770(0),
      R => '0'
    );
\tmp_V_262_fu_1770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276127,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_262_fu_1770(1),
      R => '0'
    );
\tmp_V_262_fu_1770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276127,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_262_fu_1770(2),
      R => '0'
    );
\tmp_V_262_fu_1770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276127,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_262_fu_1770(3),
      R => '0'
    );
\tmp_V_262_fu_1770_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276127,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_262_fu_1770(4),
      R => '0'
    );
\tmp_V_262_fu_1770_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276127,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_262_fu_1770(5),
      R => '0'
    );
\tmp_V_262_fu_1770_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276127,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_262_fu_1770(6),
      R => '0'
    );
\tmp_V_262_fu_1770_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276127,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_262_fu_1770(7),
      R => '0'
    );
\tmp_V_263_fu_1774[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276128
    );
\tmp_V_263_fu_1774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276128,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_263_fu_1774(0),
      R => '0'
    );
\tmp_V_263_fu_1774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276128,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_263_fu_1774(1),
      R => '0'
    );
\tmp_V_263_fu_1774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276128,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_263_fu_1774(2),
      R => '0'
    );
\tmp_V_263_fu_1774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276128,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_263_fu_1774(3),
      R => '0'
    );
\tmp_V_263_fu_1774_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276128,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_263_fu_1774(4),
      R => '0'
    );
\tmp_V_263_fu_1774_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276128,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_263_fu_1774(5),
      R => '0'
    );
\tmp_V_263_fu_1774_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276128,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_263_fu_1774(6),
      R => '0'
    );
\tmp_V_263_fu_1774_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276128,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_263_fu_1774(7),
      R => '0'
    );
\tmp_V_264_fu_1778[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276129
    );
\tmp_V_264_fu_1778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276129,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_264_fu_1778(0),
      R => '0'
    );
\tmp_V_264_fu_1778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276129,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_264_fu_1778(1),
      R => '0'
    );
\tmp_V_264_fu_1778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276129,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_264_fu_1778(2),
      R => '0'
    );
\tmp_V_264_fu_1778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276129,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_264_fu_1778(3),
      R => '0'
    );
\tmp_V_264_fu_1778_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276129,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_264_fu_1778(4),
      R => '0'
    );
\tmp_V_264_fu_1778_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276129,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_264_fu_1778(5),
      R => '0'
    );
\tmp_V_264_fu_1778_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276129,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_264_fu_1778(6),
      R => '0'
    );
\tmp_V_264_fu_1778_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276129,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_264_fu_1778(7),
      R => '0'
    );
\tmp_V_265_fu_1782[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276130
    );
\tmp_V_265_fu_1782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276130,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_265_fu_1782(0),
      R => '0'
    );
\tmp_V_265_fu_1782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276130,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_265_fu_1782(1),
      R => '0'
    );
\tmp_V_265_fu_1782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276130,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_265_fu_1782(2),
      R => '0'
    );
\tmp_V_265_fu_1782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276130,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_265_fu_1782(3),
      R => '0'
    );
\tmp_V_265_fu_1782_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276130,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_265_fu_1782(4),
      R => '0'
    );
\tmp_V_265_fu_1782_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276130,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_265_fu_1782(5),
      R => '0'
    );
\tmp_V_265_fu_1782_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276130,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_265_fu_1782(6),
      R => '0'
    );
\tmp_V_265_fu_1782_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276130,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_265_fu_1782(7),
      R => '0'
    );
\tmp_V_266_fu_1786[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276131
    );
\tmp_V_266_fu_1786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276131,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_266_fu_1786(0),
      R => '0'
    );
\tmp_V_266_fu_1786_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276131,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_266_fu_1786(1),
      R => '0'
    );
\tmp_V_266_fu_1786_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276131,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_266_fu_1786(2),
      R => '0'
    );
\tmp_V_266_fu_1786_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276131,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_266_fu_1786(3),
      R => '0'
    );
\tmp_V_266_fu_1786_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276131,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_266_fu_1786(4),
      R => '0'
    );
\tmp_V_266_fu_1786_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276131,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_266_fu_1786(5),
      R => '0'
    );
\tmp_V_266_fu_1786_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276131,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_266_fu_1786(6),
      R => '0'
    );
\tmp_V_266_fu_1786_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276131,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_266_fu_1786(7),
      R => '0'
    );
\tmp_V_267_fu_1790[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276132
    );
\tmp_V_267_fu_1790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276132,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_267_fu_1790(0),
      R => '0'
    );
\tmp_V_267_fu_1790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276132,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_267_fu_1790(1),
      R => '0'
    );
\tmp_V_267_fu_1790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276132,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_267_fu_1790(2),
      R => '0'
    );
\tmp_V_267_fu_1790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276132,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_267_fu_1790(3),
      R => '0'
    );
\tmp_V_267_fu_1790_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276132,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_267_fu_1790(4),
      R => '0'
    );
\tmp_V_267_fu_1790_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276132,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_267_fu_1790(5),
      R => '0'
    );
\tmp_V_267_fu_1790_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276132,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_267_fu_1790(6),
      R => '0'
    );
\tmp_V_267_fu_1790_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276132,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_267_fu_1790(7),
      R => '0'
    );
\tmp_V_268_fu_1794[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276133
    );
\tmp_V_268_fu_1794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276133,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_268_fu_1794(0),
      R => '0'
    );
\tmp_V_268_fu_1794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276133,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_268_fu_1794(1),
      R => '0'
    );
\tmp_V_268_fu_1794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276133,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_268_fu_1794(2),
      R => '0'
    );
\tmp_V_268_fu_1794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276133,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_268_fu_1794(3),
      R => '0'
    );
\tmp_V_268_fu_1794_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276133,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_268_fu_1794(4),
      R => '0'
    );
\tmp_V_268_fu_1794_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276133,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_268_fu_1794(5),
      R => '0'
    );
\tmp_V_268_fu_1794_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276133,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_268_fu_1794(6),
      R => '0'
    );
\tmp_V_268_fu_1794_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276133,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_268_fu_1794(7),
      R => '0'
    );
\tmp_V_269_fu_1798[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276134
    );
\tmp_V_269_fu_1798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276134,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_269_fu_1798(0),
      R => '0'
    );
\tmp_V_269_fu_1798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276134,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_269_fu_1798(1),
      R => '0'
    );
\tmp_V_269_fu_1798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276134,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_269_fu_1798(2),
      R => '0'
    );
\tmp_V_269_fu_1798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276134,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_269_fu_1798(3),
      R => '0'
    );
\tmp_V_269_fu_1798_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276134,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_269_fu_1798(4),
      R => '0'
    );
\tmp_V_269_fu_1798_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276134,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_269_fu_1798(5),
      R => '0'
    );
\tmp_V_269_fu_1798_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276134,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_269_fu_1798(6),
      R => '0'
    );
\tmp_V_269_fu_1798_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276134,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_269_fu_1798(7),
      R => '0'
    );
\tmp_V_26_fu_826[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_17_fu_790[7]_i_2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276179178_out
    );
\tmp_V_26_fu_826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276179178_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_26_fu_826(0),
      R => '0'
    );
\tmp_V_26_fu_826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276179178_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_26_fu_826(1),
      R => '0'
    );
\tmp_V_26_fu_826_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276179178_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_26_fu_826(2),
      R => '0'
    );
\tmp_V_26_fu_826_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276179178_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_26_fu_826(3),
      R => '0'
    );
\tmp_V_26_fu_826_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276179178_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_26_fu_826(4),
      R => '0'
    );
\tmp_V_26_fu_826_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276179178_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_26_fu_826(5),
      R => '0'
    );
\tmp_V_26_fu_826_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276179178_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_26_fu_826(6),
      R => '0'
    );
\tmp_V_26_fu_826_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276179178_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_26_fu_826(7),
      R => '0'
    );
\tmp_V_270_fu_1802[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I1 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I4 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => \tmp_V_270_fu_1802[7]_i_1_n_1\
    );
\tmp_V_270_fu_1802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_270_fu_1802[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_270_fu_1802(0),
      R => '0'
    );
\tmp_V_270_fu_1802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_270_fu_1802[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_270_fu_1802(1),
      R => '0'
    );
\tmp_V_270_fu_1802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_270_fu_1802[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_270_fu_1802(2),
      R => '0'
    );
\tmp_V_270_fu_1802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_270_fu_1802[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_270_fu_1802(3),
      R => '0'
    );
\tmp_V_270_fu_1802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_270_fu_1802[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_270_fu_1802(4),
      R => '0'
    );
\tmp_V_270_fu_1802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_270_fu_1802[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_270_fu_1802(5),
      R => '0'
    );
\tmp_V_270_fu_1802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_270_fu_1802[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_270_fu_1802(6),
      R => '0'
    );
\tmp_V_270_fu_1802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_270_fu_1802[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_270_fu_1802(7),
      R => '0'
    );
\tmp_V_271_fu_1806[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I1 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => \tmp_V_271_fu_1806[7]_i_1_n_1\
    );
\tmp_V_271_fu_1806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_271_fu_1806[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_271_fu_1806(0),
      R => '0'
    );
\tmp_V_271_fu_1806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_271_fu_1806[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_271_fu_1806(1),
      R => '0'
    );
\tmp_V_271_fu_1806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_271_fu_1806[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_271_fu_1806(2),
      R => '0'
    );
\tmp_V_271_fu_1806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_271_fu_1806[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_271_fu_1806(3),
      R => '0'
    );
\tmp_V_271_fu_1806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_271_fu_1806[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_271_fu_1806(4),
      R => '0'
    );
\tmp_V_271_fu_1806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_271_fu_1806[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_271_fu_1806(5),
      R => '0'
    );
\tmp_V_271_fu_1806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_271_fu_1806[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_271_fu_1806(6),
      R => '0'
    );
\tmp_V_271_fu_1806_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_271_fu_1806[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_271_fu_1806(7),
      R => '0'
    );
\tmp_V_272_fu_1810[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I1 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => \tmp_V_272_fu_1810[7]_i_1_n_1\
    );
\tmp_V_272_fu_1810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_272_fu_1810[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_272_fu_1810(0),
      R => '0'
    );
\tmp_V_272_fu_1810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_272_fu_1810[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_272_fu_1810(1),
      R => '0'
    );
\tmp_V_272_fu_1810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_272_fu_1810[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_272_fu_1810(2),
      R => '0'
    );
\tmp_V_272_fu_1810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_272_fu_1810[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_272_fu_1810(3),
      R => '0'
    );
\tmp_V_272_fu_1810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_272_fu_1810[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_272_fu_1810(4),
      R => '0'
    );
\tmp_V_272_fu_1810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_272_fu_1810[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_272_fu_1810(5),
      R => '0'
    );
\tmp_V_272_fu_1810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_272_fu_1810[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_272_fu_1810(6),
      R => '0'
    );
\tmp_V_272_fu_1810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_272_fu_1810[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_272_fu_1810(7),
      R => '0'
    );
\tmp_V_273_fu_1814[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I3 => \tmp_V_273_fu_1814[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276138
    );
\tmp_V_273_fu_1814[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_273_fu_1814[7]_i_2_n_1\
    );
\tmp_V_273_fu_1814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276138,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_273_fu_1814(0),
      R => '0'
    );
\tmp_V_273_fu_1814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276138,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_273_fu_1814(1),
      R => '0'
    );
\tmp_V_273_fu_1814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276138,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_273_fu_1814(2),
      R => '0'
    );
\tmp_V_273_fu_1814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276138,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_273_fu_1814(3),
      R => '0'
    );
\tmp_V_273_fu_1814_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276138,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_273_fu_1814(4),
      R => '0'
    );
\tmp_V_273_fu_1814_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276138,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_273_fu_1814(5),
      R => '0'
    );
\tmp_V_273_fu_1814_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276138,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_273_fu_1814(6),
      R => '0'
    );
\tmp_V_273_fu_1814_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276138,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_273_fu_1814(7),
      R => '0'
    );
\tmp_V_274_fu_1818[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I3 => \tmp_V_273_fu_1814[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276139
    );
\tmp_V_274_fu_1818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276139,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_274_fu_1818(0),
      R => '0'
    );
\tmp_V_274_fu_1818_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276139,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_274_fu_1818(1),
      R => '0'
    );
\tmp_V_274_fu_1818_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276139,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_274_fu_1818(2),
      R => '0'
    );
\tmp_V_274_fu_1818_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276139,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_274_fu_1818(3),
      R => '0'
    );
\tmp_V_274_fu_1818_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276139,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_274_fu_1818(4),
      R => '0'
    );
\tmp_V_274_fu_1818_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276139,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_274_fu_1818(5),
      R => '0'
    );
\tmp_V_274_fu_1818_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276139,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_274_fu_1818(6),
      R => '0'
    );
\tmp_V_274_fu_1818_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276139,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_274_fu_1818(7),
      R => '0'
    );
\tmp_V_275_fu_1822[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => \tmp_V_273_fu_1814[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276140
    );
\tmp_V_275_fu_1822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276140,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_275_fu_1822(0),
      R => '0'
    );
\tmp_V_275_fu_1822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276140,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_275_fu_1822(1),
      R => '0'
    );
\tmp_V_275_fu_1822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276140,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_275_fu_1822(2),
      R => '0'
    );
\tmp_V_275_fu_1822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276140,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_275_fu_1822(3),
      R => '0'
    );
\tmp_V_275_fu_1822_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276140,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_275_fu_1822(4),
      R => '0'
    );
\tmp_V_275_fu_1822_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276140,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_275_fu_1822(5),
      R => '0'
    );
\tmp_V_275_fu_1822_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276140,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_275_fu_1822(6),
      R => '0'
    );
\tmp_V_275_fu_1822_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276140,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_275_fu_1822(7),
      R => '0'
    );
\tmp_V_276_fu_1826[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I2 => \tmp_V_273_fu_1814[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276141
    );
\tmp_V_276_fu_1826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276141,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_276_fu_1826(0),
      R => '0'
    );
\tmp_V_276_fu_1826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276141,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_276_fu_1826(1),
      R => '0'
    );
\tmp_V_276_fu_1826_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276141,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_276_fu_1826(2),
      R => '0'
    );
\tmp_V_276_fu_1826_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276141,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_276_fu_1826(3),
      R => '0'
    );
\tmp_V_276_fu_1826_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276141,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_276_fu_1826(4),
      R => '0'
    );
\tmp_V_276_fu_1826_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276141,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_276_fu_1826(5),
      R => '0'
    );
\tmp_V_276_fu_1826_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276141,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_276_fu_1826(6),
      R => '0'
    );
\tmp_V_276_fu_1826_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276141,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_276_fu_1826(7),
      R => '0'
    );
\tmp_V_277_fu_1830[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_277_fu_1830[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276142
    );
\tmp_V_277_fu_1830[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => sf_1_fu_722_reg(4),
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(7),
      O => \tmp_V_277_fu_1830[7]_i_2_n_1\
    );
\tmp_V_277_fu_1830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276142,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_277_fu_1830(0),
      R => '0'
    );
\tmp_V_277_fu_1830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276142,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_277_fu_1830(1),
      R => '0'
    );
\tmp_V_277_fu_1830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276142,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_277_fu_1830(2),
      R => '0'
    );
\tmp_V_277_fu_1830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276142,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_277_fu_1830(3),
      R => '0'
    );
\tmp_V_277_fu_1830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276142,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_277_fu_1830(4),
      R => '0'
    );
\tmp_V_277_fu_1830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276142,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_277_fu_1830(5),
      R => '0'
    );
\tmp_V_277_fu_1830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276142,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_277_fu_1830(6),
      R => '0'
    );
\tmp_V_277_fu_1830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276142,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_277_fu_1830(7),
      R => '0'
    );
\tmp_V_278_fu_1834[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_277_fu_1830[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276143
    );
\tmp_V_278_fu_1834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276143,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_278_fu_1834(0),
      R => '0'
    );
\tmp_V_278_fu_1834_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276143,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_278_fu_1834(1),
      R => '0'
    );
\tmp_V_278_fu_1834_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276143,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_278_fu_1834(2),
      R => '0'
    );
\tmp_V_278_fu_1834_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276143,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_278_fu_1834(3),
      R => '0'
    );
\tmp_V_278_fu_1834_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276143,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_278_fu_1834(4),
      R => '0'
    );
\tmp_V_278_fu_1834_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276143,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_278_fu_1834(5),
      R => '0'
    );
\tmp_V_278_fu_1834_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276143,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_278_fu_1834(6),
      R => '0'
    );
\tmp_V_278_fu_1834_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276143,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_278_fu_1834(7),
      R => '0'
    );
\tmp_V_279_fu_1838[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => \tmp_V_277_fu_1830[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => \tmp_V_279_fu_1838[7]_i_1_n_1\
    );
\tmp_V_279_fu_1838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_279_fu_1838[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_279_fu_1838(0),
      R => '0'
    );
\tmp_V_279_fu_1838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_279_fu_1838[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_279_fu_1838(1),
      R => '0'
    );
\tmp_V_279_fu_1838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_279_fu_1838[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_279_fu_1838(2),
      R => '0'
    );
\tmp_V_279_fu_1838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_279_fu_1838[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_279_fu_1838(3),
      R => '0'
    );
\tmp_V_279_fu_1838_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_279_fu_1838[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_279_fu_1838(4),
      R => '0'
    );
\tmp_V_279_fu_1838_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_279_fu_1838[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_279_fu_1838(5),
      R => '0'
    );
\tmp_V_279_fu_1838_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_279_fu_1838[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_279_fu_1838(6),
      R => '0'
    );
\tmp_V_279_fu_1838_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_279_fu_1838[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_279_fu_1838(7),
      R => '0'
    );
\tmp_V_27_fu_830[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => \tmp_V_17_fu_790[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => \tmp_V_27_fu_830[7]_i_1_n_1\
    );
\tmp_V_27_fu_830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_27_fu_830[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_27_fu_830(0),
      R => '0'
    );
\tmp_V_27_fu_830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_27_fu_830[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_27_fu_830(1),
      R => '0'
    );
\tmp_V_27_fu_830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_27_fu_830[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_27_fu_830(2),
      R => '0'
    );
\tmp_V_27_fu_830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_27_fu_830[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_27_fu_830(3),
      R => '0'
    );
\tmp_V_27_fu_830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_27_fu_830[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_27_fu_830(4),
      R => '0'
    );
\tmp_V_27_fu_830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_27_fu_830[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_27_fu_830(5),
      R => '0'
    );
\tmp_V_27_fu_830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_27_fu_830[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_27_fu_830(6),
      R => '0'
    );
\tmp_V_27_fu_830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_27_fu_830[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_27_fu_830(7),
      R => '0'
    );
\tmp_V_280_fu_1842[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_277_fu_1830[7]_i_2_n_1\,
      I5 => \^odata_reg[16]_0\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276145
    );
\tmp_V_280_fu_1842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276145,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_280_fu_1842(0),
      R => '0'
    );
\tmp_V_280_fu_1842_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276145,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_280_fu_1842(1),
      R => '0'
    );
\tmp_V_280_fu_1842_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276145,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_280_fu_1842(2),
      R => '0'
    );
\tmp_V_280_fu_1842_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276145,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_280_fu_1842(3),
      R => '0'
    );
\tmp_V_280_fu_1842_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276145,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_280_fu_1842(4),
      R => '0'
    );
\tmp_V_280_fu_1842_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276145,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_280_fu_1842(5),
      R => '0'
    );
\tmp_V_280_fu_1842_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276145,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_280_fu_1842(6),
      R => '0'
    );
\tmp_V_280_fu_1842_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276145,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_280_fu_1842(7),
      R => '0'
    );
\tmp_V_281_fu_1846[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I3 => \tmp_V_281_fu_1846[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276146
    );
\tmp_V_281_fu_1846[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_281_fu_1846[7]_i_2_n_1\
    );
\tmp_V_281_fu_1846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276146,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_281_fu_1846(0),
      R => '0'
    );
\tmp_V_281_fu_1846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276146,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_281_fu_1846(1),
      R => '0'
    );
\tmp_V_281_fu_1846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276146,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_281_fu_1846(2),
      R => '0'
    );
\tmp_V_281_fu_1846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276146,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_281_fu_1846(3),
      R => '0'
    );
\tmp_V_281_fu_1846_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276146,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_281_fu_1846(4),
      R => '0'
    );
\tmp_V_281_fu_1846_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276146,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_281_fu_1846(5),
      R => '0'
    );
\tmp_V_281_fu_1846_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276146,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_281_fu_1846(6),
      R => '0'
    );
\tmp_V_281_fu_1846_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276146,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_281_fu_1846(7),
      R => '0'
    );
\tmp_V_282_fu_1850[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I3 => \tmp_V_281_fu_1846[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276147
    );
\tmp_V_282_fu_1850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276147,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_282_fu_1850(0),
      R => '0'
    );
\tmp_V_282_fu_1850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276147,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_282_fu_1850(1),
      R => '0'
    );
\tmp_V_282_fu_1850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276147,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_282_fu_1850(2),
      R => '0'
    );
\tmp_V_282_fu_1850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276147,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_282_fu_1850(3),
      R => '0'
    );
\tmp_V_282_fu_1850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276147,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_282_fu_1850(4),
      R => '0'
    );
\tmp_V_282_fu_1850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276147,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_282_fu_1850(5),
      R => '0'
    );
\tmp_V_282_fu_1850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276147,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_282_fu_1850(6),
      R => '0'
    );
\tmp_V_282_fu_1850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276147,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_282_fu_1850(7),
      R => '0'
    );
\tmp_V_283_fu_1854[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => \tmp_V_281_fu_1846[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276148
    );
\tmp_V_283_fu_1854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276148,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_283_fu_1854(0),
      R => '0'
    );
\tmp_V_283_fu_1854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276148,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_283_fu_1854(1),
      R => '0'
    );
\tmp_V_283_fu_1854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276148,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_283_fu_1854(2),
      R => '0'
    );
\tmp_V_283_fu_1854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276148,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_283_fu_1854(3),
      R => '0'
    );
\tmp_V_283_fu_1854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276148,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_283_fu_1854(4),
      R => '0'
    );
\tmp_V_283_fu_1854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276148,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_283_fu_1854(5),
      R => '0'
    );
\tmp_V_283_fu_1854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276148,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_283_fu_1854(6),
      R => '0'
    );
\tmp_V_283_fu_1854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276148,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_283_fu_1854(7),
      R => '0'
    );
\tmp_V_284_fu_1858[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I2 => \tmp_V_281_fu_1846[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276149
    );
\tmp_V_284_fu_1858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276149,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_284_fu_1858(0),
      R => '0'
    );
\tmp_V_284_fu_1858_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276149,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_284_fu_1858(1),
      R => '0'
    );
\tmp_V_284_fu_1858_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276149,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_284_fu_1858(2),
      R => '0'
    );
\tmp_V_284_fu_1858_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276149,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_284_fu_1858(3),
      R => '0'
    );
\tmp_V_284_fu_1858_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276149,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_284_fu_1858(4),
      R => '0'
    );
\tmp_V_284_fu_1858_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276149,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_284_fu_1858(5),
      R => '0'
    );
\tmp_V_284_fu_1858_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276149,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_284_fu_1858(6),
      R => '0'
    );
\tmp_V_284_fu_1858_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276149,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_284_fu_1858(7),
      R => '0'
    );
\tmp_V_285_fu_1862[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I3 => \tmp_V_285_fu_1862[7]_i_2_n_1\,
      O => \tmp_V_285_fu_1862[7]_i_1_n_1\
    );
\tmp_V_285_fu_1862[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_285_fu_1862[7]_i_2_n_1\
    );
\tmp_V_285_fu_1862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_285_fu_1862[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_285_fu_1862(0),
      R => '0'
    );
\tmp_V_285_fu_1862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_285_fu_1862[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_285_fu_1862(1),
      R => '0'
    );
\tmp_V_285_fu_1862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_285_fu_1862[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_285_fu_1862(2),
      R => '0'
    );
\tmp_V_285_fu_1862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_285_fu_1862[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_285_fu_1862(3),
      R => '0'
    );
\tmp_V_285_fu_1862_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_285_fu_1862[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_285_fu_1862(4),
      R => '0'
    );
\tmp_V_285_fu_1862_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_285_fu_1862[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_285_fu_1862(5),
      R => '0'
    );
\tmp_V_285_fu_1862_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_285_fu_1862[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_285_fu_1862(6),
      R => '0'
    );
\tmp_V_285_fu_1862_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_285_fu_1862[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_285_fu_1862(7),
      R => '0'
    );
\tmp_V_286_fu_1866[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I3 => \tmp_V_285_fu_1862[7]_i_2_n_1\,
      O => \tmp_V_286_fu_1866[7]_i_1_n_1\
    );
\tmp_V_286_fu_1866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_286_fu_1866[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_286_fu_1866(0),
      R => '0'
    );
\tmp_V_286_fu_1866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_286_fu_1866[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_286_fu_1866(1),
      R => '0'
    );
\tmp_V_286_fu_1866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_286_fu_1866[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_286_fu_1866(2),
      R => '0'
    );
\tmp_V_286_fu_1866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_286_fu_1866[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_286_fu_1866(3),
      R => '0'
    );
\tmp_V_286_fu_1866_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_286_fu_1866[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_286_fu_1866(4),
      R => '0'
    );
\tmp_V_286_fu_1866_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_286_fu_1866[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_286_fu_1866(5),
      R => '0'
    );
\tmp_V_286_fu_1866_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_286_fu_1866[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_286_fu_1866(6),
      R => '0'
    );
\tmp_V_286_fu_1866_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_286_fu_1866[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_286_fu_1866(7),
      R => '0'
    );
\tmp_V_287_fu_1870[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \sf_1_fu_722_reg[0]_rep__6_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => \tmp_V_285_fu_1862[7]_i_2_n_1\,
      O => \tmp_V_287_fu_1870[7]_i_1_n_1\
    );
\tmp_V_287_fu_1870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_287_fu_1870[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_287_fu_1870(0),
      R => '0'
    );
\tmp_V_287_fu_1870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_287_fu_1870[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_287_fu_1870(1),
      R => '0'
    );
\tmp_V_287_fu_1870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_287_fu_1870[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_287_fu_1870(2),
      R => '0'
    );
\tmp_V_287_fu_1870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_287_fu_1870[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_287_fu_1870(3),
      R => '0'
    );
\tmp_V_287_fu_1870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_287_fu_1870[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_287_fu_1870(4),
      R => '0'
    );
\tmp_V_287_fu_1870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_287_fu_1870[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_287_fu_1870(5),
      R => '0'
    );
\tmp_V_287_fu_1870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_287_fu_1870[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_287_fu_1870(6),
      R => '0'
    );
\tmp_V_287_fu_1870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_287_fu_1870[7]_i_1_n_1\,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_287_fu_1870(7),
      R => '0'
    );
\tmp_V_288_fu_1874[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^odata_reg[16]_0\,
      I1 => \tmp_V_288_fu_1874[7]_i_2_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_3_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_4_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_5_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_6_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276154
    );
\tmp_V_288_fu_1874[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAEE"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_33_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_28_n_1\,
      I2 => \tmp_V_37_fu_870[7]_i_2_n_1\,
      I3 => \tmp_V_49_fu_918[7]_i_2_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_34_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_35_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_10_n_1\
    );
\tmp_V_288_fu_1874[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_36_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_37_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_38_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_39_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_40_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_41_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_11_n_1\
    );
\tmp_V_288_fu_1874[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_42_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_43_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_44_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_45_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_46_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_47_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_12_n_1\
    );
\tmp_V_288_fu_1874[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_288_fu_1874[7]_i_13_n_1\
    );
\tmp_V_288_fu_1874[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"131F331F33FF33FF"
    )
        port map (
      I0 => \tmp_V_149_fu_1318[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \tmp_V_157_fu_1350[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_22_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_48_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_14_n_1\
    );
\tmp_V_288_fu_1874[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9B9F9F9"
    )
        port map (
      I0 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_49_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_50_n_1\,
      I4 => sf_1_fu_722_reg(5),
      O => \tmp_V_288_fu_1874[7]_i_15_n_1\
    );
\tmp_V_288_fu_1874[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF554FDDCF"
    )
        port map (
      I0 => \tmp_V_117_fu_1190[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_51_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_52_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_53_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_16_n_1\
    );
\tmp_V_288_fu_1874[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_288_fu_1874[7]_i_17_n_1\
    );
\tmp_V_288_fu_1874[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(6),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_288_fu_1874[7]_i_18_n_1\
    );
\tmp_V_288_fu_1874[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222FF22"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_54_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_55_n_1\,
      I2 => \tmp_V_109_fu_1158[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_51_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_56_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_19_n_1\
    );
\tmp_V_288_fu_1874[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_7_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_8_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_9_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_10_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_11_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_12_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_2_n_1\
    );
\tmp_V_288_fu_1874[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAEAAAEAB"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_57_n_1\,
      I1 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I5 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_20_n_1\
    );
\tmp_V_288_fu_1874[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_58_n_1\,
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(7),
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_21_n_1\
    );
\tmp_V_288_fu_1874[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(4),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(6),
      I5 => sf_1_fu_722_reg(8),
      O => \tmp_V_288_fu_1874[7]_i_22_n_1\
    );
\tmp_V_288_fu_1874[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I1 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_23_n_1\
    );
\tmp_V_288_fu_1874[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FFFFFF40404040"
    )
        port map (
      I0 => \tmp_V_57_fu_950[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I3 => \tmp_V_77_fu_1030[7]_i_2_n_1\,
      I4 => \tmp_V_29_fu_838[7]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_28_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_24_n_1\
    );
\tmp_V_288_fu_1874[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEBEAABAAEBEAEBE"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_59_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_21_n_1\,
      I4 => \tmp_V_69_fu_998[7]_i_2_n_1\,
      I5 => \tmp_V_81_fu_1046[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_25_n_1\
    );
\tmp_V_288_fu_1874[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_26_n_1\
    );
\tmp_V_288_fu_1874[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_129_fu_1238[7]_i_3_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_60_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_61_n_1\,
      I3 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \tmp_V_125_fu_1222[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_27_n_1\
    );
\tmp_V_288_fu_1874[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_28_n_1\
    );
\tmp_V_288_fu_1874[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFBFEFF"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_62_n_1\,
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(6),
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_29_n_1\
    );
\tmp_V_288_fu_1874[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F7F5F0FFF7F5"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_13_n_1\,
      I1 => \tmp_V_125_fu_1222[7]_i_2_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_14_n_1\,
      I3 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_15_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_3_n_1\
    );
\tmp_V_288_fu_1874[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFFDF0000"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_63_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_64_n_1\,
      I2 => \tmp_V_49_fu_918[7]_i_2_n_1\,
      I3 => \tmp_V_285_fu_1862[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I5 => \sf_1_fu_722_reg[0]_rep_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_30_n_1\
    );
\tmp_V_288_fu_1874[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFEF0000FFEF"
    )
        port map (
      I0 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(4),
      I3 => \tmp_V_288_fu_1874[7]_i_65_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_31_n_1\
    );
\tmp_V_288_fu_1874[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000041"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(8),
      I5 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_32_n_1\
    );
\tmp_V_288_fu_1874[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A11FF11"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \tmp_V_29_fu_838[7]_i_2_n_1\,
      I2 => \tmp_V_81_fu_1046[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \tmp_V_145_fu_1302[7]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_66_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_33_n_1\
    );
\tmp_V_288_fu_1874[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454555455555555"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \tmp_V_69_fu_998[7]_i_2_n_1\,
      I2 => \tmp_V_285_fu_1862[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I5 => \tmp_V_209_fu_1558[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_34_n_1\
    );
\tmp_V_288_fu_1874[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005100F500F500"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_26_n_1\,
      I1 => \tmp_V_17_fu_790[7]_i_2_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      I5 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_35_n_1\
    );
\tmp_V_288_fu_1874[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2EFF0CFF0C"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \tmp_V_65_fu_982[7]_i_3_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_67_n_1\,
      I4 => \tmp_V_129_fu_1238[7]_i_3_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_36_n_1\
    );
\tmp_V_288_fu_1874[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F0F5F3FFF0F5"
    )
        port map (
      I0 => \tmp_V_133_fu_1254[7]_i_2_n_1\,
      I1 => \tmp_V_77_fu_1030[7]_i_2_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_68_n_1\,
      I3 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I5 => \tmp_V_209_fu_1558[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_37_n_1\
    );
\tmp_V_288_fu_1874[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_69_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_70_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_71_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_28_n_1\,
      I4 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_72_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_38_n_1\
    );
\tmp_V_288_fu_1874[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055F055FF55FF55"
    )
        port map (
      I0 => \tmp_V_273_fu_1814[7]_i_2_n_1\,
      I1 => \tmp_V_13_fu_774[7]_i_2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \tmp_V_153_fu_1334[7]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_60_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_39_n_1\
    );
\tmp_V_288_fu_1874[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFAFFFF"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_16_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_17_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_18_n_1\,
      I4 => \tmp_V_53_fu_934[7]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_19_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_4_n_1\
    );
\tmp_V_288_fu_1874[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEFEEFFEEFF"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_73_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_74_n_1\,
      I2 => \tmp_V_fu_726[7]_i_4_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I5 => \tmp_V_145_fu_1302[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_40_n_1\
    );
\tmp_V_288_fu_1874[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7050"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_75_n_1\,
      I1 => \tmp_V_209_fu_1558[7]_i_2_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_76_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_77_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_41_n_1\
    );
\tmp_V_288_fu_1874[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2F2FF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_78_n_1\,
      I3 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I4 => \tmp_V_65_fu_982[7]_i_3_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_79_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_42_n_1\
    );
\tmp_V_288_fu_1874[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FCF0FFFFFFF0"
    )
        port map (
      I0 => \tmp_V_281_fu_1846[7]_i_2_n_1\,
      I1 => \tmp_V_fu_726[7]_i_2_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_80_n_1\,
      I3 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I5 => \tmp_V_133_fu_1254[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_43_n_1\
    );
\tmp_V_288_fu_1874[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"353F303FF5FF303F"
    )
        port map (
      I0 => \tmp_V_257_fu_1750[7]_i_2_n_1\,
      I1 => \tmp_V_73_fu_1014[7]_i_2_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => \tmp_V_153_fu_1334[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_81_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_44_n_1\
    );
\tmp_V_288_fu_1874[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABFBABFBABFBAB"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_82_n_1\,
      I1 => \tmp_V_257_fu_1750[7]_i_2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_71_n_1\,
      I5 => \tmp_V_29_fu_838[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_45_n_1\
    );
\tmp_V_288_fu_1874[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFBFFFFFFFB"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_83_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_75_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_84_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_85_n_1\,
      I4 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I5 => \tmp_V_125_fu_1222[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_46_n_1\
    );
\tmp_V_288_fu_1874[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDCFCFCFC"
    )
        port map (
      I0 => \tmp_V_117_fu_1190[7]_i_2_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_86_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_26_n_1\,
      I3 => \tmp_V_21_fu_806[7]_i_2_n_1\,
      I4 => \tmp_V_77_fu_1030[7]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_87_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_47_n_1\
    );
\tmp_V_288_fu_1874[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_288_fu_1874[7]_i_48_n_1\
    );
\tmp_V_288_fu_1874[7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(8),
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(4),
      I4 => sf_1_fu_722_reg(5),
      O => \tmp_V_288_fu_1874[7]_i_49_n_1\
    );
\tmp_V_288_fu_1874[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFBBBFAAAABB"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_20_n_1\,
      I1 => \tmp_V_49_fu_918[7]_i_2_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_21_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I5 => \tmp_V_37_fu_870[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_5_n_1\
    );
\tmp_V_288_fu_1874[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sf_1_fu_722_reg(8),
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      O => \tmp_V_288_fu_1874[7]_i_50_n_1\
    );
\tmp_V_288_fu_1874[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(6),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_288_fu_1874[7]_i_51_n_1\
    );
\tmp_V_288_fu_1874[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_288_fu_1874[7]_i_52_n_1\
    );
\tmp_V_288_fu_1874[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F0FFF0FFF0FFF0"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_71_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_22_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_88_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_89_n_1\,
      I4 => \tmp_V_97_fu_1110[7]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_21_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_53_n_1\
    );
\tmp_V_288_fu_1874[7]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_54_n_1\
    );
\tmp_V_288_fu_1874[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(4),
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(5),
      I5 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_55_n_1\
    );
\tmp_V_288_fu_1874[7]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \tmp_V_97_fu_1110[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_56_n_1\
    );
\tmp_V_288_fu_1874[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151515FF15151515"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_81_n_1\,
      I2 => \tmp_V_13_fu_774[7]_i_2_n_1\,
      I3 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      I4 => \tmp_V_57_fu_950[7]_i_2_n_1\,
      I5 => \sf_1_fu_722_reg[0]_rep_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_57_n_1\
    );
\tmp_V_288_fu_1874[7]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sf_1_fu_722_reg(4),
      I1 => sf_1_fu_722_reg(5),
      O => \tmp_V_288_fu_1874[7]_i_58_n_1\
    );
\tmp_V_288_fu_1874[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000440F"
    )
        port map (
      I0 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_59_n_1\
    );
\tmp_V_288_fu_1874[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F00"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_22_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_23_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_24_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_25_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_6_n_1\
    );
\tmp_V_288_fu_1874[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(8),
      I5 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_60_n_1\
    );
\tmp_V_288_fu_1874[7]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(7),
      I4 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_61_n_1\
    );
\tmp_V_288_fu_1874[7]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(4),
      O => \tmp_V_288_fu_1874[7]_i_62_n_1\
    );
\tmp_V_288_fu_1874[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(8),
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(5),
      I4 => sf_1_fu_722_reg(4),
      I5 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_63_n_1\
    );
\tmp_V_288_fu_1874[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_288_fu_1874[7]_i_64_n_1\
    );
\tmp_V_288_fu_1874[7]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => sf_1_fu_722_reg(7),
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(8),
      O => \tmp_V_288_fu_1874[7]_i_65_n_1\
    );
\tmp_V_288_fu_1874[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(6),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_288_fu_1874[7]_i_66_n_1\
    );
\tmp_V_288_fu_1874[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(6),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_288_fu_1874[7]_i_67_n_1\
    );
\tmp_V_288_fu_1874[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_288_fu_1874[7]_i_68_n_1\
    );
\tmp_V_288_fu_1874[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"750FF50F7500F500"
    )
        port map (
      I0 => \tmp_V_273_fu_1814[7]_i_2_n_1\,
      I1 => \tmp_V_157_fu_1350[7]_i_2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I4 => \tmp_V_257_fu_1750[7]_i_2_n_1\,
      I5 => \tmp_V_fu_726[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_69_n_1\
    );
\tmp_V_288_fu_1874[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA888A"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_26_n_1\,
      I1 => \tmp_V_288_fu_1874[7]_i_27_n_1\,
      I2 => \tmp_V_177_fu_1430[7]_i_2_n_1\,
      I3 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      I4 => \tmp_V_37_fu_870[7]_i_2_n_1\,
      I5 => \tmp_V_109_fu_1158[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_7_n_1\
    );
\tmp_V_288_fu_1874[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222000F"
    )
        port map (
      I0 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I1 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      I2 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I5 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_70_n_1\
    );
\tmp_V_288_fu_1874[7]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(4),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(7),
      I5 => sf_1_fu_722_reg(6),
      O => \tmp_V_288_fu_1874[7]_i_71_n_1\
    );
\tmp_V_288_fu_1874[7]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_72_n_1\
    );
\tmp_V_288_fu_1874[7]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_288_fu_1874[7]_i_73_n_1\
    );
\tmp_V_288_fu_1874[7]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \tmp_V_73_fu_1014[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_74_n_1\
    );
\tmp_V_288_fu_1874[7]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(4),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_288_fu_1874[7]_i_75_n_1\
    );
\tmp_V_288_fu_1874[7]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003F0011002200"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \tmp_V_261_fu_1766[7]_i_2_n_1\,
      I2 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_76_n_1\
    );
\tmp_V_288_fu_1874[7]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FFD0FF"
    )
        port map (
      I0 => \tmp_V_21_fu_806[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => \tmp_V_221_fu_1606[7]_i_2_n_1\,
      I4 => \tmp_V_149_fu_1318[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_77_n_1\
    );
\tmp_V_288_fu_1874[7]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I4 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_78_n_1\
    );
\tmp_V_288_fu_1874[7]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(7),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_288_fu_1874[7]_i_79_n_1\
    );
\tmp_V_288_fu_1874[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00820A8AAAAAAAAA"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_28_n_1\,
      I1 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I3 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      I4 => \tmp_V_137_fu_1270[7]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1874[7]_i_29_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_8_n_1\
    );
\tmp_V_288_fu_1874[7]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(6),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_288_fu_1874[7]_i_80_n_1\
    );
\tmp_V_288_fu_1874[7]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(4),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(6),
      I5 => sf_1_fu_722_reg(8),
      O => \tmp_V_288_fu_1874[7]_i_81_n_1\
    );
\tmp_V_288_fu_1874[7]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(6),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_288_fu_1874[7]_i_82_n_1\
    );
\tmp_V_288_fu_1874[7]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tmp_V_69_fu_998[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_83_n_1\
    );
\tmp_V_288_fu_1874[7]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABABBBBBABA"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_90_n_1\,
      I1 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I3 => \tmp_V_213_fu_1574[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I5 => \tmp_V_193_fu_1494[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_84_n_1\
    );
\tmp_V_288_fu_1874[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030447433334474"
    )
        port map (
      I0 => \tmp_V_277_fu_1830[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I2 => \tmp_V_288_fu_1874[7]_i_26_n_1\,
      I3 => \tmp_V_17_fu_790[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \tmp_V_213_fu_1574[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_85_n_1\
    );
\tmp_V_288_fu_1874[7]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \tmp_V_225_fu_1622[7]_i_2_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_86_n_1\
    );
\tmp_V_288_fu_1874[7]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I2 => \tmp_V_161_fu_1366[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_87_n_1\
    );
\tmp_V_288_fu_1874[7]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I3 => \tmp_V_101_fu_1126[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_88_n_1\
    );
\tmp_V_288_fu_1874[7]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_89_n_1\
    );
\tmp_V_288_fu_1874[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAABBABBBABB"
    )
        port map (
      I0 => \tmp_V_288_fu_1874[7]_i_30_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep_n_1\,
      I3 => \tmp_V_288_fu_1874[7]_i_31_n_1\,
      I4 => \tmp_V_288_fu_1874[7]_i_32_n_1\,
      I5 => \tmp_V_29_fu_838[7]_i_2_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_9_n_1\
    );
\tmp_V_288_fu_1874[7]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(7),
      I4 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      O => \tmp_V_288_fu_1874[7]_i_90_n_1\
    );
\tmp_V_288_fu_1874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276154,
      D => \tmp_V_287_fu_1870_reg[7]_0\(0),
      Q => tmp_V_288_fu_1874(0),
      R => '0'
    );
\tmp_V_288_fu_1874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276154,
      D => \tmp_V_287_fu_1870_reg[7]_0\(1),
      Q => tmp_V_288_fu_1874(1),
      R => '0'
    );
\tmp_V_288_fu_1874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276154,
      D => \tmp_V_287_fu_1870_reg[7]_0\(2),
      Q => tmp_V_288_fu_1874(2),
      R => '0'
    );
\tmp_V_288_fu_1874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276154,
      D => \tmp_V_287_fu_1870_reg[7]_0\(3),
      Q => tmp_V_288_fu_1874(3),
      R => '0'
    );
\tmp_V_288_fu_1874_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276154,
      D => \tmp_V_287_fu_1870_reg[7]_0\(4),
      Q => tmp_V_288_fu_1874(4),
      R => '0'
    );
\tmp_V_288_fu_1874_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276154,
      D => \tmp_V_287_fu_1870_reg[7]_0\(5),
      Q => tmp_V_288_fu_1874(5),
      R => '0'
    );
\tmp_V_288_fu_1874_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276154,
      D => \tmp_V_287_fu_1870_reg[7]_0\(6),
      Q => tmp_V_288_fu_1874(6),
      R => '0'
    );
\tmp_V_288_fu_1874_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276154,
      D => \tmp_V_287_fu_1870_reg[7]_0\(7),
      Q => tmp_V_288_fu_1874(7),
      R => '0'
    );
\tmp_V_28_fu_834[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_17_fu_790[7]_i_2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276181180_out
    );
\tmp_V_28_fu_834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276181180_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_28_fu_834(0),
      R => '0'
    );
\tmp_V_28_fu_834_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276181180_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_28_fu_834(1),
      R => '0'
    );
\tmp_V_28_fu_834_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276181180_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_28_fu_834(2),
      R => '0'
    );
\tmp_V_28_fu_834_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276181180_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_28_fu_834(3),
      R => '0'
    );
\tmp_V_28_fu_834_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276181180_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_28_fu_834(4),
      R => '0'
    );
\tmp_V_28_fu_834_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276181180_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_28_fu_834(5),
      R => '0'
    );
\tmp_V_28_fu_834_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276181180_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_28_fu_834(6),
      R => '0'
    );
\tmp_V_28_fu_834_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276181180_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_28_fu_834(7),
      R => '0'
    );
\tmp_V_29_fu_838[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \tmp_V_29_fu_838[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => \tmp_V_29_fu_838[7]_i_1_n_1\
    );
\tmp_V_29_fu_838[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(4),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(7),
      I5 => sf_1_fu_722_reg(6),
      O => \tmp_V_29_fu_838[7]_i_2_n_1\
    );
\tmp_V_29_fu_838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_838[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_29_fu_838(0),
      R => '0'
    );
\tmp_V_29_fu_838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_838[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_29_fu_838(1),
      R => '0'
    );
\tmp_V_29_fu_838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_838[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_29_fu_838(2),
      R => '0'
    );
\tmp_V_29_fu_838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_838[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_29_fu_838(3),
      R => '0'
    );
\tmp_V_29_fu_838_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_838[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_29_fu_838(4),
      R => '0'
    );
\tmp_V_29_fu_838_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_838[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_29_fu_838(5),
      R => '0'
    );
\tmp_V_29_fu_838_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_838[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_29_fu_838(6),
      R => '0'
    );
\tmp_V_29_fu_838_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_838[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_29_fu_838(7),
      R => '0'
    );
\tmp_V_2_fu_734[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276156
    );
\tmp_V_2_fu_734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276156,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_2_fu_734(0),
      R => '0'
    );
\tmp_V_2_fu_734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276156,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_2_fu_734(1),
      R => '0'
    );
\tmp_V_2_fu_734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276156,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_2_fu_734(2),
      R => '0'
    );
\tmp_V_2_fu_734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276156,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_2_fu_734(3),
      R => '0'
    );
\tmp_V_2_fu_734_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276156,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_2_fu_734(4),
      R => '0'
    );
\tmp_V_2_fu_734_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276156,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_2_fu_734(5),
      R => '0'
    );
\tmp_V_2_fu_734_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276156,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_2_fu_734(6),
      R => '0'
    );
\tmp_V_2_fu_734_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276156,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_2_fu_734(7),
      R => '0'
    );
\tmp_V_30_fu_842[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_29_fu_838[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276183182_out
    );
\tmp_V_30_fu_842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276183182_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_30_fu_842(0),
      R => '0'
    );
\tmp_V_30_fu_842_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276183182_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_30_fu_842(1),
      R => '0'
    );
\tmp_V_30_fu_842_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276183182_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_30_fu_842(2),
      R => '0'
    );
\tmp_V_30_fu_842_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276183182_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_30_fu_842(3),
      R => '0'
    );
\tmp_V_30_fu_842_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276183182_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_30_fu_842(4),
      R => '0'
    );
\tmp_V_30_fu_842_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276183182_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_30_fu_842(5),
      R => '0'
    );
\tmp_V_30_fu_842_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276183182_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_30_fu_842(6),
      R => '0'
    );
\tmp_V_30_fu_842_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276183182_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_30_fu_842(7),
      R => '0'
    );
\tmp_V_31_fu_846[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I3 => \tmp_V_29_fu_838[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276184183_out
    );
\tmp_V_31_fu_846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276184183_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_31_fu_846(0),
      R => '0'
    );
\tmp_V_31_fu_846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276184183_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_31_fu_846(1),
      R => '0'
    );
\tmp_V_31_fu_846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276184183_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_31_fu_846(2),
      R => '0'
    );
\tmp_V_31_fu_846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276184183_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_31_fu_846(3),
      R => '0'
    );
\tmp_V_31_fu_846_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276184183_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_31_fu_846(4),
      R => '0'
    );
\tmp_V_31_fu_846_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276184183_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_31_fu_846(5),
      R => '0'
    );
\tmp_V_31_fu_846_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276184183_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_31_fu_846(6),
      R => '0'
    );
\tmp_V_31_fu_846_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276184183_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_31_fu_846(7),
      R => '0'
    );
\tmp_V_32_fu_850[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_29_fu_838[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => \tmp_V_32_fu_850[7]_i_1_n_1\
    );
\tmp_V_32_fu_850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_850[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_32_fu_850(0),
      R => '0'
    );
\tmp_V_32_fu_850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_850[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_32_fu_850(1),
      R => '0'
    );
\tmp_V_32_fu_850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_850[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_32_fu_850(2),
      R => '0'
    );
\tmp_V_32_fu_850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_850[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_32_fu_850(3),
      R => '0'
    );
\tmp_V_32_fu_850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_850[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_32_fu_850(4),
      R => '0'
    );
\tmp_V_32_fu_850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_850[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_32_fu_850(5),
      R => '0'
    );
\tmp_V_32_fu_850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_850[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_32_fu_850(6),
      R => '0'
    );
\tmp_V_32_fu_850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_850[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_32_fu_850(7),
      R => '0'
    );
\tmp_V_33_fu_854[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276186185_out
    );
\tmp_V_33_fu_854[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sf_1_fu_722_reg(4),
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(8),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(6),
      O => \tmp_V_33_fu_854[7]_i_2_n_1\
    );
\tmp_V_33_fu_854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276186185_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_33_fu_854(0),
      R => '0'
    );
\tmp_V_33_fu_854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276186185_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_33_fu_854(1),
      R => '0'
    );
\tmp_V_33_fu_854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276186185_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_33_fu_854(2),
      R => '0'
    );
\tmp_V_33_fu_854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276186185_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_33_fu_854(3),
      R => '0'
    );
\tmp_V_33_fu_854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276186185_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_33_fu_854(4),
      R => '0'
    );
\tmp_V_33_fu_854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276186185_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_33_fu_854(5),
      R => '0'
    );
\tmp_V_33_fu_854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276186185_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_33_fu_854(6),
      R => '0'
    );
\tmp_V_33_fu_854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276186185_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_33_fu_854(7),
      R => '0'
    );
\tmp_V_34_fu_858[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276187186_out
    );
\tmp_V_34_fu_858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276187186_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_34_fu_858(0),
      R => '0'
    );
\tmp_V_34_fu_858_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276187186_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_34_fu_858(1),
      R => '0'
    );
\tmp_V_34_fu_858_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276187186_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_34_fu_858(2),
      R => '0'
    );
\tmp_V_34_fu_858_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276187186_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_34_fu_858(3),
      R => '0'
    );
\tmp_V_34_fu_858_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276187186_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_34_fu_858(4),
      R => '0'
    );
\tmp_V_34_fu_858_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276187186_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_34_fu_858(5),
      R => '0'
    );
\tmp_V_34_fu_858_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276187186_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_34_fu_858(6),
      R => '0'
    );
\tmp_V_34_fu_858_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276187186_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_34_fu_858(7),
      R => '0'
    );
\tmp_V_35_fu_862[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276188187_out
    );
\tmp_V_35_fu_862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276188187_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_35_fu_862(0),
      R => '0'
    );
\tmp_V_35_fu_862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276188187_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_35_fu_862(1),
      R => '0'
    );
\tmp_V_35_fu_862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276188187_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_35_fu_862(2),
      R => '0'
    );
\tmp_V_35_fu_862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276188187_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_35_fu_862(3),
      R => '0'
    );
\tmp_V_35_fu_862_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276188187_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_35_fu_862(4),
      R => '0'
    );
\tmp_V_35_fu_862_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276188187_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_35_fu_862(5),
      R => '0'
    );
\tmp_V_35_fu_862_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276188187_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_35_fu_862(6),
      R => '0'
    );
\tmp_V_35_fu_862_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276188187_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_35_fu_862(7),
      R => '0'
    );
\tmp_V_36_fu_866[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I2 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I4 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => \tmp_V_36_fu_866[7]_i_1_n_1\
    );
\tmp_V_36_fu_866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_36_fu_866[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_36_fu_866(0),
      R => '0'
    );
\tmp_V_36_fu_866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_36_fu_866[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_36_fu_866(1),
      R => '0'
    );
\tmp_V_36_fu_866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_36_fu_866[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_36_fu_866(2),
      R => '0'
    );
\tmp_V_36_fu_866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_36_fu_866[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_36_fu_866(3),
      R => '0'
    );
\tmp_V_36_fu_866_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_36_fu_866[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_36_fu_866(4),
      R => '0'
    );
\tmp_V_36_fu_866_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_36_fu_866[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_36_fu_866(5),
      R => '0'
    );
\tmp_V_36_fu_866_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_36_fu_866[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_36_fu_866(6),
      R => '0'
    );
\tmp_V_36_fu_866_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_36_fu_866[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_36_fu_866(7),
      R => '0'
    );
\tmp_V_37_fu_870[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_37_fu_870[7]_i_2_n_1\,
      O => \tmp_V_37_fu_870[7]_i_1_n_1\
    );
\tmp_V_37_fu_870[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_37_fu_870[7]_i_2_n_1\
    );
\tmp_V_37_fu_870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_37_fu_870[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_37_fu_870(0),
      R => '0'
    );
\tmp_V_37_fu_870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_37_fu_870[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_37_fu_870(1),
      R => '0'
    );
\tmp_V_37_fu_870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_37_fu_870[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_37_fu_870(2),
      R => '0'
    );
\tmp_V_37_fu_870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_37_fu_870[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_37_fu_870(3),
      R => '0'
    );
\tmp_V_37_fu_870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_37_fu_870[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_37_fu_870(4),
      R => '0'
    );
\tmp_V_37_fu_870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_37_fu_870[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_37_fu_870(5),
      R => '0'
    );
\tmp_V_37_fu_870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_37_fu_870[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_37_fu_870(6),
      R => '0'
    );
\tmp_V_37_fu_870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_37_fu_870[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_37_fu_870(7),
      R => '0'
    );
\tmp_V_38_fu_874[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_37_fu_870[7]_i_2_n_1\,
      O => \tmp_V_38_fu_874[7]_i_1_n_1\
    );
\tmp_V_38_fu_874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_38_fu_874[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_38_fu_874(0),
      R => '0'
    );
\tmp_V_38_fu_874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_38_fu_874[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_38_fu_874(1),
      R => '0'
    );
\tmp_V_38_fu_874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_38_fu_874[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_38_fu_874(2),
      R => '0'
    );
\tmp_V_38_fu_874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_38_fu_874[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_38_fu_874(3),
      R => '0'
    );
\tmp_V_38_fu_874_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_38_fu_874[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_38_fu_874(4),
      R => '0'
    );
\tmp_V_38_fu_874_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_38_fu_874[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_38_fu_874(5),
      R => '0'
    );
\tmp_V_38_fu_874_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_38_fu_874[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_38_fu_874(6),
      R => '0'
    );
\tmp_V_38_fu_874_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_38_fu_874[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_38_fu_874(7),
      R => '0'
    );
\tmp_V_39_fu_878[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => \tmp_V_37_fu_870[7]_i_2_n_1\,
      O => \tmp_V_39_fu_878[7]_i_1_n_1\
    );
\tmp_V_39_fu_878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_39_fu_878[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_39_fu_878(0),
      R => '0'
    );
\tmp_V_39_fu_878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_39_fu_878[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_39_fu_878(1),
      R => '0'
    );
\tmp_V_39_fu_878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_39_fu_878[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_39_fu_878(2),
      R => '0'
    );
\tmp_V_39_fu_878_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_39_fu_878[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_39_fu_878(3),
      R => '0'
    );
\tmp_V_39_fu_878_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_39_fu_878[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_39_fu_878(4),
      R => '0'
    );
\tmp_V_39_fu_878_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_39_fu_878[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_39_fu_878(5),
      R => '0'
    );
\tmp_V_39_fu_878_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_39_fu_878[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_39_fu_878(6),
      R => '0'
    );
\tmp_V_39_fu_878_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_39_fu_878[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_39_fu_878(7),
      R => '0'
    );
\tmp_V_40_fu_882[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => \tmp_V_37_fu_870[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276193196_out
    );
\tmp_V_40_fu_882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276193196_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_40_fu_882(0),
      R => '0'
    );
\tmp_V_40_fu_882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276193196_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_40_fu_882(1),
      R => '0'
    );
\tmp_V_40_fu_882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276193196_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_40_fu_882(2),
      R => '0'
    );
\tmp_V_40_fu_882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276193196_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_40_fu_882(3),
      R => '0'
    );
\tmp_V_40_fu_882_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276193196_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_40_fu_882(4),
      R => '0'
    );
\tmp_V_40_fu_882_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276193196_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_40_fu_882(5),
      R => '0'
    );
\tmp_V_40_fu_882_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276193196_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_40_fu_882(6),
      R => '0'
    );
\tmp_V_40_fu_882_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276193196_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_40_fu_882(7),
      R => '0'
    );
\tmp_V_41_fu_886[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276194197_out
    );
\tmp_V_41_fu_886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276194197_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_41_fu_886(0),
      R => '0'
    );
\tmp_V_41_fu_886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276194197_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_41_fu_886(1),
      R => '0'
    );
\tmp_V_41_fu_886_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276194197_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_41_fu_886(2),
      R => '0'
    );
\tmp_V_41_fu_886_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276194197_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_41_fu_886(3),
      R => '0'
    );
\tmp_V_41_fu_886_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276194197_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_41_fu_886(4),
      R => '0'
    );
\tmp_V_41_fu_886_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276194197_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_41_fu_886(5),
      R => '0'
    );
\tmp_V_41_fu_886_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276194197_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_41_fu_886(6),
      R => '0'
    );
\tmp_V_41_fu_886_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276194197_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_41_fu_886(7),
      R => '0'
    );
\tmp_V_42_fu_890[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I2 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276195198_out
    );
\tmp_V_42_fu_890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276195198_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_42_fu_890(0),
      R => '0'
    );
\tmp_V_42_fu_890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276195198_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_42_fu_890(1),
      R => '0'
    );
\tmp_V_42_fu_890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276195198_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_42_fu_890(2),
      R => '0'
    );
\tmp_V_42_fu_890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276195198_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_42_fu_890(3),
      R => '0'
    );
\tmp_V_42_fu_890_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276195198_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_42_fu_890(4),
      R => '0'
    );
\tmp_V_42_fu_890_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276195198_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_42_fu_890(5),
      R => '0'
    );
\tmp_V_42_fu_890_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276195198_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_42_fu_890(6),
      R => '0'
    );
\tmp_V_42_fu_890_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276195198_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_42_fu_890(7),
      R => '0'
    );
\tmp_V_43_fu_894[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276196199_out
    );
\tmp_V_43_fu_894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276196199_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_43_fu_894(0),
      R => '0'
    );
\tmp_V_43_fu_894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276196199_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_43_fu_894(1),
      R => '0'
    );
\tmp_V_43_fu_894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276196199_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_43_fu_894(2),
      R => '0'
    );
\tmp_V_43_fu_894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276196199_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_43_fu_894(3),
      R => '0'
    );
\tmp_V_43_fu_894_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276196199_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_43_fu_894(4),
      R => '0'
    );
\tmp_V_43_fu_894_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276196199_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_43_fu_894(5),
      R => '0'
    );
\tmp_V_43_fu_894_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276196199_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_43_fu_894(6),
      R => '0'
    );
\tmp_V_43_fu_894_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276196199_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_43_fu_894(7),
      R => '0'
    );
\tmp_V_44_fu_898[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276197200_out
    );
\tmp_V_44_fu_898_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276197200_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_44_fu_898(0),
      R => '0'
    );
\tmp_V_44_fu_898_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276197200_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_44_fu_898(1),
      R => '0'
    );
\tmp_V_44_fu_898_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276197200_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_44_fu_898(2),
      R => '0'
    );
\tmp_V_44_fu_898_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276197200_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_44_fu_898(3),
      R => '0'
    );
\tmp_V_44_fu_898_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276197200_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_44_fu_898(4),
      R => '0'
    );
\tmp_V_44_fu_898_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276197200_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_44_fu_898(5),
      R => '0'
    );
\tmp_V_44_fu_898_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276197200_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_44_fu_898(6),
      R => '0'
    );
\tmp_V_44_fu_898_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276197200_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_44_fu_898(7),
      R => '0'
    );
\tmp_V_45_fu_902[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276198201_out
    );
\tmp_V_45_fu_902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276198201_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_45_fu_902(0),
      R => '0'
    );
\tmp_V_45_fu_902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276198201_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_45_fu_902(1),
      R => '0'
    );
\tmp_V_45_fu_902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276198201_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_45_fu_902(2),
      R => '0'
    );
\tmp_V_45_fu_902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276198201_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_45_fu_902(3),
      R => '0'
    );
\tmp_V_45_fu_902_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276198201_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_45_fu_902(4),
      R => '0'
    );
\tmp_V_45_fu_902_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276198201_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_45_fu_902(5),
      R => '0'
    );
\tmp_V_45_fu_902_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276198201_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_45_fu_902(6),
      R => '0'
    );
\tmp_V_45_fu_902_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276198201_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_45_fu_902(7),
      R => '0'
    );
\tmp_V_46_fu_906[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276199202_out
    );
\tmp_V_46_fu_906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276199202_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_46_fu_906(0),
      R => '0'
    );
\tmp_V_46_fu_906_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276199202_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_46_fu_906(1),
      R => '0'
    );
\tmp_V_46_fu_906_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276199202_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_46_fu_906(2),
      R => '0'
    );
\tmp_V_46_fu_906_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276199202_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_46_fu_906(3),
      R => '0'
    );
\tmp_V_46_fu_906_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276199202_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_46_fu_906(4),
      R => '0'
    );
\tmp_V_46_fu_906_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276199202_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_46_fu_906(5),
      R => '0'
    );
\tmp_V_46_fu_906_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276199202_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_46_fu_906(6),
      R => '0'
    );
\tmp_V_46_fu_906_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276199202_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_46_fu_906(7),
      R => '0'
    );
\tmp_V_47_fu_910[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276200203_out
    );
\tmp_V_47_fu_910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276200203_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_47_fu_910(0),
      R => '0'
    );
\tmp_V_47_fu_910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276200203_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_47_fu_910(1),
      R => '0'
    );
\tmp_V_47_fu_910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276200203_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_47_fu_910(2),
      R => '0'
    );
\tmp_V_47_fu_910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276200203_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_47_fu_910(3),
      R => '0'
    );
\tmp_V_47_fu_910_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276200203_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_47_fu_910(4),
      R => '0'
    );
\tmp_V_47_fu_910_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276200203_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_47_fu_910(5),
      R => '0'
    );
\tmp_V_47_fu_910_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276200203_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_47_fu_910(6),
      R => '0'
    );
\tmp_V_47_fu_910_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276200203_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_47_fu_910(7),
      R => '0'
    );
\tmp_V_48_fu_914[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \tmp_V_33_fu_854[7]_i_2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276201204_out
    );
\tmp_V_48_fu_914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276201204_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_48_fu_914(0),
      R => '0'
    );
\tmp_V_48_fu_914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276201204_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_48_fu_914(1),
      R => '0'
    );
\tmp_V_48_fu_914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276201204_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_48_fu_914(2),
      R => '0'
    );
\tmp_V_48_fu_914_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276201204_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_48_fu_914(3),
      R => '0'
    );
\tmp_V_48_fu_914_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276201204_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_48_fu_914(4),
      R => '0'
    );
\tmp_V_48_fu_914_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276201204_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_48_fu_914(5),
      R => '0'
    );
\tmp_V_48_fu_914_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276201204_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_48_fu_914(6),
      R => '0'
    );
\tmp_V_48_fu_914_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276201204_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_48_fu_914(7),
      R => '0'
    );
\tmp_V_49_fu_918[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_49_fu_918[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276202205_out
    );
\tmp_V_49_fu_918[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(8),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_49_fu_918[7]_i_2_n_1\
    );
\tmp_V_49_fu_918_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276202205_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_49_fu_918(0),
      R => '0'
    );
\tmp_V_49_fu_918_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276202205_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_49_fu_918(1),
      R => '0'
    );
\tmp_V_49_fu_918_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276202205_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_49_fu_918(2),
      R => '0'
    );
\tmp_V_49_fu_918_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276202205_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_49_fu_918(3),
      R => '0'
    );
\tmp_V_49_fu_918_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276202205_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_49_fu_918(4),
      R => '0'
    );
\tmp_V_49_fu_918_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276202205_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_49_fu_918(5),
      R => '0'
    );
\tmp_V_49_fu_918_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276202205_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_49_fu_918(6),
      R => '0'
    );
\tmp_V_49_fu_918_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276202205_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_49_fu_918(7),
      R => '0'
    );
\tmp_V_4_fu_738[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_fu_726[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276157
    );
\tmp_V_4_fu_738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276157,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_4_fu_738(0),
      R => '0'
    );
\tmp_V_4_fu_738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276157,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_4_fu_738(1),
      R => '0'
    );
\tmp_V_4_fu_738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276157,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_4_fu_738(2),
      R => '0'
    );
\tmp_V_4_fu_738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276157,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_4_fu_738(3),
      R => '0'
    );
\tmp_V_4_fu_738_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276157,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_4_fu_738(4),
      R => '0'
    );
\tmp_V_4_fu_738_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276157,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_4_fu_738(5),
      R => '0'
    );
\tmp_V_4_fu_738_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276157,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_4_fu_738(6),
      R => '0'
    );
\tmp_V_4_fu_738_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276157,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_4_fu_738(7),
      R => '0'
    );
\tmp_V_50_fu_922[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_49_fu_918[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276203206_out
    );
\tmp_V_50_fu_922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276203206_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_50_fu_922(0),
      R => '0'
    );
\tmp_V_50_fu_922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276203206_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_50_fu_922(1),
      R => '0'
    );
\tmp_V_50_fu_922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276203206_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_50_fu_922(2),
      R => '0'
    );
\tmp_V_50_fu_922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276203206_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_50_fu_922(3),
      R => '0'
    );
\tmp_V_50_fu_922_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276203206_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_50_fu_922(4),
      R => '0'
    );
\tmp_V_50_fu_922_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276203206_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_50_fu_922(5),
      R => '0'
    );
\tmp_V_50_fu_922_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276203206_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_50_fu_922(6),
      R => '0'
    );
\tmp_V_50_fu_922_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276203206_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_50_fu_922(7),
      R => '0'
    );
\tmp_V_51_fu_926[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => \tmp_V_49_fu_918[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276204208_out
    );
\tmp_V_51_fu_926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276204208_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_51_fu_926(0),
      R => '0'
    );
\tmp_V_51_fu_926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276204208_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_51_fu_926(1),
      R => '0'
    );
\tmp_V_51_fu_926_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276204208_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_51_fu_926(2),
      R => '0'
    );
\tmp_V_51_fu_926_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276204208_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_51_fu_926(3),
      R => '0'
    );
\tmp_V_51_fu_926_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276204208_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_51_fu_926(4),
      R => '0'
    );
\tmp_V_51_fu_926_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276204208_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_51_fu_926(5),
      R => '0'
    );
\tmp_V_51_fu_926_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276204208_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_51_fu_926(6),
      R => '0'
    );
\tmp_V_51_fu_926_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276204208_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_51_fu_926(7),
      R => '0'
    );
\tmp_V_52_fu_930[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_49_fu_918[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I3 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => \tmp_V_52_fu_930[7]_i_1_n_1\
    );
\tmp_V_52_fu_930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_52_fu_930[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_52_fu_930(0),
      R => '0'
    );
\tmp_V_52_fu_930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_52_fu_930[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_52_fu_930(1),
      R => '0'
    );
\tmp_V_52_fu_930_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_52_fu_930[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_52_fu_930(2),
      R => '0'
    );
\tmp_V_52_fu_930_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_52_fu_930[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_52_fu_930(3),
      R => '0'
    );
\tmp_V_52_fu_930_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_52_fu_930[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_52_fu_930(4),
      R => '0'
    );
\tmp_V_52_fu_930_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_52_fu_930[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_52_fu_930(5),
      R => '0'
    );
\tmp_V_52_fu_930_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_52_fu_930[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_52_fu_930(6),
      R => '0'
    );
\tmp_V_52_fu_930_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_52_fu_930[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_52_fu_930(7),
      R => '0'
    );
\tmp_V_53_fu_934[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_53_fu_934[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276206212_out
    );
\tmp_V_53_fu_934[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(4),
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(5),
      I5 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      O => \tmp_V_53_fu_934[7]_i_2_n_1\
    );
\tmp_V_53_fu_934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276206212_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_53_fu_934(0),
      R => '0'
    );
\tmp_V_53_fu_934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276206212_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_53_fu_934(1),
      R => '0'
    );
\tmp_V_53_fu_934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276206212_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_53_fu_934(2),
      R => '0'
    );
\tmp_V_53_fu_934_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276206212_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_53_fu_934(3),
      R => '0'
    );
\tmp_V_53_fu_934_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276206212_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_53_fu_934(4),
      R => '0'
    );
\tmp_V_53_fu_934_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276206212_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_53_fu_934(5),
      R => '0'
    );
\tmp_V_53_fu_934_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276206212_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_53_fu_934(6),
      R => '0'
    );
\tmp_V_53_fu_934_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276206212_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_53_fu_934(7),
      R => '0'
    );
\tmp_V_54_fu_938[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_53_fu_934[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276207214_out
    );
\tmp_V_54_fu_938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276207214_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_54_fu_938(0),
      R => '0'
    );
\tmp_V_54_fu_938_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276207214_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_54_fu_938(1),
      R => '0'
    );
\tmp_V_54_fu_938_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276207214_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_54_fu_938(2),
      R => '0'
    );
\tmp_V_54_fu_938_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276207214_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_54_fu_938(3),
      R => '0'
    );
\tmp_V_54_fu_938_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276207214_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_54_fu_938(4),
      R => '0'
    );
\tmp_V_54_fu_938_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276207214_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_54_fu_938(5),
      R => '0'
    );
\tmp_V_54_fu_938_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276207214_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_54_fu_938(6),
      R => '0'
    );
\tmp_V_54_fu_938_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276207214_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_54_fu_938(7),
      R => '0'
    );
\tmp_V_55_fu_942[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I3 => \tmp_V_53_fu_934[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276208216_out
    );
\tmp_V_55_fu_942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276208216_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_55_fu_942(0),
      R => '0'
    );
\tmp_V_55_fu_942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276208216_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_55_fu_942(1),
      R => '0'
    );
\tmp_V_55_fu_942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276208216_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_55_fu_942(2),
      R => '0'
    );
\tmp_V_55_fu_942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276208216_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_55_fu_942(3),
      R => '0'
    );
\tmp_V_55_fu_942_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276208216_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_55_fu_942(4),
      R => '0'
    );
\tmp_V_55_fu_942_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276208216_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_55_fu_942(5),
      R => '0'
    );
\tmp_V_55_fu_942_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276208216_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_55_fu_942(6),
      R => '0'
    );
\tmp_V_55_fu_942_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276208216_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_55_fu_942(7),
      R => '0'
    );
\tmp_V_56_fu_946[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I2 => \tmp_V_53_fu_934[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276209218_out
    );
\tmp_V_56_fu_946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276209218_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_56_fu_946(0),
      R => '0'
    );
\tmp_V_56_fu_946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276209218_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_56_fu_946(1),
      R => '0'
    );
\tmp_V_56_fu_946_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276209218_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_56_fu_946(2),
      R => '0'
    );
\tmp_V_56_fu_946_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276209218_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_56_fu_946(3),
      R => '0'
    );
\tmp_V_56_fu_946_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276209218_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_56_fu_946(4),
      R => '0'
    );
\tmp_V_56_fu_946_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276209218_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_56_fu_946(5),
      R => '0'
    );
\tmp_V_56_fu_946_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276209218_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_56_fu_946(6),
      R => '0'
    );
\tmp_V_56_fu_946_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276209218_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_56_fu_946(7),
      R => '0'
    );
\tmp_V_57_fu_950[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_57_fu_950[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276210220_out
    );
\tmp_V_57_fu_950[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(6),
      I4 => sf_1_fu_722_reg(4),
      O => \tmp_V_57_fu_950[7]_i_2_n_1\
    );
\tmp_V_57_fu_950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276210220_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_57_fu_950(0),
      R => '0'
    );
\tmp_V_57_fu_950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276210220_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_57_fu_950(1),
      R => '0'
    );
\tmp_V_57_fu_950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276210220_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_57_fu_950(2),
      R => '0'
    );
\tmp_V_57_fu_950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276210220_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_57_fu_950(3),
      R => '0'
    );
\tmp_V_57_fu_950_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276210220_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_57_fu_950(4),
      R => '0'
    );
\tmp_V_57_fu_950_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276210220_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_57_fu_950(5),
      R => '0'
    );
\tmp_V_57_fu_950_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276210220_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_57_fu_950(6),
      R => '0'
    );
\tmp_V_57_fu_950_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276210220_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_57_fu_950(7),
      R => '0'
    );
\tmp_V_58_fu_954[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I2 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_57_fu_950[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276211222_out
    );
\tmp_V_58_fu_954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276211222_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_58_fu_954(0),
      R => '0'
    );
\tmp_V_58_fu_954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276211222_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_58_fu_954(1),
      R => '0'
    );
\tmp_V_58_fu_954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276211222_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_58_fu_954(2),
      R => '0'
    );
\tmp_V_58_fu_954_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276211222_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_58_fu_954(3),
      R => '0'
    );
\tmp_V_58_fu_954_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276211222_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_58_fu_954(4),
      R => '0'
    );
\tmp_V_58_fu_954_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276211222_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_58_fu_954(5),
      R => '0'
    );
\tmp_V_58_fu_954_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276211222_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_58_fu_954(6),
      R => '0'
    );
\tmp_V_58_fu_954_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276211222_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_58_fu_954(7),
      R => '0'
    );
\tmp_V_59_fu_958[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_57_fu_950[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276212224_out
    );
\tmp_V_59_fu_958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276212224_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_59_fu_958(0),
      R => '0'
    );
\tmp_V_59_fu_958_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276212224_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_59_fu_958(1),
      R => '0'
    );
\tmp_V_59_fu_958_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276212224_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_59_fu_958(2),
      R => '0'
    );
\tmp_V_59_fu_958_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276212224_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_59_fu_958(3),
      R => '0'
    );
\tmp_V_59_fu_958_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276212224_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_59_fu_958(4),
      R => '0'
    );
\tmp_V_59_fu_958_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276212224_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_59_fu_958(5),
      R => '0'
    );
\tmp_V_59_fu_958_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276212224_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_59_fu_958(6),
      R => '0'
    );
\tmp_V_59_fu_958_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276212224_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_59_fu_958(7),
      R => '0'
    );
\tmp_V_5_fu_742[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \tmp_V_5_fu_742[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276158
    );
\tmp_V_5_fu_742[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sf_1_fu_722_reg(5),
      I1 => sf_1_fu_722_reg(4),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(8),
      O => \tmp_V_5_fu_742[7]_i_2_n_1\
    );
\tmp_V_5_fu_742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276158,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_5_fu_742(0),
      R => '0'
    );
\tmp_V_5_fu_742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276158,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_5_fu_742(1),
      R => '0'
    );
\tmp_V_5_fu_742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276158,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_5_fu_742(2),
      R => '0'
    );
\tmp_V_5_fu_742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276158,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_5_fu_742(3),
      R => '0'
    );
\tmp_V_5_fu_742_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276158,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_5_fu_742(4),
      R => '0'
    );
\tmp_V_5_fu_742_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276158,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_5_fu_742(5),
      R => '0'
    );
\tmp_V_5_fu_742_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276158,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_5_fu_742(6),
      R => '0'
    );
\tmp_V_5_fu_742_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276158,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_5_fu_742(7),
      R => '0'
    );
\tmp_V_60_fu_962[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \tmp_V_57_fu_950[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276213226_out
    );
\tmp_V_60_fu_962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276213226_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_60_fu_962(0),
      R => '0'
    );
\tmp_V_60_fu_962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276213226_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_60_fu_962(1),
      R => '0'
    );
\tmp_V_60_fu_962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276213226_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_60_fu_962(2),
      R => '0'
    );
\tmp_V_60_fu_962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276213226_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_60_fu_962(3),
      R => '0'
    );
\tmp_V_60_fu_962_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276213226_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_60_fu_962(4),
      R => '0'
    );
\tmp_V_60_fu_962_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276213226_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_60_fu_962(5),
      R => '0'
    );
\tmp_V_60_fu_962_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276213226_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_60_fu_962(6),
      R => '0'
    );
\tmp_V_60_fu_962_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276213226_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_60_fu_962(7),
      R => '0'
    );
\tmp_V_61_fu_966[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \tmp_V_57_fu_950[7]_i_2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276214228_out
    );
\tmp_V_61_fu_966_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276214228_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_61_fu_966(0),
      R => '0'
    );
\tmp_V_61_fu_966_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276214228_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_61_fu_966(1),
      R => '0'
    );
\tmp_V_61_fu_966_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276214228_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_61_fu_966(2),
      R => '0'
    );
\tmp_V_61_fu_966_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276214228_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_61_fu_966(3),
      R => '0'
    );
\tmp_V_61_fu_966_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276214228_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_61_fu_966(4),
      R => '0'
    );
\tmp_V_61_fu_966_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276214228_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_61_fu_966(5),
      R => '0'
    );
\tmp_V_61_fu_966_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276214228_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_61_fu_966(6),
      R => '0'
    );
\tmp_V_61_fu_966_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276214228_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_61_fu_966(7),
      R => '0'
    );
\tmp_V_62_fu_970[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \tmp_V_57_fu_950[7]_i_2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276215230_out
    );
\tmp_V_62_fu_970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276215230_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_62_fu_970(0),
      R => '0'
    );
\tmp_V_62_fu_970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276215230_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_62_fu_970(1),
      R => '0'
    );
\tmp_V_62_fu_970_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276215230_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_62_fu_970(2),
      R => '0'
    );
\tmp_V_62_fu_970_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276215230_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_62_fu_970(3),
      R => '0'
    );
\tmp_V_62_fu_970_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276215230_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_62_fu_970(4),
      R => '0'
    );
\tmp_V_62_fu_970_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276215230_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_62_fu_970(5),
      R => '0'
    );
\tmp_V_62_fu_970_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276215230_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_62_fu_970(6),
      R => '0'
    );
\tmp_V_62_fu_970_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276215230_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_62_fu_970(7),
      R => '0'
    );
\tmp_V_63_fu_974[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \tmp_V_57_fu_950[7]_i_2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276216232_out
    );
\tmp_V_63_fu_974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276216232_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_63_fu_974(0),
      R => '0'
    );
\tmp_V_63_fu_974_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276216232_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_63_fu_974(1),
      R => '0'
    );
\tmp_V_63_fu_974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276216232_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_63_fu_974(2),
      R => '0'
    );
\tmp_V_63_fu_974_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276216232_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_63_fu_974(3),
      R => '0'
    );
\tmp_V_63_fu_974_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276216232_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_63_fu_974(4),
      R => '0'
    );
\tmp_V_63_fu_974_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276216232_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_63_fu_974(5),
      R => '0'
    );
\tmp_V_63_fu_974_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276216232_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_63_fu_974(6),
      R => '0'
    );
\tmp_V_63_fu_974_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276216232_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_63_fu_974(7),
      R => '0'
    );
\tmp_V_64_fu_978[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__5_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__0_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \tmp_V_57_fu_950[7]_i_2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276217234_out
    );
\tmp_V_64_fu_978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276217234_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_64_fu_978(0),
      R => '0'
    );
\tmp_V_64_fu_978_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276217234_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_64_fu_978(1),
      R => '0'
    );
\tmp_V_64_fu_978_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276217234_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_64_fu_978(2),
      R => '0'
    );
\tmp_V_64_fu_978_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276217234_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_64_fu_978(3),
      R => '0'
    );
\tmp_V_64_fu_978_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276217234_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_64_fu_978(4),
      R => '0'
    );
\tmp_V_64_fu_978_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276217234_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_64_fu_978(5),
      R => '0'
    );
\tmp_V_64_fu_978_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276217234_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_64_fu_978(6),
      R => '0'
    );
\tmp_V_64_fu_978_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276217234_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_64_fu_978(7),
      R => '0'
    );
\tmp_V_65_fu_982[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_65_fu_982[7]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276218236_out
    );
\tmp_V_65_fu_982[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => threshs_m_thresholds_3_U_n_5,
      I1 => \p_Result_1_1_1_reg_8829_reg[0]_0\(16),
      I2 => \p_Result_1_1_1_reg_8829_reg[0]_1\(8),
      I3 => threshs_m_thresholds_3_U_n_4,
      I4 => threshs_m_thresholds_3_U_n_3,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \^odata_reg[16]\
    );
\tmp_V_65_fu_982[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(4),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_65_fu_982[7]_i_3_n_1\
    );
\tmp_V_65_fu_982_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276218236_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_65_fu_982(0),
      R => '0'
    );
\tmp_V_65_fu_982_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276218236_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_65_fu_982(1),
      R => '0'
    );
\tmp_V_65_fu_982_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276218236_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_65_fu_982(2),
      R => '0'
    );
\tmp_V_65_fu_982_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276218236_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_65_fu_982(3),
      R => '0'
    );
\tmp_V_65_fu_982_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276218236_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_65_fu_982(4),
      R => '0'
    );
\tmp_V_65_fu_982_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276218236_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_65_fu_982(5),
      R => '0'
    );
\tmp_V_65_fu_982_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276218236_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_65_fu_982(6),
      R => '0'
    );
\tmp_V_65_fu_982_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276218236_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_65_fu_982(7),
      R => '0'
    );
\tmp_V_66_fu_986[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_65_fu_982[7]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276219238_out
    );
\tmp_V_66_fu_986_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276219238_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_66_fu_986(0),
      R => '0'
    );
\tmp_V_66_fu_986_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276219238_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_66_fu_986(1),
      R => '0'
    );
\tmp_V_66_fu_986_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276219238_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_66_fu_986(2),
      R => '0'
    );
\tmp_V_66_fu_986_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276219238_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_66_fu_986(3),
      R => '0'
    );
\tmp_V_66_fu_986_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276219238_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_66_fu_986(4),
      R => '0'
    );
\tmp_V_66_fu_986_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276219238_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_66_fu_986(5),
      R => '0'
    );
\tmp_V_66_fu_986_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276219238_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_66_fu_986(6),
      R => '0'
    );
\tmp_V_66_fu_986_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276219238_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_66_fu_986(7),
      R => '0'
    );
\tmp_V_67_fu_990[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \tmp_V_65_fu_982[7]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276220240_out
    );
\tmp_V_67_fu_990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276220240_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_67_fu_990(0),
      R => '0'
    );
\tmp_V_67_fu_990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276220240_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_67_fu_990(1),
      R => '0'
    );
\tmp_V_67_fu_990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276220240_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_67_fu_990(2),
      R => '0'
    );
\tmp_V_67_fu_990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276220240_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_67_fu_990(3),
      R => '0'
    );
\tmp_V_67_fu_990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276220240_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_67_fu_990(4),
      R => '0'
    );
\tmp_V_67_fu_990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276220240_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_67_fu_990(5),
      R => '0'
    );
\tmp_V_67_fu_990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276220240_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_67_fu_990(6),
      R => '0'
    );
\tmp_V_67_fu_990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276220240_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_67_fu_990(7),
      R => '0'
    );
\tmp_V_68_fu_994[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \tmp_V_65_fu_982[7]_i_3_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276221242_out
    );
\tmp_V_68_fu_994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276221242_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_68_fu_994(0),
      R => '0'
    );
\tmp_V_68_fu_994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276221242_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_68_fu_994(1),
      R => '0'
    );
\tmp_V_68_fu_994_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276221242_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_68_fu_994(2),
      R => '0'
    );
\tmp_V_68_fu_994_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276221242_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_68_fu_994(3),
      R => '0'
    );
\tmp_V_68_fu_994_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276221242_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_68_fu_994(4),
      R => '0'
    );
\tmp_V_68_fu_994_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276221242_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_68_fu_994(5),
      R => '0'
    );
\tmp_V_68_fu_994_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276221242_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_68_fu_994(6),
      R => '0'
    );
\tmp_V_68_fu_994_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276221242_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_68_fu_994(7),
      R => '0'
    );
\tmp_V_69_fu_998[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_69_fu_998[7]_i_2_n_1\,
      O => \tmp_V_69_fu_998[7]_i_1_n_1\
    );
\tmp_V_69_fu_998[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \tmp_V_21_fu_806[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(4),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_69_fu_998[7]_i_2_n_1\
    );
\tmp_V_69_fu_998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_69_fu_998[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_69_fu_998(0),
      R => '0'
    );
\tmp_V_69_fu_998_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_69_fu_998[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_69_fu_998(1),
      R => '0'
    );
\tmp_V_69_fu_998_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_69_fu_998[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_69_fu_998(2),
      R => '0'
    );
\tmp_V_69_fu_998_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_69_fu_998[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_69_fu_998(3),
      R => '0'
    );
\tmp_V_69_fu_998_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_69_fu_998[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_69_fu_998(4),
      R => '0'
    );
\tmp_V_69_fu_998_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_69_fu_998[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_69_fu_998(5),
      R => '0'
    );
\tmp_V_69_fu_998_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_69_fu_998[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_69_fu_998(6),
      R => '0'
    );
\tmp_V_69_fu_998_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_69_fu_998[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_69_fu_998(7),
      R => '0'
    );
\tmp_V_6_fu_746[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \tmp_V_5_fu_742[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276159
    );
\tmp_V_6_fu_746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276159,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_6_fu_746(0),
      R => '0'
    );
\tmp_V_6_fu_746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276159,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_6_fu_746(1),
      R => '0'
    );
\tmp_V_6_fu_746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276159,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_6_fu_746(2),
      R => '0'
    );
\tmp_V_6_fu_746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276159,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_6_fu_746(3),
      R => '0'
    );
\tmp_V_6_fu_746_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276159,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_6_fu_746(4),
      R => '0'
    );
\tmp_V_6_fu_746_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276159,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_6_fu_746(5),
      R => '0'
    );
\tmp_V_6_fu_746_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276159,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_6_fu_746(6),
      R => '0'
    );
\tmp_V_6_fu_746_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276159,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_6_fu_746(7),
      R => '0'
    );
\tmp_V_70_fu_1002[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_69_fu_998[7]_i_2_n_1\,
      O => \tmp_V_70_fu_1002[7]_i_1_n_1\
    );
\tmp_V_70_fu_1002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_70_fu_1002[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_70_fu_1002(0),
      R => '0'
    );
\tmp_V_70_fu_1002_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_70_fu_1002[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_70_fu_1002(1),
      R => '0'
    );
\tmp_V_70_fu_1002_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_70_fu_1002[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_70_fu_1002(2),
      R => '0'
    );
\tmp_V_70_fu_1002_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_70_fu_1002[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_70_fu_1002(3),
      R => '0'
    );
\tmp_V_70_fu_1002_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_70_fu_1002[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_70_fu_1002(4),
      R => '0'
    );
\tmp_V_70_fu_1002_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_70_fu_1002[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_70_fu_1002(5),
      R => '0'
    );
\tmp_V_70_fu_1002_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_70_fu_1002[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_70_fu_1002(6),
      R => '0'
    );
\tmp_V_70_fu_1002_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_70_fu_1002[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_70_fu_1002(7),
      R => '0'
    );
\tmp_V_71_fu_1006[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__3_n_1\,
      I3 => \tmp_V_69_fu_998[7]_i_2_n_1\,
      O => \tmp_V_71_fu_1006[7]_i_1_n_1\
    );
\tmp_V_71_fu_1006_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_71_fu_1006[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_71_fu_1006(0),
      R => '0'
    );
\tmp_V_71_fu_1006_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_71_fu_1006[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_71_fu_1006(1),
      R => '0'
    );
\tmp_V_71_fu_1006_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_71_fu_1006[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_71_fu_1006(2),
      R => '0'
    );
\tmp_V_71_fu_1006_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_71_fu_1006[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_71_fu_1006(3),
      R => '0'
    );
\tmp_V_71_fu_1006_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_71_fu_1006[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_71_fu_1006(4),
      R => '0'
    );
\tmp_V_71_fu_1006_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_71_fu_1006[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_71_fu_1006(5),
      R => '0'
    );
\tmp_V_71_fu_1006_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_71_fu_1006[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_71_fu_1006(6),
      R => '0'
    );
\tmp_V_71_fu_1006_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_71_fu_1006[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_71_fu_1006(7),
      R => '0'
    );
\tmp_V_72_fu_1010[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \tmp_V_69_fu_998[7]_i_2_n_1\,
      I3 => \^odata_reg[16]\,
      O => \tmp_V_72_fu_1010[7]_i_1_n_1\
    );
\tmp_V_72_fu_1010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_72_fu_1010[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_72_fu_1010(0),
      R => '0'
    );
\tmp_V_72_fu_1010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_72_fu_1010[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_72_fu_1010(1),
      R => '0'
    );
\tmp_V_72_fu_1010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_72_fu_1010[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_72_fu_1010(2),
      R => '0'
    );
\tmp_V_72_fu_1010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_72_fu_1010[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_72_fu_1010(3),
      R => '0'
    );
\tmp_V_72_fu_1010_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_72_fu_1010[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_72_fu_1010(4),
      R => '0'
    );
\tmp_V_72_fu_1010_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_72_fu_1010[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_72_fu_1010(5),
      R => '0'
    );
\tmp_V_72_fu_1010_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_72_fu_1010[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_72_fu_1010(6),
      R => '0'
    );
\tmp_V_72_fu_1010_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_72_fu_1010[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_72_fu_1010(7),
      R => '0'
    );
\tmp_V_73_fu_1014[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_73_fu_1014[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276226252_out
    );
\tmp_V_73_fu_1014[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \tmp_V_73_fu_1014[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(4),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_73_fu_1014[7]_i_2_n_1\
    );
\tmp_V_73_fu_1014[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => \tmp_V_73_fu_1014[7]_i_3_n_1\
    );
\tmp_V_73_fu_1014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276226252_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_73_fu_1014(0),
      R => '0'
    );
\tmp_V_73_fu_1014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276226252_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_73_fu_1014(1),
      R => '0'
    );
\tmp_V_73_fu_1014_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276226252_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_73_fu_1014(2),
      R => '0'
    );
\tmp_V_73_fu_1014_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276226252_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_73_fu_1014(3),
      R => '0'
    );
\tmp_V_73_fu_1014_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276226252_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_73_fu_1014(4),
      R => '0'
    );
\tmp_V_73_fu_1014_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276226252_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_73_fu_1014(5),
      R => '0'
    );
\tmp_V_73_fu_1014_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276226252_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_73_fu_1014(6),
      R => '0'
    );
\tmp_V_73_fu_1014_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276226252_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_73_fu_1014(7),
      R => '0'
    );
\tmp_V_74_fu_1018[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tmp_V_73_fu_1014[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \^odata_reg[16]\,
      O => \tmp_V_74_fu_1018[7]_i_1_n_1\
    );
\tmp_V_74_fu_1018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1018[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_74_fu_1018(0),
      R => '0'
    );
\tmp_V_74_fu_1018_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1018[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_74_fu_1018(1),
      R => '0'
    );
\tmp_V_74_fu_1018_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1018[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_74_fu_1018(2),
      R => '0'
    );
\tmp_V_74_fu_1018_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1018[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_74_fu_1018(3),
      R => '0'
    );
\tmp_V_74_fu_1018_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1018[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_74_fu_1018(4),
      R => '0'
    );
\tmp_V_74_fu_1018_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1018[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_74_fu_1018(5),
      R => '0'
    );
\tmp_V_74_fu_1018_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1018[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_74_fu_1018(6),
      R => '0'
    );
\tmp_V_74_fu_1018_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1018[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_74_fu_1018(7),
      R => '0'
    );
\tmp_V_75_fu_1022[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \tmp_V_73_fu_1014[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276228256_out
    );
\tmp_V_75_fu_1022_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276228256_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_75_fu_1022(0),
      R => '0'
    );
\tmp_V_75_fu_1022_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276228256_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_75_fu_1022(1),
      R => '0'
    );
\tmp_V_75_fu_1022_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276228256_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_75_fu_1022(2),
      R => '0'
    );
\tmp_V_75_fu_1022_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276228256_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_75_fu_1022(3),
      R => '0'
    );
\tmp_V_75_fu_1022_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276228256_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_75_fu_1022(4),
      R => '0'
    );
\tmp_V_75_fu_1022_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276228256_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_75_fu_1022(5),
      R => '0'
    );
\tmp_V_75_fu_1022_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276228256_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_75_fu_1022(6),
      R => '0'
    );
\tmp_V_75_fu_1022_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276228256_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_75_fu_1022(7),
      R => '0'
    );
\tmp_V_76_fu_1026[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \tmp_V_73_fu_1014[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276229258_out
    );
\tmp_V_76_fu_1026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276229258_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_76_fu_1026(0),
      R => '0'
    );
\tmp_V_76_fu_1026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276229258_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_76_fu_1026(1),
      R => '0'
    );
\tmp_V_76_fu_1026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276229258_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_76_fu_1026(2),
      R => '0'
    );
\tmp_V_76_fu_1026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276229258_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_76_fu_1026(3),
      R => '0'
    );
\tmp_V_76_fu_1026_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276229258_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_76_fu_1026(4),
      R => '0'
    );
\tmp_V_76_fu_1026_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276229258_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_76_fu_1026(5),
      R => '0'
    );
\tmp_V_76_fu_1026_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276229258_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_76_fu_1026(6),
      R => '0'
    );
\tmp_V_76_fu_1026_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276229258_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_76_fu_1026(7),
      R => '0'
    );
\tmp_V_77_fu_1030[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_77_fu_1030[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276230260_out
    );
\tmp_V_77_fu_1030[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \tmp_V_13_fu_774[7]_i_3_n_1\,
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(8),
      I4 => sf_1_fu_722_reg(4),
      I5 => sf_1_fu_722_reg(5),
      O => \tmp_V_77_fu_1030[7]_i_2_n_1\
    );
\tmp_V_77_fu_1030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276230260_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_77_fu_1030(0),
      R => '0'
    );
\tmp_V_77_fu_1030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276230260_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_77_fu_1030(1),
      R => '0'
    );
\tmp_V_77_fu_1030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276230260_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_77_fu_1030(2),
      R => '0'
    );
\tmp_V_77_fu_1030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276230260_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_77_fu_1030(3),
      R => '0'
    );
\tmp_V_77_fu_1030_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276230260_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_77_fu_1030(4),
      R => '0'
    );
\tmp_V_77_fu_1030_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276230260_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_77_fu_1030(5),
      R => '0'
    );
\tmp_V_77_fu_1030_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276230260_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_77_fu_1030(6),
      R => '0'
    );
\tmp_V_77_fu_1030_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276230260_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_77_fu_1030(7),
      R => '0'
    );
\tmp_V_78_fu_1034[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_77_fu_1030[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276231262_out
    );
\tmp_V_78_fu_1034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276231262_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_78_fu_1034(0),
      R => '0'
    );
\tmp_V_78_fu_1034_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276231262_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_78_fu_1034(1),
      R => '0'
    );
\tmp_V_78_fu_1034_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276231262_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_78_fu_1034(2),
      R => '0'
    );
\tmp_V_78_fu_1034_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276231262_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_78_fu_1034(3),
      R => '0'
    );
\tmp_V_78_fu_1034_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276231262_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_78_fu_1034(4),
      R => '0'
    );
\tmp_V_78_fu_1034_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276231262_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_78_fu_1034(5),
      R => '0'
    );
\tmp_V_78_fu_1034_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276231262_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_78_fu_1034(6),
      R => '0'
    );
\tmp_V_78_fu_1034_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276231262_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_78_fu_1034(7),
      R => '0'
    );
\tmp_V_79_fu_1038[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \tmp_V_77_fu_1030[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276232264_out
    );
\tmp_V_79_fu_1038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276232264_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_79_fu_1038(0),
      R => '0'
    );
\tmp_V_79_fu_1038_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276232264_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_79_fu_1038(1),
      R => '0'
    );
\tmp_V_79_fu_1038_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276232264_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_79_fu_1038(2),
      R => '0'
    );
\tmp_V_79_fu_1038_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276232264_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_79_fu_1038(3),
      R => '0'
    );
\tmp_V_79_fu_1038_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276232264_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_79_fu_1038(4),
      R => '0'
    );
\tmp_V_79_fu_1038_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276232264_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_79_fu_1038(5),
      R => '0'
    );
\tmp_V_79_fu_1038_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276232264_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_79_fu_1038(6),
      R => '0'
    );
\tmp_V_79_fu_1038_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276232264_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_79_fu_1038(7),
      R => '0'
    );
\tmp_V_7_fu_750[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \tmp_V_5_fu_742[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276160159_out
    );
\tmp_V_7_fu_750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276160159_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_7_fu_750(0),
      R => '0'
    );
\tmp_V_7_fu_750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276160159_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_7_fu_750(1),
      R => '0'
    );
\tmp_V_7_fu_750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276160159_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_7_fu_750(2),
      R => '0'
    );
\tmp_V_7_fu_750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276160159_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_7_fu_750(3),
      R => '0'
    );
\tmp_V_7_fu_750_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276160159_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_7_fu_750(4),
      R => '0'
    );
\tmp_V_7_fu_750_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276160159_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_7_fu_750(5),
      R => '0'
    );
\tmp_V_7_fu_750_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276160159_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_7_fu_750(6),
      R => '0'
    );
\tmp_V_7_fu_750_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276160159_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_7_fu_750(7),
      R => '0'
    );
\tmp_V_80_fu_1042[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__2_n_1\,
      I2 => \tmp_V_77_fu_1030[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276233266_out
    );
\tmp_V_80_fu_1042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276233266_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_80_fu_1042(0),
      R => '0'
    );
\tmp_V_80_fu_1042_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276233266_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_80_fu_1042(1),
      R => '0'
    );
\tmp_V_80_fu_1042_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276233266_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_80_fu_1042(2),
      R => '0'
    );
\tmp_V_80_fu_1042_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276233266_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_80_fu_1042(3),
      R => '0'
    );
\tmp_V_80_fu_1042_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276233266_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_80_fu_1042(4),
      R => '0'
    );
\tmp_V_80_fu_1042_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276233266_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_80_fu_1042(5),
      R => '0'
    );
\tmp_V_80_fu_1042_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276233266_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_80_fu_1042(6),
      R => '0'
    );
\tmp_V_80_fu_1042_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276233266_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_80_fu_1042(7),
      R => '0'
    );
\tmp_V_81_fu_1046[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_81_fu_1046[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276234268_out
    );
\tmp_V_81_fu_1046[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(5),
      I2 => sf_1_fu_722_reg(4),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(6),
      I5 => sf_1_fu_722_reg(8),
      O => \tmp_V_81_fu_1046[7]_i_2_n_1\
    );
\tmp_V_81_fu_1046_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276234268_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_81_fu_1046(0),
      R => '0'
    );
\tmp_V_81_fu_1046_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276234268_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_81_fu_1046(1),
      R => '0'
    );
\tmp_V_81_fu_1046_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276234268_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_81_fu_1046(2),
      R => '0'
    );
\tmp_V_81_fu_1046_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276234268_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_81_fu_1046(3),
      R => '0'
    );
\tmp_V_81_fu_1046_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276234268_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_81_fu_1046(4),
      R => '0'
    );
\tmp_V_81_fu_1046_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276234268_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_81_fu_1046(5),
      R => '0'
    );
\tmp_V_81_fu_1046_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276234268_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_81_fu_1046(6),
      R => '0'
    );
\tmp_V_81_fu_1046_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276234268_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_81_fu_1046(7),
      R => '0'
    );
\tmp_V_82_fu_1050[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_81_fu_1046[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276235270_out
    );
\tmp_V_82_fu_1050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276235270_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_82_fu_1050(0),
      R => '0'
    );
\tmp_V_82_fu_1050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276235270_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_82_fu_1050(1),
      R => '0'
    );
\tmp_V_82_fu_1050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276235270_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_82_fu_1050(2),
      R => '0'
    );
\tmp_V_82_fu_1050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276235270_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_82_fu_1050(3),
      R => '0'
    );
\tmp_V_82_fu_1050_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276235270_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_82_fu_1050(4),
      R => '0'
    );
\tmp_V_82_fu_1050_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276235270_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_82_fu_1050(5),
      R => '0'
    );
\tmp_V_82_fu_1050_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276235270_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_82_fu_1050(6),
      R => '0'
    );
\tmp_V_82_fu_1050_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276235270_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_82_fu_1050(7),
      R => '0'
    );
\tmp_V_83_fu_1054[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \tmp_V_81_fu_1046[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276236272_out
    );
\tmp_V_83_fu_1054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276236272_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_83_fu_1054(0),
      R => '0'
    );
\tmp_V_83_fu_1054_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276236272_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_83_fu_1054(1),
      R => '0'
    );
\tmp_V_83_fu_1054_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276236272_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_83_fu_1054(2),
      R => '0'
    );
\tmp_V_83_fu_1054_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276236272_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_83_fu_1054(3),
      R => '0'
    );
\tmp_V_83_fu_1054_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276236272_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_83_fu_1054(4),
      R => '0'
    );
\tmp_V_83_fu_1054_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276236272_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_83_fu_1054(5),
      R => '0'
    );
\tmp_V_83_fu_1054_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276236272_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_83_fu_1054(6),
      R => '0'
    );
\tmp_V_83_fu_1054_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276236272_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_83_fu_1054(7),
      R => '0'
    );
\tmp_V_84_fu_1058[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_81_fu_1046[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \^odata_reg[16]\,
      O => \tmp_V_84_fu_1058[7]_i_1_n_1\
    );
\tmp_V_84_fu_1058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_84_fu_1058[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_84_fu_1058(0),
      R => '0'
    );
\tmp_V_84_fu_1058_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_84_fu_1058[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_84_fu_1058(1),
      R => '0'
    );
\tmp_V_84_fu_1058_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_84_fu_1058[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_84_fu_1058(2),
      R => '0'
    );
\tmp_V_84_fu_1058_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_84_fu_1058[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_84_fu_1058(3),
      R => '0'
    );
\tmp_V_84_fu_1058_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_84_fu_1058[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_84_fu_1058(4),
      R => '0'
    );
\tmp_V_84_fu_1058_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_84_fu_1058[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_84_fu_1058(5),
      R => '0'
    );
\tmp_V_84_fu_1058_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_84_fu_1058[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_84_fu_1058(6),
      R => '0'
    );
\tmp_V_84_fu_1058_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_84_fu_1058[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_84_fu_1058(7),
      R => '0'
    );
\tmp_V_85_fu_1062[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I5 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276238276_out
    );
\tmp_V_85_fu_1062[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_722_reg(8),
      I1 => sf_1_fu_722_reg(6),
      I2 => sf_1_fu_722_reg(7),
      I3 => sf_1_fu_722_reg(4),
      I4 => sf_1_fu_722_reg(5),
      O => \tmp_V_85_fu_1062[7]_i_2_n_1\
    );
\tmp_V_85_fu_1062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276238276_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_85_fu_1062(0),
      R => '0'
    );
\tmp_V_85_fu_1062_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276238276_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_85_fu_1062(1),
      R => '0'
    );
\tmp_V_85_fu_1062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276238276_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_85_fu_1062(2),
      R => '0'
    );
\tmp_V_85_fu_1062_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276238276_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_85_fu_1062(3),
      R => '0'
    );
\tmp_V_85_fu_1062_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276238276_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_85_fu_1062(4),
      R => '0'
    );
\tmp_V_85_fu_1062_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276238276_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_85_fu_1062(5),
      R => '0'
    );
\tmp_V_85_fu_1062_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276238276_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_85_fu_1062(6),
      R => '0'
    );
\tmp_V_85_fu_1062_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276238276_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_85_fu_1062(7),
      R => '0'
    );
\tmp_V_86_fu_1066[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I2 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I3 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I4 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I5 => \^odata_reg[16]\,
      O => \tmp_V_86_fu_1066[7]_i_1_n_1\
    );
\tmp_V_86_fu_1066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_86_fu_1066[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_86_fu_1066(0),
      R => '0'
    );
\tmp_V_86_fu_1066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_86_fu_1066[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_86_fu_1066(1),
      R => '0'
    );
\tmp_V_86_fu_1066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_86_fu_1066[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_86_fu_1066(2),
      R => '0'
    );
\tmp_V_86_fu_1066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_86_fu_1066[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_86_fu_1066(3),
      R => '0'
    );
\tmp_V_86_fu_1066_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_86_fu_1066[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_86_fu_1066(4),
      R => '0'
    );
\tmp_V_86_fu_1066_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_86_fu_1066[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_86_fu_1066(5),
      R => '0'
    );
\tmp_V_86_fu_1066_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_86_fu_1066[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_86_fu_1066(6),
      R => '0'
    );
\tmp_V_86_fu_1066_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_86_fu_1066[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_86_fu_1066(7),
      R => '0'
    );
\tmp_V_87_fu_1070[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I4 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      I5 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276240280_out
    );
\tmp_V_87_fu_1070_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276240280_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_87_fu_1070(0),
      R => '0'
    );
\tmp_V_87_fu_1070_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276240280_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_87_fu_1070(1),
      R => '0'
    );
\tmp_V_87_fu_1070_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276240280_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_87_fu_1070(2),
      R => '0'
    );
\tmp_V_87_fu_1070_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276240280_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_87_fu_1070(3),
      R => '0'
    );
\tmp_V_87_fu_1070_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276240280_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_87_fu_1070(4),
      R => '0'
    );
\tmp_V_87_fu_1070_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276240280_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_87_fu_1070(5),
      R => '0'
    );
\tmp_V_87_fu_1070_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276240280_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_87_fu_1070(6),
      R => '0'
    );
\tmp_V_87_fu_1070_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276240280_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_87_fu_1070(7),
      R => '0'
    );
\tmp_V_88_fu_1074[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276241282_out
    );
\tmp_V_88_fu_1074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276241282_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_88_fu_1074(0),
      R => '0'
    );
\tmp_V_88_fu_1074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276241282_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_88_fu_1074(1),
      R => '0'
    );
\tmp_V_88_fu_1074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276241282_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_88_fu_1074(2),
      R => '0'
    );
\tmp_V_88_fu_1074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276241282_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_88_fu_1074(3),
      R => '0'
    );
\tmp_V_88_fu_1074_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276241282_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_88_fu_1074(4),
      R => '0'
    );
\tmp_V_88_fu_1074_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276241282_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_88_fu_1074(5),
      R => '0'
    );
\tmp_V_88_fu_1074_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276241282_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_88_fu_1074(6),
      R => '0'
    );
\tmp_V_88_fu_1074_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276241282_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_88_fu_1074(7),
      R => '0'
    );
\tmp_V_89_fu_1078[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276242284_out
    );
\tmp_V_89_fu_1078_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276242284_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_89_fu_1078(0),
      R => '0'
    );
\tmp_V_89_fu_1078_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276242284_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_89_fu_1078(1),
      R => '0'
    );
\tmp_V_89_fu_1078_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276242284_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_89_fu_1078(2),
      R => '0'
    );
\tmp_V_89_fu_1078_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276242284_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_89_fu_1078(3),
      R => '0'
    );
\tmp_V_89_fu_1078_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276242284_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_89_fu_1078(4),
      R => '0'
    );
\tmp_V_89_fu_1078_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276242284_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_89_fu_1078(5),
      R => '0'
    );
\tmp_V_89_fu_1078_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276242284_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_89_fu_1078(6),
      R => '0'
    );
\tmp_V_89_fu_1078_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276242284_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_89_fu_1078(7),
      R => '0'
    );
\tmp_V_8_fu_754[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \tmp_V_5_fu_742[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276161160_out
    );
\tmp_V_8_fu_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276161160_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_8_fu_754(0),
      R => '0'
    );
\tmp_V_8_fu_754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276161160_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_8_fu_754(1),
      R => '0'
    );
\tmp_V_8_fu_754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276161160_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_8_fu_754(2),
      R => '0'
    );
\tmp_V_8_fu_754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276161160_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_8_fu_754(3),
      R => '0'
    );
\tmp_V_8_fu_754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276161160_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_8_fu_754(4),
      R => '0'
    );
\tmp_V_8_fu_754_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276161160_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_8_fu_754(5),
      R => '0'
    );
\tmp_V_8_fu_754_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276161160_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_8_fu_754(6),
      R => '0'
    );
\tmp_V_8_fu_754_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276161160_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_8_fu_754(7),
      R => '0'
    );
\tmp_V_90_fu_1082[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276243286_out
    );
\tmp_V_90_fu_1082_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276243286_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_90_fu_1082(0),
      R => '0'
    );
\tmp_V_90_fu_1082_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276243286_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_90_fu_1082(1),
      R => '0'
    );
\tmp_V_90_fu_1082_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276243286_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_90_fu_1082(2),
      R => '0'
    );
\tmp_V_90_fu_1082_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276243286_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_90_fu_1082(3),
      R => '0'
    );
\tmp_V_90_fu_1082_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276243286_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_90_fu_1082(4),
      R => '0'
    );
\tmp_V_90_fu_1082_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276243286_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_90_fu_1082(5),
      R => '0'
    );
\tmp_V_90_fu_1082_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276243286_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_90_fu_1082(6),
      R => '0'
    );
\tmp_V_90_fu_1082_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276243286_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_90_fu_1082(7),
      R => '0'
    );
\tmp_V_91_fu_1086[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276244288_out
    );
\tmp_V_91_fu_1086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276244288_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_91_fu_1086(0),
      R => '0'
    );
\tmp_V_91_fu_1086_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276244288_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_91_fu_1086(1),
      R => '0'
    );
\tmp_V_91_fu_1086_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276244288_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_91_fu_1086(2),
      R => '0'
    );
\tmp_V_91_fu_1086_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276244288_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_91_fu_1086(3),
      R => '0'
    );
\tmp_V_91_fu_1086_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276244288_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_91_fu_1086(4),
      R => '0'
    );
\tmp_V_91_fu_1086_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276244288_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_91_fu_1086(5),
      R => '0'
    );
\tmp_V_91_fu_1086_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276244288_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_91_fu_1086(6),
      R => '0'
    );
\tmp_V_91_fu_1086_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276244288_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_91_fu_1086(7),
      R => '0'
    );
\tmp_V_92_fu_1090[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      I1 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I4 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I5 => \^odata_reg[16]\,
      O => \tmp_V_92_fu_1090[7]_i_1_n_1\
    );
\tmp_V_92_fu_1090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1090[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_92_fu_1090(0),
      R => '0'
    );
\tmp_V_92_fu_1090_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1090[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_92_fu_1090(1),
      R => '0'
    );
\tmp_V_92_fu_1090_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1090[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_92_fu_1090(2),
      R => '0'
    );
\tmp_V_92_fu_1090_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1090[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_92_fu_1090(3),
      R => '0'
    );
\tmp_V_92_fu_1090_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1090[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_92_fu_1090(4),
      R => '0'
    );
\tmp_V_92_fu_1090_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1090[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_92_fu_1090(5),
      R => '0'
    );
\tmp_V_92_fu_1090_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1090[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_92_fu_1090(6),
      R => '0'
    );
\tmp_V_92_fu_1090_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1090[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_92_fu_1090(7),
      R => '0'
    );
\tmp_V_93_fu_1094[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276246292_out
    );
\tmp_V_93_fu_1094_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276246292_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_93_fu_1094(0),
      R => '0'
    );
\tmp_V_93_fu_1094_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276246292_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_93_fu_1094(1),
      R => '0'
    );
\tmp_V_93_fu_1094_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276246292_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_93_fu_1094(2),
      R => '0'
    );
\tmp_V_93_fu_1094_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276246292_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_93_fu_1094(3),
      R => '0'
    );
\tmp_V_93_fu_1094_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276246292_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_93_fu_1094(4),
      R => '0'
    );
\tmp_V_93_fu_1094_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276246292_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_93_fu_1094(5),
      R => '0'
    );
\tmp_V_93_fu_1094_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276246292_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_93_fu_1094(6),
      R => '0'
    );
\tmp_V_93_fu_1094_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276246292_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_93_fu_1094(7),
      R => '0'
    );
\tmp_V_94_fu_1098[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276247294_out
    );
\tmp_V_94_fu_1098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276247294_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_94_fu_1098(0),
      R => '0'
    );
\tmp_V_94_fu_1098_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276247294_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_94_fu_1098(1),
      R => '0'
    );
\tmp_V_94_fu_1098_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276247294_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_94_fu_1098(2),
      R => '0'
    );
\tmp_V_94_fu_1098_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276247294_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_94_fu_1098(3),
      R => '0'
    );
\tmp_V_94_fu_1098_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276247294_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_94_fu_1098(4),
      R => '0'
    );
\tmp_V_94_fu_1098_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276247294_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_94_fu_1098(5),
      R => '0'
    );
\tmp_V_94_fu_1098_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276247294_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_94_fu_1098(6),
      R => '0'
    );
\tmp_V_94_fu_1098_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276247294_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_94_fu_1098(7),
      R => '0'
    );
\tmp_V_95_fu_1102[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276248296_out
    );
\tmp_V_95_fu_1102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276248296_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_95_fu_1102(0),
      R => '0'
    );
\tmp_V_95_fu_1102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276248296_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_95_fu_1102(1),
      R => '0'
    );
\tmp_V_95_fu_1102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276248296_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_95_fu_1102(2),
      R => '0'
    );
\tmp_V_95_fu_1102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276248296_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_95_fu_1102(3),
      R => '0'
    );
\tmp_V_95_fu_1102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276248296_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_95_fu_1102(4),
      R => '0'
    );
\tmp_V_95_fu_1102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276248296_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_95_fu_1102(5),
      R => '0'
    );
\tmp_V_95_fu_1102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276248296_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_95_fu_1102(6),
      R => '0'
    );
\tmp_V_95_fu_1102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276248296_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_95_fu_1102(7),
      R => '0'
    );
\tmp_V_96_fu_1106[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[3]_rep_n_1\,
      I1 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I2 => \tmp_V_85_fu_1062[7]_i_2_n_1\,
      I3 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I4 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I5 => \^odata_reg[16]\,
      O => \tmp_V_96_fu_1106[7]_i_1_n_1\
    );
\tmp_V_96_fu_1106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_96_fu_1106[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_96_fu_1106(0),
      R => '0'
    );
\tmp_V_96_fu_1106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_96_fu_1106[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_96_fu_1106(1),
      R => '0'
    );
\tmp_V_96_fu_1106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_96_fu_1106[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_96_fu_1106(2),
      R => '0'
    );
\tmp_V_96_fu_1106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_96_fu_1106[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_96_fu_1106(3),
      R => '0'
    );
\tmp_V_96_fu_1106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_96_fu_1106[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_96_fu_1106(4),
      R => '0'
    );
\tmp_V_96_fu_1106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_96_fu_1106[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_96_fu_1106(5),
      R => '0'
    );
\tmp_V_96_fu_1106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_96_fu_1106[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_96_fu_1106(6),
      R => '0'
    );
\tmp_V_96_fu_1106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_96_fu_1106[7]_i_1_n_1\,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_96_fu_1106(7),
      R => '0'
    );
\tmp_V_97_fu_1110[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_97_fu_1110[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276250300_out
    );
\tmp_V_97_fu_1110[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \tmp_V_fu_726[7]_i_4_n_1\,
      I1 => sf_1_fu_722_reg(8),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(7),
      I4 => sf_1_fu_722_reg(5),
      I5 => sf_1_fu_722_reg(4),
      O => \tmp_V_97_fu_1110[7]_i_2_n_1\
    );
\tmp_V_97_fu_1110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276250300_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_97_fu_1110(0),
      R => '0'
    );
\tmp_V_97_fu_1110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276250300_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_97_fu_1110(1),
      R => '0'
    );
\tmp_V_97_fu_1110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276250300_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_97_fu_1110(2),
      R => '0'
    );
\tmp_V_97_fu_1110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276250300_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_97_fu_1110(3),
      R => '0'
    );
\tmp_V_97_fu_1110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276250300_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_97_fu_1110(4),
      R => '0'
    );
\tmp_V_97_fu_1110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276250300_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_97_fu_1110(5),
      R => '0'
    );
\tmp_V_97_fu_1110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276250300_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_97_fu_1110(6),
      R => '0'
    );
\tmp_V_97_fu_1110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276250300_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_97_fu_1110(7),
      R => '0'
    );
\tmp_V_98_fu_1114[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_97_fu_1110[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276251302_out
    );
\tmp_V_98_fu_1114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276251302_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_98_fu_1114(0),
      R => '0'
    );
\tmp_V_98_fu_1114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276251302_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_98_fu_1114(1),
      R => '0'
    );
\tmp_V_98_fu_1114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276251302_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_98_fu_1114(2),
      R => '0'
    );
\tmp_V_98_fu_1114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276251302_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_98_fu_1114(3),
      R => '0'
    );
\tmp_V_98_fu_1114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276251302_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_98_fu_1114(4),
      R => '0'
    );
\tmp_V_98_fu_1114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276251302_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_98_fu_1114(5),
      R => '0'
    );
\tmp_V_98_fu_1114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276251302_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_98_fu_1114(6),
      R => '0'
    );
\tmp_V_98_fu_1114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276251302_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_98_fu_1114(7),
      R => '0'
    );
\tmp_V_99_fu_1118[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => \sf_1_fu_722_reg[0]_rep__3_n_1\,
      I2 => \sf_1_fu_722_reg[1]_rep__2_n_1\,
      I3 => \tmp_V_97_fu_1110[7]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276252304_out
    );
\tmp_V_99_fu_1118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276252304_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(0),
      Q => tmp_V_99_fu_1118(0),
      R => '0'
    );
\tmp_V_99_fu_1118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276252304_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(1),
      Q => tmp_V_99_fu_1118(1),
      R => '0'
    );
\tmp_V_99_fu_1118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276252304_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(2),
      Q => tmp_V_99_fu_1118(2),
      R => '0'
    );
\tmp_V_99_fu_1118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276252304_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(3),
      Q => tmp_V_99_fu_1118(3),
      R => '0'
    );
\tmp_V_99_fu_1118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276252304_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(4),
      Q => tmp_V_99_fu_1118(4),
      R => '0'
    );
\tmp_V_99_fu_1118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276252304_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(5),
      Q => tmp_V_99_fu_1118(5),
      R => '0'
    );
\tmp_V_99_fu_1118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276252304_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(6),
      Q => tmp_V_99_fu_1118(6),
      R => '0'
    );
\tmp_V_99_fu_1118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276252304_out,
      D => \tmp_V_127_fu_1230_reg[7]_0\(7),
      Q => tmp_V_99_fu_1118(7),
      R => '0'
    );
\tmp_V_9_fu_758[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      I1 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I2 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_5_fu_742[7]_i_2_n_1\,
      I4 => \sf_1_fu_722_reg[2]_rep__2_n_1\,
      I5 => \sf_1_fu_722_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276162161_out
    );
\tmp_V_9_fu_758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276162161_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_9_fu_758(0),
      R => '0'
    );
\tmp_V_9_fu_758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276162161_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_9_fu_758(1),
      R => '0'
    );
\tmp_V_9_fu_758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276162161_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_9_fu_758(2),
      R => '0'
    );
\tmp_V_9_fu_758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276162161_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_9_fu_758(3),
      R => '0'
    );
\tmp_V_9_fu_758_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276162161_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_9_fu_758(4),
      R => '0'
    );
\tmp_V_9_fu_758_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276162161_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_9_fu_758(5),
      R => '0'
    );
\tmp_V_9_fu_758_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276162161_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_9_fu_758(6),
      R => '0'
    );
\tmp_V_9_fu_758_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2276162161_out,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_9_fu_758(7),
      R => '0'
    );
\tmp_V_fu_726[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \sf_1_fu_722_reg[1]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[0]_rep__4_n_1\,
      I2 => \tmp_V_fu_726[7]_i_2_n_1\,
      I3 => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\,
      O => \tmp_V_fu_726[7]_i_1_n_1\
    );
\tmp_V_fu_726[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sf_1_fu_722_reg(8),
      I1 => sf_1_fu_722_reg(7),
      I2 => sf_1_fu_722_reg(6),
      I3 => sf_1_fu_722_reg(4),
      I4 => sf_1_fu_722_reg(5),
      I5 => \tmp_V_fu_726[7]_i_4_n_1\,
      O => \tmp_V_fu_726[7]_i_2_n_1\
    );
\tmp_V_fu_726[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => threshs_m_thresholds_3_U_n_5,
      I1 => \p_Result_1_1_1_reg_8829_reg[0]_0\(16),
      I2 => \p_Result_1_1_1_reg_8829_reg[0]_1\(8),
      I3 => threshs_m_thresholds_3_U_n_4,
      I4 => threshs_m_thresholds_3_U_n_3,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \^grp_matrix_vector_activa_fu_84_in_v_v_tready\
    );
\tmp_V_fu_726[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sf_1_fu_722_reg[2]_rep__1_n_1\,
      I1 => \sf_1_fu_722_reg[3]_rep__0_n_1\,
      O => \tmp_V_fu_726[7]_i_4_n_1\
    );
\tmp_V_fu_726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_fu_726[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(0),
      Q => tmp_V_fu_726(0),
      R => '0'
    );
\tmp_V_fu_726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_fu_726[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(1),
      Q => tmp_V_fu_726(1),
      R => '0'
    );
\tmp_V_fu_726_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_fu_726[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(2),
      Q => tmp_V_fu_726(2),
      R => '0'
    );
\tmp_V_fu_726_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_fu_726[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(3),
      Q => tmp_V_fu_726(3),
      R => '0'
    );
\tmp_V_fu_726_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_fu_726[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(4),
      Q => tmp_V_fu_726(4),
      R => '0'
    );
\tmp_V_fu_726_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_fu_726[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(5),
      Q => tmp_V_fu_726(5),
      R => '0'
    );
\tmp_V_fu_726_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_fu_726[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(6),
      Q => tmp_V_fu_726(6),
      R => '0'
    );
\tmp_V_fu_726_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_fu_726[7]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8829_reg[0]_1\(7),
      Q => tmp_V_fu_726(7),
      R => '0'
    );
\trunc_ln647_reg_8814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(0),
      Q => trunc_ln647_reg_8814(0),
      R => '0'
    );
\trunc_ln647_reg_8814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(1),
      Q => trunc_ln647_reg_8814(1),
      R => '0'
    );
\trunc_ln647_reg_8814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(2),
      Q => trunc_ln647_reg_8814(2),
      R => '0'
    );
\trunc_ln647_reg_8814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_88080,
      D => \p_Result_1_1_1_reg_8829_reg[0]_0\(3),
      Q => trunc_ln647_reg_8814(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    weights_V_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    weights_V_V_TVALID : in STD_LOGIC;
    weights_V_V_TREADY : out STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC
  );
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 is
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_10 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_11 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_12 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_13 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_14 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_16 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_17 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_18 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_28 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_3 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_4 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_5 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_6 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_7 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_8 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_9 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_out_V_V_TDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_Matrix_Vector_Activa_fu_84_out_V_V_TVALID : STD_LOGIC;
  signal \ibuf_inst/p_0_in\ : STD_LOGIC;
  signal in0_V_V_TDATA_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in0_V_V_TVALID_int : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_12 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_13 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_14 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_15 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_16 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_17 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_18 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_19 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_20 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_21 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_22 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_23 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_24 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_25 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_26 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_27 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_28 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_29 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_30 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_31 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_32 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_33 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_34 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_35 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_36 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_37 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_38 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_39 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_40 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_41 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_42 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_43 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_1 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_15 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_16 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_17 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_18 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_19 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_2 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_20 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_21 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_22 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_23 : STD_LOGIC;
  signal weights_V_V_TDATA_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal weights_V_V_TVALID_int : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activa_fu_84: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Activa
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[1]_0\ => grp_Matrix_Vector_Activa_fu_84_n_17,
      \ap_CS_fsm_reg[1]_1\ => grp_Matrix_Vector_Activa_fu_84_n_18,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3_reg_0(8) => grp_Matrix_Vector_Activa_fu_84_n_3,
      ap_enable_reg_pp0_iter3_reg_0(7) => grp_Matrix_Vector_Activa_fu_84_n_4,
      ap_enable_reg_pp0_iter3_reg_0(6) => grp_Matrix_Vector_Activa_fu_84_n_5,
      ap_enable_reg_pp0_iter3_reg_0(5) => grp_Matrix_Vector_Activa_fu_84_n_6,
      ap_enable_reg_pp0_iter3_reg_0(4) => grp_Matrix_Vector_Activa_fu_84_n_7,
      ap_enable_reg_pp0_iter3_reg_0(3) => grp_Matrix_Vector_Activa_fu_84_n_8,
      ap_enable_reg_pp0_iter3_reg_0(2) => grp_Matrix_Vector_Activa_fu_84_n_9,
      ap_enable_reg_pp0_iter3_reg_0(1) => grp_Matrix_Vector_Activa_fu_84_n_10,
      ap_enable_reg_pp0_iter3_reg_0(0) => grp_Matrix_Vector_Activa_fu_84_n_11,
      ap_enable_reg_pp0_iter3_reg_1(8) => grp_Matrix_Vector_Activa_fu_84_out_V_V_TVALID,
      ap_enable_reg_pp0_iter3_reg_1(7 downto 0) => grp_Matrix_Vector_Activa_fu_84_out_V_V_TDATA(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[1]\ => regslice_both_out_V_V_U_n_2,
      \count_reg[1]_0\ => regslice_both_out_V_V_U_n_1,
      grp_Matrix_Vector_Activa_fu_84_ap_start_reg => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      \icmp_ln289_reg_8834_pp0_iter2_reg_reg[0]_0\ => grp_Matrix_Vector_Activa_fu_84_n_28,
      \odata_reg[0]\ => regslice_both_out_V_V_U_n_23,
      \odata_reg[16]\ => grp_Matrix_Vector_Activa_fu_84_n_13,
      \odata_reg[16]_0\ => grp_Matrix_Vector_Activa_fu_84_n_14,
      \odata_reg[8]\ => grp_Matrix_Vector_Activa_fu_84_n_12,
      \odata_reg[8]_0\(8) => \ibuf_inst/p_0_in\,
      \odata_reg[8]_0\(7) => regslice_both_out_V_V_U_n_15,
      \odata_reg[8]_0\(6) => regslice_both_out_V_V_U_n_16,
      \odata_reg[8]_0\(5) => regslice_both_out_V_V_U_n_17,
      \odata_reg[8]_0\(4) => regslice_both_out_V_V_U_n_18,
      \odata_reg[8]_0\(3) => regslice_both_out_V_V_U_n_19,
      \odata_reg[8]_0\(2) => regslice_both_out_V_V_U_n_20,
      \odata_reg[8]_0\(1) => regslice_both_out_V_V_U_n_21,
      \odata_reg[8]_0\(0) => regslice_both_out_V_V_U_n_22,
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TREADY_0 => grp_Matrix_Vector_Activa_fu_84_n_16,
      \p_Result_1_1_1_reg_8829_reg[0]_0\(16) => weights_V_V_TVALID_int,
      \p_Result_1_1_1_reg_8829_reg[0]_0\(15 downto 0) => weights_V_V_TDATA_int(15 downto 0),
      \p_Result_1_1_1_reg_8829_reg[0]_1\(8) => in0_V_V_TVALID_int,
      \p_Result_1_1_1_reg_8829_reg[0]_1\(7 downto 0) => in0_V_V_TDATA_int(7 downto 0),
      \tmp_V_127_fu_1230_reg[7]_0\(7) => regslice_both_in0_V_V_U_n_12,
      \tmp_V_127_fu_1230_reg[7]_0\(6) => regslice_both_in0_V_V_U_n_13,
      \tmp_V_127_fu_1230_reg[7]_0\(5) => regslice_both_in0_V_V_U_n_14,
      \tmp_V_127_fu_1230_reg[7]_0\(4) => regslice_both_in0_V_V_U_n_15,
      \tmp_V_127_fu_1230_reg[7]_0\(3) => regslice_both_in0_V_V_U_n_16,
      \tmp_V_127_fu_1230_reg[7]_0\(2) => regslice_both_in0_V_V_U_n_17,
      \tmp_V_127_fu_1230_reg[7]_0\(1) => regslice_both_in0_V_V_U_n_18,
      \tmp_V_127_fu_1230_reg[7]_0\(0) => regslice_both_in0_V_V_U_n_19,
      \tmp_V_191_fu_1486_reg[7]_0\(7) => regslice_both_in0_V_V_U_n_20,
      \tmp_V_191_fu_1486_reg[7]_0\(6) => regslice_both_in0_V_V_U_n_21,
      \tmp_V_191_fu_1486_reg[7]_0\(5) => regslice_both_in0_V_V_U_n_22,
      \tmp_V_191_fu_1486_reg[7]_0\(4) => regslice_both_in0_V_V_U_n_23,
      \tmp_V_191_fu_1486_reg[7]_0\(3) => regslice_both_in0_V_V_U_n_24,
      \tmp_V_191_fu_1486_reg[7]_0\(2) => regslice_both_in0_V_V_U_n_25,
      \tmp_V_191_fu_1486_reg[7]_0\(1) => regslice_both_in0_V_V_U_n_26,
      \tmp_V_191_fu_1486_reg[7]_0\(0) => regslice_both_in0_V_V_U_n_27,
      \tmp_V_255_fu_1742_reg[7]_0\(7) => regslice_both_in0_V_V_U_n_28,
      \tmp_V_255_fu_1742_reg[7]_0\(6) => regslice_both_in0_V_V_U_n_29,
      \tmp_V_255_fu_1742_reg[7]_0\(5) => regslice_both_in0_V_V_U_n_30,
      \tmp_V_255_fu_1742_reg[7]_0\(4) => regslice_both_in0_V_V_U_n_31,
      \tmp_V_255_fu_1742_reg[7]_0\(3) => regslice_both_in0_V_V_U_n_32,
      \tmp_V_255_fu_1742_reg[7]_0\(2) => regslice_both_in0_V_V_U_n_33,
      \tmp_V_255_fu_1742_reg[7]_0\(1) => regslice_both_in0_V_V_U_n_34,
      \tmp_V_255_fu_1742_reg[7]_0\(0) => regslice_both_in0_V_V_U_n_35,
      \tmp_V_287_fu_1870_reg[7]_0\(7) => regslice_both_in0_V_V_U_n_36,
      \tmp_V_287_fu_1870_reg[7]_0\(6) => regslice_both_in0_V_V_U_n_37,
      \tmp_V_287_fu_1870_reg[7]_0\(5) => regslice_both_in0_V_V_U_n_38,
      \tmp_V_287_fu_1870_reg[7]_0\(4) => regslice_both_in0_V_V_U_n_39,
      \tmp_V_287_fu_1870_reg[7]_0\(3) => regslice_both_in0_V_V_U_n_40,
      \tmp_V_287_fu_1870_reg[7]_0\(2) => regslice_both_in0_V_V_U_n_41,
      \tmp_V_287_fu_1870_reg[7]_0\(1) => regslice_both_in0_V_V_U_n_42,
      \tmp_V_287_fu_1870_reg[7]_0\(0) => regslice_both_in0_V_V_U_n_43
    );
grp_Matrix_Vector_Activa_fu_84_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activa_fu_84_n_17,
      Q => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
     port map (
      D(8) => in0_V_V_TVALID,
      D(7 downto 0) => in0_V_V_TDATA(7 downto 0),
      Q(8) => in0_V_V_TVALID_int,
      Q(7 downto 0) => in0_V_V_TDATA_int(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      in0_V_V_TREADY => in0_V_V_TREADY,
      \ireg_reg[0]\ => grp_Matrix_Vector_Activa_fu_84_n_13,
      \odata_reg[0]_rep__2\(0) => ap_CS_fsm_state3,
      \odata_reg[0]_rep__2_0\ => grp_Matrix_Vector_Activa_fu_84_n_14,
      \odata_reg[7]_rep\(7) => regslice_both_in0_V_V_U_n_12,
      \odata_reg[7]_rep\(6) => regslice_both_in0_V_V_U_n_13,
      \odata_reg[7]_rep\(5) => regslice_both_in0_V_V_U_n_14,
      \odata_reg[7]_rep\(4) => regslice_both_in0_V_V_U_n_15,
      \odata_reg[7]_rep\(3) => regslice_both_in0_V_V_U_n_16,
      \odata_reg[7]_rep\(2) => regslice_both_in0_V_V_U_n_17,
      \odata_reg[7]_rep\(1) => regslice_both_in0_V_V_U_n_18,
      \odata_reg[7]_rep\(0) => regslice_both_in0_V_V_U_n_19,
      \odata_reg[7]_rep__0\(7) => regslice_both_in0_V_V_U_n_20,
      \odata_reg[7]_rep__0\(6) => regslice_both_in0_V_V_U_n_21,
      \odata_reg[7]_rep__0\(5) => regslice_both_in0_V_V_U_n_22,
      \odata_reg[7]_rep__0\(4) => regslice_both_in0_V_V_U_n_23,
      \odata_reg[7]_rep__0\(3) => regslice_both_in0_V_V_U_n_24,
      \odata_reg[7]_rep__0\(2) => regslice_both_in0_V_V_U_n_25,
      \odata_reg[7]_rep__0\(1) => regslice_both_in0_V_V_U_n_26,
      \odata_reg[7]_rep__0\(0) => regslice_both_in0_V_V_U_n_27,
      \odata_reg[7]_rep__1\(7) => regslice_both_in0_V_V_U_n_28,
      \odata_reg[7]_rep__1\(6) => regslice_both_in0_V_V_U_n_29,
      \odata_reg[7]_rep__1\(5) => regslice_both_in0_V_V_U_n_30,
      \odata_reg[7]_rep__1\(4) => regslice_both_in0_V_V_U_n_31,
      \odata_reg[7]_rep__1\(3) => regslice_both_in0_V_V_U_n_32,
      \odata_reg[7]_rep__1\(2) => regslice_both_in0_V_V_U_n_33,
      \odata_reg[7]_rep__1\(1) => regslice_both_in0_V_V_U_n_34,
      \odata_reg[7]_rep__1\(0) => regslice_both_in0_V_V_U_n_35,
      \odata_reg[7]_rep__2\(7) => regslice_both_in0_V_V_U_n_36,
      \odata_reg[7]_rep__2\(6) => regslice_both_in0_V_V_U_n_37,
      \odata_reg[7]_rep__2\(5) => regslice_both_in0_V_V_U_n_38,
      \odata_reg[7]_rep__2\(4) => regslice_both_in0_V_V_U_n_39,
      \odata_reg[7]_rep__2\(3) => regslice_both_in0_V_V_U_n_40,
      \odata_reg[7]_rep__2\(2) => regslice_both_in0_V_V_U_n_41,
      \odata_reg[7]_rep__2\(1) => regslice_both_in0_V_V_U_n_42,
      \odata_reg[7]_rep__2\(0) => regslice_both_in0_V_V_U_n_43
    );
regslice_both_out_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0
     port map (
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_V_V_U_n_2,
      \count_reg[0]_1\ => grp_Matrix_Vector_Activa_fu_84_n_12,
      \count_reg[0]_2\ => grp_Matrix_Vector_Activa_fu_84_n_28,
      \count_reg[1]_0\ => regslice_both_out_V_V_U_n_1,
      \count_reg[1]_1\ => grp_Matrix_Vector_Activa_fu_84_n_16,
      \ireg_reg[8]\(8) => \ibuf_inst/p_0_in\,
      \ireg_reg[8]\(7) => regslice_both_out_V_V_U_n_15,
      \ireg_reg[8]\(6) => regslice_both_out_V_V_U_n_16,
      \ireg_reg[8]\(5) => regslice_both_out_V_V_U_n_17,
      \ireg_reg[8]\(4) => regslice_both_out_V_V_U_n_18,
      \ireg_reg[8]\(3) => regslice_both_out_V_V_U_n_19,
      \ireg_reg[8]\(2) => regslice_both_out_V_V_U_n_20,
      \ireg_reg[8]\(1) => regslice_both_out_V_V_U_n_21,
      \ireg_reg[8]\(0) => regslice_both_out_V_V_U_n_22,
      \ireg_reg[8]_0\ => regslice_both_out_V_V_U_n_23,
      \ireg_reg[8]_1\(8) => grp_Matrix_Vector_Activa_fu_84_out_V_V_TVALID,
      \ireg_reg[8]_1\(7 downto 0) => grp_Matrix_Vector_Activa_fu_84_out_V_V_TDATA(7 downto 0),
      \odata_reg[8]\(8) => out_V_V_TVALID,
      \odata_reg[8]\(7 downto 0) => out_V_V_TDATA(7 downto 0),
      \odata_reg[8]_0\(8) => grp_Matrix_Vector_Activa_fu_84_n_3,
      \odata_reg[8]_0\(7) => grp_Matrix_Vector_Activa_fu_84_n_4,
      \odata_reg[8]_0\(6) => grp_Matrix_Vector_Activa_fu_84_n_5,
      \odata_reg[8]_0\(5) => grp_Matrix_Vector_Activa_fu_84_n_6,
      \odata_reg[8]_0\(4) => grp_Matrix_Vector_Activa_fu_84_n_7,
      \odata_reg[8]_0\(3) => grp_Matrix_Vector_Activa_fu_84_n_8,
      \odata_reg[8]_0\(2) => grp_Matrix_Vector_Activa_fu_84_n_9,
      \odata_reg[8]_0\(1) => grp_Matrix_Vector_Activa_fu_84_n_10,
      \odata_reg[8]_0\(0) => grp_Matrix_Vector_Activa_fu_84_n_11,
      out_V_V_TREADY => out_V_V_TREADY
    );
regslice_both_weights_V_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0\
     port map (
      D(16) => weights_V_V_TVALID,
      D(15 downto 0) => weights_V_V_TDATA(15 downto 0),
      Q(16) => weights_V_V_TVALID_int,
      Q(15 downto 0) => weights_V_V_TDATA_int(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[16]\ => grp_Matrix_Vector_Activa_fu_84_n_18,
      \ireg_reg[16]_0\(0) => ap_CS_fsm_state3,
      weights_V_V_TREADY => weights_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    weights_V_V_TVALID : in STD_LOGIC;
    weights_V_V_TREADY : out STD_LOGIC;
    weights_V_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_0,StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2,Vivado 2020.1.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V_V:weights_V_V:out_V_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V_V TVALID";
  attribute X_INTERFACE_INFO of out_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V_V TREADY";
  attribute X_INTERFACE_INFO of out_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_V_TDATA : signal is "XIL_INTERFACENAME in0_V_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_V_TDATA : signal is "XIL_INTERFACENAME out_V_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_V_TDATA : signal is "XIL_INTERFACENAME weights_V_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TDATA(7 downto 0) => in0_V_V_TDATA(7 downto 0),
      in0_V_V_TREADY => in0_V_V_TREADY,
      in0_V_V_TVALID => in0_V_V_TVALID,
      out_V_V_TDATA(7 downto 0) => out_V_V_TDATA(7 downto 0),
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TVALID => out_V_V_TVALID,
      weights_V_V_TDATA(15 downto 0) => weights_V_V_TDATA(15 downto 0),
      weights_V_V_TREADY => weights_V_V_TREADY,
      weights_V_V_TVALID => weights_V_V_TVALID
    );
end STRUCTURE;
