/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/proc_sys_reset_v5_0_12
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap proc_sys_reset_v5_0_12 /home/feilong/Storages/fpga/000_vivado_sim_linux32/proc_sys_reset_v5_0_12
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work proc_sys_reset_v5_0_12 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/proc_sys_reset_v5_0_12/.cxl.vhdl.proc_sys_reset_v5_0_12.proc_sys_reset_v5_0_12.lin64.cmf
