INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:39:10 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.108 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.229 sec.
Execute   set_part xczu2eg-sfvc784-2lv-e -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu2eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO-FLOW: Linking Debug ...
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Command     elaborate done; error code: 2; 
Command   csynth_design done; error code: 2; 
Command ap_source done; error code: 1; 0.372 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:39:23 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.216 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.541 sec.
Command ap_source done; 5.763 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:40:20 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.116 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.224 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.681 sec.
Command ap_source done; 5.911 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:50:47 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.123 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.126 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.244 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.86 sec.
Command ap_source done; error code: 1; 2.111 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:51:19 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.218 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.918 sec.
Command ap_source done; error code: 1; 2.142 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:52:04 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.144 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.147 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.248 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.895 sec.
Command ap_source done; error code: 1; 2.151 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:56:16 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.115 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.118 sec.
Command     ap_source done; 0.118 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.239 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.028 sec.
Command ap_source done; error code: 1; 2.273 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:58:05 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.209 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.881 sec.
Command ap_source done; error code: 1; 2.096 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:58:49 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.127 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.131 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.235 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.991 sec.
Command ap_source done; error code: 1; 2.232 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:05:57 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.145 sec.
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.213 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.229 sec.
Command     ap_source done; 0.234 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.587 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.837 sec.
Command ap_source done; error code: 1; 3.447 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:07:34 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.128 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.131 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.235 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.542 sec.
Command ap_source done; error code: 1; 1.786 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:08:17 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.209 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.492 sec.
Command ap_source done; error code: 1; 1.709 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:09:47 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.112 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     ap_source done; 0.114 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.223 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.539 sec.
Command ap_source done; error code: 1; 1.768 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:10:43 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.107 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.218 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.595 sec.
Command ap_source done; error code: 1; 1.818 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:11:06 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.127 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.129 sec.
Command     ap_source done; 0.129 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.239 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.03 sec.
Command ap_source done; error code: 1; 2.275 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:15:52 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.115 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.216 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.663 sec.
Command ap_source done; error code: 1; 1.886 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:17:11 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.22 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.155 sec.
Command ap_source done; error code: 1; 2.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:20:04 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.131 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.133 sec.
Command     ap_source done; 0.133 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.246 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.135 sec.
Command ap_source done; error code: 1; 2.387 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:21:42 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.115 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.119 sec.
Command     ap_source done; 0.119 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.222 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.211 sec.
Command ap_source done; error code: 1; 2.439 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:25:48 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     ap_source done; 0.114 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.247 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.078 sec.
Command ap_source done; error code: 1; 2.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:28:18 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.112 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.115 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.236 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.24 sec.
Command ap_source done; error code: 1; 2.482 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:28:48 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.116 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.223 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.115 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.383 sec.
Command ap_source done; 7.622 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:29:28 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.113 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.116 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.234 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.714 sec.
Command ap_source done; 5.954 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:30:38 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.133 sec.
Command     ap_source done; 0.133 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.256 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.747 sec.
Command ap_source done; 6.009 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:31:15 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.218 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.579 sec.
Command ap_source done; error code: 1; 1.805 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:35:06 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.123 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.126 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.24 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.777 sec.
Command ap_source done; 6.024 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:35:21 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.108 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.21 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.484 sec.
Command ap_source done; error code: 1; 1.701 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:48:07 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.133 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.136 sec.
Command     ap_source done; 0.136 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.242 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.582 sec.
Command ap_source done; error code: 1; 1.831 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:48:21 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.218 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.56 sec.
Command ap_source done; error code: 1; 1.785 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:51:56 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.122 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.23 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.57 sec.
Command ap_source done; error code: 1; 1.806 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:53:48 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.121 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.238 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.592 sec.
Command ap_source done; error code: 1; 1.836 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:54:42 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.123 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.126 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.232 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.701 sec.
Command ap_source done; error code: 1; 1.939 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 09:59:59 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.113 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.116 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.225 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.487 sec.
Command ap_source done; error code: 1; 1.72 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:00:39 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.113 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.116 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.217 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.679 sec.
Command ap_source done; 5.903 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:01:12 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.115 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.216 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.59 sec.
Command ap_source done; error code: 1; 1.812 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:03:41 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.125 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.128 sec.
Command     ap_source done; 0.128 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.247 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.515 sec.
Command ap_source done; error code: 1; 1.768 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:04:10 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.115 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.218 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.503 sec.
Command ap_source done; error code: 1; 1.726 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:06:05 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.124 sec.
Command     ap_source done; 0.124 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.227 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.52 sec.
Command ap_source done; error code: 1; 1.753 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:06:34 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.117 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.224 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.949 sec.
Command ap_source done; 6.181 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:11:30 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.127 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.129 sec.
Command     ap_source done; 0.129 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.242 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.466 sec.
Command ap_source done; error code: 1; 1.713 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:14:09 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.231 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.539 sec.
Command ap_source done; error code: 1; 1.78 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:15:40 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.107 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.214 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.504 sec.
Command ap_source done; error code: 1; 1.724 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:16:30 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.117 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.119 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.216 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.456 sec.
Command ap_source done; error code: 1; 1.678 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:17:03 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.109 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.112 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.222 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.525 sec.
Command ap_source done; error code: 1; 1.753 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:23:29 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.107 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.213 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.618 sec.
Command ap_source done; error code: 1; 1.859 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:24:22 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.113 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.116 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.222 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.701 sec.
Command ap_source done; 5.94 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:24:44 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.117 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.121 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.234 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.933 sec.
Command ap_source done; 6.184 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:27:23 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.126 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.129 sec.
Command     ap_source done; 0.129 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.242 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.095 sec.
Command ap_source done; error code: 1; 2.349 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:27:56 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.118 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.121 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.226 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.965 sec.
Command ap_source done; error code: 1; 2.197 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:28:21 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.132 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.136 sec.
Command     ap_source done; 0.136 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.236 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.897 sec.
Command ap_source done; 6.139 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:29:07 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.113 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.116 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.219 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.597 sec.
Command ap_source done; 5.823 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:30:44 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.125 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.127 sec.
Command     ap_source done; 0.128 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.23 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.545 sec.
Command ap_source done; 4.781 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:37:58 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.121 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.24 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.516 sec.
Command ap_source done; 4.767 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:38:38 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.217 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.624 sec.
Command ap_source done; 4.847 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:39:14 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.123 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.126 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.244 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.578 sec.
Command ap_source done; 4.828 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:40:39 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.123 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.126 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.226 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.454 sec.
Command ap_source done; 5.686 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:47:20 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.105 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.241 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.516 sec.
Command ap_source done; error code: 1; 1.763 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:47:43 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.219 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.541 sec.
Command ap_source done; error code: 1; 1.767 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:49:14 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.126 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.128 sec.
Command     ap_source done; 0.129 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.237 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.487 sec.
Command ap_source done; error code: 1; 1.73 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:50:06 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.111 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     ap_source done; 0.114 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.212 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.458 sec.
Command ap_source done; error code: 1; 1.676 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:50:25 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.116 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.217 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.417 sec.
Command ap_source done; 5.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:50:50 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.232 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.513 sec.
Command ap_source done; 5.751 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Sat May 04 10:51:10 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.117 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.119 sec.
Command     ap_source done; 0.119 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.222 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.652 sec.
Command ap_source done; 5.88 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:21:10 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.153 sec.
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.213 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.228 sec.
Command     ap_source done; 0.233 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.573 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.514 sec.
Command ap_source done; error code: 1; 3.113 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:24:38 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.111 sec.
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.149 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.152 sec.
Command     ap_source done; 0.152 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.264 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.647 sec.
Command ap_source done; error code: 1; 1.919 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:25:54 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.113 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.116 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.222 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.593 sec.
Command ap_source done; error code: 1; 1.822 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:30:45 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.122 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.231 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.125 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.076 sec.
Command ap_source done; 4.313 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:31:21 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.106 sec.
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.141 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.145 sec.
Command     ap_source done; 0.145 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.259 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.815 sec.
Command ap_source done; 3.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:31:51 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.109 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.112 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.211 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.464 sec.
Command ap_source done; 2.681 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:35:03 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.223 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.471 sec.
Command ap_source done; error code: 1; 1.699 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:35:16 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.239 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.543 sec.
Command ap_source done; 2.789 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:35:59 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.122 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.236 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.476 sec.
Command ap_source done; 2.717 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:36:27 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.117 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.119 sec.
Command     ap_source done; 0.119 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.24 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.571 sec.
Command ap_source done; 2.817 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:37:41 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.112 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.216 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.469 sec.
Command ap_source done; 2.693 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:38:19 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.113 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     ap_source done; 0.114 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.219 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.533 sec.
Command ap_source done; 2.757 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:39:22 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.221 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.508 sec.
Command ap_source done; 2.735 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:41:24 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.135 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.137 sec.
Command     ap_source done; 0.137 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.253 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.074 sec.
Command ap_source done; 3.333 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:42:20 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.117 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.121 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.226 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.71 sec.
Command ap_source done; 2.942 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:43:02 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.115 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.226 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.217 sec.
Command ap_source done; 3.449 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:43:21 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.135 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.136 sec.
Command     ap_source done; 0.137 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.244 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.786 sec.
Command ap_source done; 3.036 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:43:57 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.111 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     ap_source done; 0.114 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.223 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.854 sec.
Command ap_source done; 3.083 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:48:03 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.119 sec.
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.161 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.164 sec.
Command     ap_source done; 0.164 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.276 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.644 sec.
Command ap_source done; 2.926 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:48:32 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.221 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.62 sec.
Command ap_source done; 2.848 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:49:24 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.119 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.238 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.577 sec.
Command ap_source done; 2.821 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:50:55 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.109 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.112 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.222 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.632 sec.
Command ap_source done; 2.862 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:51:34 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.116 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.119 sec.
Command     ap_source done; 0.119 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.233 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.628 sec.
Command ap_source done; 2.868 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:52:35 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.111 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     ap_source done; 0.114 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.216 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.756 sec.
Command ap_source done; 2.978 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:53:47 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.129 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.133 sec.
Command     ap_source done; 0.133 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.256 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.796 sec.
Command ap_source done; 3.058 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:55:54 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.118 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.121 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.229 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.765 sec.
Command ap_source done; 3.001 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:59:08 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.218 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.754 sec.
Command ap_source done; 2.979 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 00:59:36 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.133 sec.
Command     ap_source done; 0.133 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.242 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.684 sec.
Command ap_source done; 2.933 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:00:04 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.142 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.144 sec.
Command     ap_source done; 0.144 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.256 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.597 sec.
Command ap_source done; 2.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:01:40 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.119 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.232 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.815 sec.
Command ap_source done; error code: 1; 3.053 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:02:03 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.128 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.131 sec.
Command     ap_source done; 0.131 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.241 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.292 sec.
Command ap_source done; error code: 1; 0.539 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:02:58 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.137 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.139 sec.
Command     ap_source done; 0.139 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.27 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.063 sec.
Command ap_source done; 3.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:03:15 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.122 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.124 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.245 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.877 sec.
Command ap_source done; 3.129 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:03:29 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.234 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.794 sec.
Command ap_source done; 3.034 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:04:12 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.116 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.224 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.592 sec.
Command ap_source done; error code: 1; 3.823 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:14:21 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.123 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.127 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.238 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.774 sec.
Command ap_source done; 2.019 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:15:30 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.113 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.226 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.371 sec.
Command ap_source done; error code: 1; 1.603 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:15:41 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.122 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.233 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.778 sec.
Command ap_source done; 2.017 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:16:05 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.119 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.229 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.379 sec.
Command ap_source done; error code: 1; 1.614 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:16:16 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.117 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.119 sec.
Command     ap_source done; 0.119 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.219 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.888 sec.
Command ap_source done; 2.113 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:16:34 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.115 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.118 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.23 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.941 sec.
Command ap_source done; 2.176 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:16:56 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.116 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.218 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.852 sec.
Command ap_source done; 3.076 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:17:31 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.218 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.693 sec.
Command ap_source done; error code: 1; 2.919 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:18:51 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.121 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.124 sec.
Command     ap_source done; 0.124 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.229 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.726 sec.
Command ap_source done; error code: 1; 2.961 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:19:22 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.126 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.129 sec.
Command     ap_source done; 0.129 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.235 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.797 sec.
Command ap_source done; 3.038 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Tue May 07 01:23:35 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.112 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.217 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.844 sec.
Command ap_source done; 3.068 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Wed May 08 00:04:17 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.152 sec.
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.214 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.227 sec.
Command     ap_source done; 0.233 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.577 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/MobileNetV2.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/MobileNetV2.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/config.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/config.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/param.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/param.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.167 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.908 sec.
Command ap_source done; 24.509 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Wed May 08 00:05:10 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.128 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.131 sec.
Command     ap_source done; 0.131 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.247 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/MobileNetV2.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/MobileNetV2.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/config.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/config.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/param.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/param.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 24.883 sec.
Command ap_source done; error code: 1; 25.136 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Wed May 08 00:09:03 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.127 sec.
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.196 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.21 sec.
Command     ap_source done; 0.214 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.528 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/MobileNetV2.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/MobileNetV2.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/config.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/config.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/param.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/param.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 37.652 sec.
Command ap_source done; error code: 1; 38.201 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Wed May 08 00:10:02 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.118 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.226 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/MobileNetV2.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/MobileNetV2.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/config.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/config.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/param.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/param.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 23.746 sec.
Command ap_source done; error code: 1; 23.978 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Wed May 08 00:12:58 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.113 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.116 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.217 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pooling_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/MobileNetV2.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/MobileNetV2.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/config.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/config.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/param.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/param.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/pool2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.141 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 21.106 sec.
Command ap_source done; 21.33 sec.
Execute cleanup_all 
