==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-10] Adding design file '../GACTX_bank3_cmodel.cpp' to the project
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=256
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-483] The 'config_rtl -auto_prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_auto_prefix' as its replacement.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../GACTX_bank3_cmodel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 811.434 ; gain = 128.000 ; free physical = 60507 ; free virtual = 192811
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 811.434 ; gain = 128.000 ; free physical = 60507 ; free virtual = 192811
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 811.434 ; gain = 128.000 ; free physical = 60499 ; free virtual = 192810
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 811.434 ; gain = 128.000 ; free physical = 60493 ; free virtual = 192803
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (../GACTX_bank3_cmodel.cpp:97) in function 'GACTX_bank3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' (../GACTX_bank3_cmodel.cpp:118) in function 'GACTX_bank3' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 811.434 ; gain = 128.000 ; free physical = 60467 ; free virtual = 192778
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:94:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:115:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'm00_axi' (../GACTX_bank3_cmodel.cpp:102:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'm01_axi' (../GACTX_bank3_cmodel.cpp:123:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 811.434 ; gain = 128.000 ; free physical = 60466 ; free virtual = 192777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GACTX_bank3' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GACTX_bank3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.m00_axi_input_buffer.ref_seq'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.ref_seq.m00_axi_output_buffer.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.m01_axi_input_buffer.tile_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.tile_output.m01_axi_output_buffer.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.26 seconds; current allocated memory: 105.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 105.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GACTX_bank3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/m00_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/m01_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/sub_AA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/sub_AC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/sub_AG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/sub_AT' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/sub_CC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/sub_CG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/sub_CT' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/sub_GG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/sub_GT' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/sub_TT' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/sub_N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GACTX_bank3/gap_open' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]