
*** Running vivado
    with args -log regBank.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source regBank.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source regBank.tcl -notrace
Command: synth_design -top regBank -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 851.641 ; gain = 233.633
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'regBank' [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:44]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg0' of component 'reg_24bit' [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:57]
INFO: [Synth 8-638] synthesizing module 'reg_24bit' [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:44]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'reg_24bit' (1#1) [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:44]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg1' of component 'reg_24bit' [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:64]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg2' of component 'reg_24bit' [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:71]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg3' of component 'reg_24bit' [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:78]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg4' of component 'reg_24bit' [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:85]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg5' of component 'reg_24bit' [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:92]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg6' of component 'reg_24bit' [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:99]
INFO: [Synth 8-3491] module 'reg_24bit' declared at 'C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd:34' bound to instance 'reg7' of component 'reg_24bit' [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'regBank' (2#1) [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 924.559 ; gain = 306.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 924.559 ; gain = 306.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 924.559 ; gain = 306.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 924.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CA'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.srcs/sources_1/new/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/regBank_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/regBank_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1012.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'reg0' (reg_24bit) to 'reg1'
INFO: [Synth 8-223] decloning instance 'reg0' (reg_24bit) to 'reg2'
INFO: [Synth 8-223] decloning instance 'reg0' (reg_24bit) to 'reg3'
INFO: [Synth 8-223] decloning instance 'reg0' (reg_24bit) to 'reg4'
INFO: [Synth 8-223] decloning instance 'reg0' (reg_24bit) to 'reg5'
INFO: [Synth 8-223] decloning instance 'reg0' (reg_24bit) to 'reg6'
INFO: [Synth 8-223] decloning instance 'reg0' (reg_24bit) to 'reg7'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module regBank 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module reg_24bit 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design regBank has unconnected port RA_addr[2]
WARNING: [Synth 8-3331] design regBank has unconnected port RA_addr[1]
WARNING: [Synth 8-3331] design regBank has unconnected port RA_addr[0]
WARNING: [Synth 8-3331] design regBank has unconnected port RB_addr[2]
WARNING: [Synth 8-3331] design regBank has unconnected port RB_addr[1]
WARNING: [Synth 8-3331] design regBank has unconnected port RB_addr[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDCE |    24|
|3     |FDRE |    49|
|4     |IBUF |    27|
|5     |OBUF |    48|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   149|
|2     |  reg0   |reg_24bit |    24|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.883 ; gain = 394.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1012.883 ; gain = 306.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.883 ; gain = 394.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1012.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 23 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1015.984 ; gain = 710.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/julia/Documents/Julia Docs/CISC24/CISC24/CISC24.runs/synth_1/regBank.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file regBank_utilization_synth.rpt -pb regBank_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 10:41:20 2020...
