;redcode
;assert 1
	SPL 0, #332
	CMP -295, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <-10, 9
	DJN -1, @-20
	ADD <-10, 9
	SPL <-128, 502
	DAT #-125, <100
	SPL <-121, 104
	SPL <-121, 104
	SUB @-121, 104
	SUB @-121, 104
	SUB #12, @200
	SPL <-121, 104
	ADD 110, 60
	SUB @0, @2
	SUB #12, @200
	DAT <-10, #9
	ADD @121, 106
	ADD @121, 106
	ADD -1, <-320
	ADD -1, <-320
	SUB 12, @10
	SPL -100, -600
	SUB 12, @10
	ADD @-127, 2
	SUB @121, 106
	SUB @127, 106
	SUB @-127, 2
	MOV -1, <-20
	SUB 12, @10
	ADD 7, <-720
	SUB @0, @2
	SUB @-127, 2
	DAT #-125, <100
	ADD -1, <-320
	SUB -295, <-127
	ADD @121, 106
	ADD 7, <-720
	ADD <-10, 9
	ADD @127, 106
	SPL 0, #332
	SPL 0, #332
	SPL 0, #332
	SPL 0, #332
	MOV -1, <-20
	SPL 0, #332
	MOV -1, <-20
	SPL 0, #332
