

================================================================
== Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_67_6'
================================================================
* Date:           Wed May 25 23:55:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  20.045 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  1.500 us|  1.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_6  |       48|       48|        21|          4|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      72|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    25|     854|    1046|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     300|    -|
|Register         |        -|     -|    1308|     192|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    25|    2162|    1610|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_2_full_dsp_1_U62  |dadd_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  688|    0|
    |dmul_64ns_64ns_64_3_max_dsp_1_U63   |dmul_64ns_64ns_64_3_max_dsp_1   |        0|  11|  256|  179|    0|
    |dmul_64ns_64ns_64_3_max_dsp_1_U64   |dmul_64ns_64ns_64_3_max_dsp_1   |        0|  11|  256|  179|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  25|  854| 1046|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln67_fu_218_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln67_fu_212_p2  |      icmp|   0|  0|   9|           4|           5|
    |or_ln71_1_fu_257_p2  |        or|   0|  0|   7|           7|           2|
    |or_ln71_2_fu_271_p2  |        or|   0|  0|   7|           7|           2|
    |or_ln71_3_fu_285_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln71_4_fu_299_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln71_5_fu_313_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln71_6_fu_327_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln71_fu_237_p2    |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  72|          58|          25|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |H_rvd_address0                    |  26|          5|    6|         30|
    |H_rvd_address1                    |  26|          5|    6|         30|
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3              |   9|          2|    4|          8|
    |grp_fu_148_p0                     |  26|          5|   64|        320|
    |grp_fu_148_p1                     |  26|          5|   64|        320|
    |grp_fu_153_p0                     |  26|          5|   64|        320|
    |grp_fu_153_p1                     |  26|          5|   64|        320|
    |grp_fu_158_p1                     |  14|          3|   64|        192|
    |grp_fu_164_p1                     |  14|          3|   64|        192|
    |i_fu_58                           |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 300|         61|  413|       1761|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_2_reg_451                     |  64|   0|   64|          0|
    |add_3_reg_456                     |  64|   0|   64|          0|
    |add_6_reg_461                     |  64|   0|   64|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_3_reg_352                       |   4|   0|    4|          0|
    |i_fu_58                           |   4|   0|    4|          0|
    |icmp_ln67_reg_357                 |   1|   0|    1|          0|
    |mul_1_reg_416                     |  64|   0|   64|          0|
    |mul_2_reg_421                     |  64|   0|   64|          0|
    |mul_3_reg_426                     |  64|   0|   64|          0|
    |mul_3_reg_426_pp0_iter2_reg       |  64|   0|   64|          0|
    |mul_4_reg_431                     |  64|   0|   64|          0|
    |mul_5_reg_436                     |  64|   0|   64|          0|
    |mul_6_reg_441                     |  64|   0|   64|          0|
    |mul_7_reg_446                     |  64|   0|   64|          0|
    |mul_reg_411                       |  64|   0|   64|          0|
    |reg_192                           |  64|   0|   64|          0|
    |reg_198                           |  64|   0|   64|          0|
    |tmp_s_reg_361                     |   4|   0|    7|          3|
    |i_3_reg_352                       |  64|  32|    4|          0|
    |icmp_ln67_reg_357                 |  64|  32|    1|          0|
    |mul_4_reg_431                     |  64|  32|   64|          0|
    |mul_5_reg_436                     |  64|  32|   64|          0|
    |mul_6_reg_441                     |  64|  32|   64|          0|
    |mul_7_reg_446                     |  64|  32|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1308| 192| 1188|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_67_6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_67_6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_67_6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_67_6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_67_6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_67_6|  return value|
|grp_fu_234_p_din0    |  out|   64|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_67_6|  return value|
|grp_fu_234_p_din1    |  out|   64|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_67_6|  return value|
|grp_fu_234_p_opcode  |  out|    2|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_67_6|  return value|
|grp_fu_234_p_dout0   |   in|   64|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_67_6|  return value|
|grp_fu_234_p_ce      |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_67_6|  return value|
|H_rvd_address0       |  out|    6|   ap_memory|                              H_rvd|         array|
|H_rvd_ce0            |  out|    1|   ap_memory|                              H_rvd|         array|
|H_rvd_q0             |   in|   64|   ap_memory|                              H_rvd|         array|
|H_rvd_address1       |  out|    6|   ap_memory|                              H_rvd|         array|
|H_rvd_ce1            |  out|    1|   ap_memory|                              H_rvd|         array|
|H_rvd_q1             |   in|   64|   ap_memory|                              H_rvd|         array|
|H_mul_x_address0     |  out|    3|   ap_memory|                            H_mul_x|         array|
|H_mul_x_ce0          |  out|    1|   ap_memory|                            H_mul_x|         array|
|H_mul_x_we0          |  out|    1|   ap_memory|                            H_mul_x|         array|
|H_mul_x_d0           |  out|   64|   ap_memory|                            H_mul_x|         array|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

