PPA Report for shift_parity_checker_pipelined.v (Module: shift_parity_checker_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 13
IO Count: 6
Cell Count: 33

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 654.02 MHz
Reg-to-Reg Critical Path Delay: 1.396 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
