#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000f823e0 .scope module, "STAT" "STAT" 2 117;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /INPUT 1 "instr_valid";
    .port_info 2 /INPUT 1 "imem_error";
    .port_info 3 /INPUT 1 "dmemerror";
    .port_info 4 /OUTPUT 3 "stat";
P_0000000000f82570 .param/l "SADR" 0 2 126, C4<011>;
P_0000000000f825a8 .param/l "SAOK" 0 2 124, C4<001>;
P_0000000000f825e0 .param/l "SHLT" 0 2 125, C4<010>;
P_0000000000f82618 .param/l "SINS" 0 2 127, C4<100>;
o0000000000f8bfd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f6cbb0_0 .net "dmemerror", 0 0, o0000000000f8bfd8;  0 drivers
o0000000000f8c008 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000f6c7f0_0 .net "icode", 3 0, o0000000000f8c008;  0 drivers
o0000000000f8c038 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f6c930_0 .net "imem_error", 0 0, o0000000000f8c038;  0 drivers
o0000000000f8c068 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f6c9d0_0 .net "instr_valid", 0 0, o0000000000f8c068;  0 drivers
v0000000000f6cc50_0 .var "stat", 2 0;
E_0000000000f67cc0 .event edge, v0000000000f6c930_0, v0000000000f6cbb0_0, v0000000000f6c9d0_0, v0000000000f6c7f0_0;
S_0000000000f82660 .scope module, "ram_test" "ram_test" 3 2;
 .timescale -9 -12;
P_0000000000f68900 .param/l "base_addr" 0 3 22, C4<0000000000000000000000000000000000000000000000000000000011111111>;
v0000000000fdea90_0 .net "dmemerror", 0 0, v0000000000f6d650_0;  1 drivers
v0000000000fe0250_0 .var "icode", 3 0;
v0000000000fe0110_0 .var/i "k", 31 0;
v0000000000fdf170_0 .net "memaddr", 63 0, v0000000000f6d150_0;  1 drivers
v0000000000fded10_0 .net "memdata", 63 0, v0000000000f6d330_0;  1 drivers
v0000000000fdeef0_0 .net "read", 0 0, v0000000000f6d010_0;  1 drivers
v0000000000fdebd0_0 .var "valA", 63 0;
v0000000000fde9f0_0 .var "valE", 63 0;
v0000000000fdeb30_0 .net "valM", 63 0, v0000000000f6d290_0;  1 drivers
v0000000000fdef90_0 .var "valP", 63 0;
v0000000000fdf490_0 .net "write", 0 0, v0000000000f6d3d0_0;  1 drivers
S_0000000000f7b990 .scope module, "Ma" "MEM_addr" 3 15, 2 41 0, S_0000000000f82660;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /INPUT 64 "valE";
    .port_info 2 /INPUT 64 "valA";
    .port_info 3 /OUTPUT 64 "memaddr";
v0000000000f6d510_0 .net "icode", 3 0, v0000000000fe0250_0;  1 drivers
v0000000000f6d150_0 .var "memaddr", 63 0;
v0000000000f6ccf0_0 .net "valA", 63 0, v0000000000fdebd0_0;  1 drivers
v0000000000f6d1f0_0 .net "valE", 63 0, v0000000000fde9f0_0;  1 drivers
E_0000000000f68380 .event edge, v0000000000f6ccf0_0, v0000000000f6d1f0_0, v0000000000f6d510_0;
S_0000000000f7bb20 .scope module, "Md" "MEM_data" 3 18, 2 63 0, S_0000000000f82660;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /INPUT 64 "valA";
    .port_info 2 /INPUT 64 "valP";
    .port_info 3 /OUTPUT 64 "memdata";
v0000000000f6d470_0 .net "icode", 3 0, v0000000000fe0250_0;  alias, 1 drivers
v0000000000f6d330_0 .var "memdata", 63 0;
v0000000000f6ce30_0 .net "valA", 63 0, v0000000000fdebd0_0;  alias, 1 drivers
v0000000000f6ca70_0 .net "valP", 63 0, v0000000000fdef90_0;  1 drivers
E_0000000000f67d00 .event edge, v0000000000f6ca70_0, v0000000000f6ccf0_0, v0000000000f6d510_0;
S_0000000000f7bcb0 .scope module, "Mr" "MEM_read" 3 16, 2 84 0, S_0000000000f82660;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /OUTPUT 1 "read";
v0000000000f6c750_0 .net "icode", 3 0, v0000000000fe0250_0;  alias, 1 drivers
v0000000000f6d010_0 .var "read", 0 0;
E_0000000000f67d40 .event edge, v0000000000f6d510_0;
S_0000000000f7ad80 .scope module, "Mw" "MEM_write" 3 17, 2 100 0, S_0000000000f82660;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /OUTPUT 1 "write";
v0000000000f6d5b0_0 .net "icode", 3 0, v0000000000fe0250_0;  alias, 1 drivers
v0000000000f6d3d0_0 .var "write", 0 0;
S_0000000000f7af10 .scope module, "ram1" "RAM" 3 14, 2 3 0, S_0000000000f82660;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "memaddr";
    .port_info 1 /INPUT 64 "memdata";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /OUTPUT 64 "valM";
    .port_info 5 /OUTPUT 1 "dmemerror";
v0000000000f6d650_0 .var "dmemerror", 0 0;
v0000000000f6c890_0 .net "memaddr", 63 0, v0000000000f6d150_0;  alias, 1 drivers
v0000000000f6cb10_0 .net "memdata", 63 0, v0000000000f6d330_0;  alias, 1 drivers
v0000000000f6cf70 .array "memory", 0 8191, 63 0;
v0000000000f6cd90_0 .net "read", 0 0, v0000000000f6d010_0;  alias, 1 drivers
v0000000000f6d290_0 .var "valM", 63 0;
v0000000000f6ced0_0 .net "write", 0 0, v0000000000f6d3d0_0;  alias, 1 drivers
E_0000000000f68400 .event edge, v0000000000f6d150_0, v0000000000f6d330_0, v0000000000f6d010_0, v0000000000f6d3d0_0;
    .scope S_0000000000f823e0;
T_0 ;
    %wait E_0000000000f67cc0;
    %load/vec4 v0000000000f6c930_0;
    %flag_set/vec4 8;
    %load/vec4 v0000000000f6cbb0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000f6cc50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f6c9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000000f6cc50_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000000f6c7f0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000f6cc50_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000f6cc50_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000f7af10;
T_1 ;
    %wait E_0000000000f68400;
    %load/vec4 v0000000000f6cd90_0;
    %load/vec4 v0000000000f6ced0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 4, v0000000000f6c890_0;
    %load/vec4a v0000000000f6cf70, 4;
    %assign/vec4 v0000000000f6d290_0, 0;
T_1.0 ;
    %load/vec4 v0000000000f6ced0_0;
    %load/vec4 v0000000000f6cd90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000000f6cb10_0;
    %ix/getv 3, v0000000000f6c890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000f6cf70, 0, 4;
T_1.2 ;
    %load/vec4 v0000000000f6c890_0;
    %cmpi/u 512, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6d650_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6d650_0, 0;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000f7b990;
T_2 ;
    %wait E_0000000000f68380;
    %load/vec4 v0000000000f6d510_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0000000000f6d1f0_0;
    %assign/vec4 v0000000000f6d150_0, 0;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0000000000f6d1f0_0;
    %assign/vec4 v0000000000f6d150_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0000000000f6d1f0_0;
    %assign/vec4 v0000000000f6d150_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000000000f6d1f0_0;
    %assign/vec4 v0000000000f6d150_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000000000f6ccf0_0;
    %assign/vec4 v0000000000f6d150_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000000000f6ccf0_0;
    %assign/vec4 v0000000000f6d150_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000f7bcb0;
T_3 ;
    %wait E_0000000000f67d40;
    %load/vec4 v0000000000f6c750_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6d010_0, 0;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6d010_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6d010_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6d010_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000f7ad80;
T_4 ;
    %wait E_0000000000f67d40;
    %load/vec4 v0000000000f6d5b0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6d3d0_0, 0;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6d3d0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6d3d0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6d3d0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000f7bb20;
T_5 ;
    %wait E_0000000000f67d00;
    %load/vec4 v0000000000f6d470_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0000000000f6ce30_0;
    %assign/vec4 v0000000000f6d330_0, 0;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0000000000f6ce30_0;
    %assign/vec4 v0000000000f6d330_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000000f6ca70_0;
    %assign/vec4 v0000000000f6d330_0, 0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000f82660;
T_6 ;
    %vpi_call 3 25 "$dumpfile", "ram_test.vcd" {0 0 0};
    %vpi_call 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f82660 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe0110_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000000000fe0110_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000000fe0250_0, 0;
    %load/vec4 v0000000000fe0110_0;
    %pad/u 64;
    %addi 255, 0, 64;
    %assign/vec4 v0000000000fde9f0_0, 0;
    %load/vec4 v0000000000fe0110_0;
    %pad/s 64;
    %vpi_func 3 33 "$random" 32 {0 0 0};
    %pad/s 64;
    %add;
    %assign/vec4 v0000000000fdebd0_0, 0;
    %delay 10000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000000000fe0110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000fe0110_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe0110_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000000000fe0110_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000000fe0250_0, 0;
    %load/vec4 v0000000000fe0110_0;
    %pad/u 64;
    %addi 255, 0, 64;
    %assign/vec4 v0000000000fde9f0_0, 0;
    %delay 10000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000000000fe0110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000fe0110_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %delay 20000, 0;
    %vpi_call 3 44 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram.v";
    "ram_tb.v";
