,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/computer,computer,computer,flow_completed,1h14m21s,0h20m20s,10627.333333333334,3.0,5313.666666666667,7.07,3348.91,15941,0,0,0,0,0,0,0,183,0,0,-1,1289495,191681,-119.89,-125.98,-98.07,-108.58,-153.22,-196484.31,-272785.59,-61064.4,-60823.35,-117322.36,516735996.0,0.02,6.46,8.27,2.71,0.44,-1,9521,14476,641,5530,0,0,0,13248,0,0,0,0,0,0,0,4,4904,5020,42,1454,41917,0,43371,6.126700159294204,163.22,10,AREA 0,5,50,1,153.6,153.18,0.55,0.0,sky130_fd_sc_hd,4,3
