
gcd.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gcd>:
   0:	b4f0      	push	{r4, r5, r6, r7}
   2:	2200      	movs	r2, #0
   4:	2301      	movs	r3, #1
   6:	e7ff      	b.n	8 <while_statement1>

00000008 <while_statement1>:
   8:	0004      	movs	r4, r0
   a:	000d      	movs	r5, r1
   c:	401c      	ands	r4, r3
   e:	401d      	ands	r5, r3
  10:	432c      	orrs	r4, r5
  12:	42ac      	cmp	r4, r5
  14:	d003      	beq.n	1e <while_statement2>
  16:	4118      	asrs	r0, r3
  18:	411a      	asrs	r2, r3
  1a:	18d2      	adds	r2, r2, r3
  1c:	e7f4      	b.n	8 <while_statement1>

0000001e <while_statement2>:
  1e:	4288      	cmp	r0, r1
  20:	d01c      	beq.n	5c <FINAL>
  22:	0004      	movs	r4, r0
  24:	000d      	movs	r5, r1
  26:	401c      	ands	r4, r3
  28:	429c      	cmp	r4, r3
  2a:	d105      	bne.n	38 <shift_left_a>
  2c:	401d      	ands	r5, r3
  2e:	429d      	cmp	r5, r3
  30:	d104      	bne.n	3c <shift_left_b>
  32:	4288      	cmp	r0, r1
  34:	dc06      	bgt.n	44 <reset>
  36:	e00b      	b.n	50 <reset2>

00000038 <shift_left_a>:
  38:	4098      	lsls	r0, r3
  3a:	e7f0      	b.n	1e <while_statement2>

0000003c <shift_left_b>:
  3c:	4119      	asrs	r1, r3
  3e:	e7ee      	b.n	1e <while_statement2>

00000040 <shift_1>:
  40:	4118      	asrs	r0, r3
  42:	e7ec      	b.n	1e <while_statement2>

00000044 <reset>:
  44:	0004      	movs	r4, r0
  46:	000d      	movs	r5, r1
  48:	1b64      	subs	r4, r4, r5
  4a:	411c      	asrs	r4, r3
  4c:	0020      	movs	r0, r4
  4e:	e7e6      	b.n	1e <while_statement2>

00000050 <reset2>:
  50:	0004      	movs	r4, r0
  52:	000d      	movs	r5, r1
  54:	1b2d      	subs	r5, r5, r4
  56:	411d      	asrs	r5, r3
  58:	0029      	movs	r1, r5
  5a:	e7e0      	b.n	1e <while_statement2>

0000005c <FINAL>:
  5c:	bcf0      	pop	{r4, r5, r6, r7}
  5e:	4770      	bx	lr
