
touchscreen_test_eeprom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c13c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c70  0800c2ec  0800c2ec  0001c2ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df5c  0800df5c  000200f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800df5c  0800df5c  0001df5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800df64  0800df64  000200f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800df64  0800df64  0001df64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800df68  0800df68  0001df68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  0800df6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200f4  2**0
                  CONTENTS
 10 .bss          00000960  200000f4  200000f4  000200f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000a54  20000a54  000200f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026dd3  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005b53  00000000  00000000  00046ef7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002170  00000000  00000000  0004ca50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001f08  00000000  00000000  0004ebc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ab6f  00000000  00000000  00050ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c512  00000000  00000000  0007b637  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ee491  00000000  00000000  000a7b49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00195fda  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008f5c  00000000  00000000  0019602c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000f4 	.word	0x200000f4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c2d4 	.word	0x0800c2d4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000f8 	.word	0x200000f8
 80001ec:	0800c2d4 	.word	0x0800c2d4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80005a8:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <MX_CRC_Init+0x20>)
 80005aa:	4a07      	ldr	r2, [pc, #28]	; (80005c8 <MX_CRC_Init+0x24>)
 80005ac:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80005ae:	4805      	ldr	r0, [pc, #20]	; (80005c4 <MX_CRC_Init+0x20>)
 80005b0:	f003 ffea 	bl	8004588 <HAL_CRC_Init>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80005ba:	f001 fb5b 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80005be:	bf00      	nop
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	20000110 	.word	0x20000110
 80005c8:	40023000 	.word	0x40023000

080005cc <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a0b      	ldr	r2, [pc, #44]	; (8000608 <HAL_CRC_MspInit+0x3c>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d10d      	bne.n	80005fa <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80005de:	2300      	movs	r3, #0
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	4b0a      	ldr	r3, [pc, #40]	; (800060c <HAL_CRC_MspInit+0x40>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e6:	4a09      	ldr	r2, [pc, #36]	; (800060c <HAL_CRC_MspInit+0x40>)
 80005e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80005ec:	6313      	str	r3, [r2, #48]	; 0x30
 80005ee:	4b07      	ldr	r3, [pc, #28]	; (800060c <HAL_CRC_MspInit+0x40>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80005f6:	60fb      	str	r3, [r7, #12]
 80005f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80005fa:	bf00      	nop
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	40023000 	.word	0x40023000
 800060c:	40023800 	.word	0x40023800

08000610 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000614:	4b15      	ldr	r3, [pc, #84]	; (800066c <MX_DMA2D_Init+0x5c>)
 8000616:	4a16      	ldr	r2, [pc, #88]	; (8000670 <MX_DMA2D_Init+0x60>)
 8000618:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800061a:	4b14      	ldr	r3, [pc, #80]	; (800066c <MX_DMA2D_Init+0x5c>)
 800061c:	2200      	movs	r2, #0
 800061e:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000620:	4b12      	ldr	r3, [pc, #72]	; (800066c <MX_DMA2D_Init+0x5c>)
 8000622:	2200      	movs	r2, #0
 8000624:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000626:	4b11      	ldr	r3, [pc, #68]	; (800066c <MX_DMA2D_Init+0x5c>)
 8000628:	2200      	movs	r2, #0
 800062a:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 800062c:	4b0f      	ldr	r3, [pc, #60]	; (800066c <MX_DMA2D_Init+0x5c>)
 800062e:	2200      	movs	r2, #0
 8000630:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000632:	4b0e      	ldr	r3, [pc, #56]	; (800066c <MX_DMA2D_Init+0x5c>)
 8000634:	2200      	movs	r2, #0
 8000636:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000638:	4b0c      	ldr	r3, [pc, #48]	; (800066c <MX_DMA2D_Init+0x5c>)
 800063a:	2200      	movs	r2, #0
 800063c:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800063e:	4b0b      	ldr	r3, [pc, #44]	; (800066c <MX_DMA2D_Init+0x5c>)
 8000640:	2200      	movs	r2, #0
 8000642:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000644:	4809      	ldr	r0, [pc, #36]	; (800066c <MX_DMA2D_Init+0x5c>)
 8000646:	f004 f979 	bl	800493c <HAL_DMA2D_Init>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000650:	f001 fb10 	bl	8001c74 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000654:	2101      	movs	r1, #1
 8000656:	4805      	ldr	r0, [pc, #20]	; (800066c <MX_DMA2D_Init+0x5c>)
 8000658:	f004 face 	bl	8004bf8 <HAL_DMA2D_ConfigLayer>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000662:	f001 fb07 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000666:	bf00      	nop
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	20000118 	.word	0x20000118
 8000670:	4002b000 	.word	0x4002b000

08000674 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8000674:	b480      	push	{r7}
 8000676:	b085      	sub	sp, #20
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a0b      	ldr	r2, [pc, #44]	; (80006b0 <HAL_DMA2D_MspInit+0x3c>)
 8000682:	4293      	cmp	r3, r2
 8000684:	d10d      	bne.n	80006a2 <HAL_DMA2D_MspInit+0x2e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8000686:	2300      	movs	r3, #0
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <HAL_DMA2D_MspInit+0x40>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	4a09      	ldr	r2, [pc, #36]	; (80006b4 <HAL_DMA2D_MspInit+0x40>)
 8000690:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000694:	6313      	str	r3, [r2, #48]	; 0x30
 8000696:	4b07      	ldr	r3, [pc, #28]	; (80006b4 <HAL_DMA2D_MspInit+0x40>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 80006a2:	bf00      	nop
 80006a4:	3714      	adds	r7, #20
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	4002b000 	.word	0x4002b000
 80006b4:	40023800 	.word	0x40023800

080006b8 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b08a      	sub	sp, #40	; 0x28
 80006bc:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 80006be:	2306      	movs	r3, #6
 80006c0:	847b      	strh	r3, [r7, #34]	; 0x22
 80006c2:	2306      	movs	r3, #6
 80006c4:	843b      	strh	r3, [r7, #32]
  uint16_t VarIdx = 0;
 80006c6:	2300      	movs	r3, #0
 80006c8:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t EepromStatus = 0, ReadStatus = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	83fb      	strh	r3, [r7, #30]
 80006ce:	2300      	movs	r3, #0
 80006d0:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 80006d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006d6:	84bb      	strh	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef pEraseInit;


  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80006dc:	4ba1      	ldr	r3, [pc, #644]	; (8000964 <EE_Init+0x2ac>)
 80006de:	881b      	ldrh	r3, [r3, #0]
 80006e0:	847b      	strh	r3, [r7, #34]	; 0x22
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80006e2:	4ba1      	ldr	r3, [pc, #644]	; (8000968 <EE_Init+0x2b0>)
 80006e4:	881b      	ldrh	r3, [r3, #0]
 80006e6:	843b      	strh	r3, [r7, #32]

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 80006e8:	2300      	movs	r3, #0
 80006ea:	603b      	str	r3, [r7, #0]
  pEraseInit.Sector = PAGE0_ID;
 80006ec:	2302      	movs	r3, #2
 80006ee:	60bb      	str	r3, [r7, #8]
  pEraseInit.NbSectors = 1;
 80006f0:	2301      	movs	r3, #1
 80006f2:	60fb      	str	r3, [r7, #12]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80006f4:	2302      	movs	r3, #2
 80006f6:	613b      	str	r3, [r7, #16]
  
  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 80006f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80006fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80006fe:	4293      	cmp	r3, r2
 8000700:	d00b      	beq.n	800071a <EE_Init+0x62>
 8000702:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000706:	f280 8196 	bge.w	8000a36 <EE_Init+0x37e>
 800070a:	2b00      	cmp	r3, #0
 800070c:	f000 80f8 	beq.w	8000900 <EE_Init+0x248>
 8000710:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000714:	4293      	cmp	r3, r2
 8000716:	d050      	beq.n	80007ba <EE_Init+0x102>
 8000718:	e18d      	b.n	8000a36 <EE_Init+0x37e>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 800071a:	8c3b      	ldrh	r3, [r7, #32]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d116      	bne.n	800074e <EE_Init+0x96>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000720:	4890      	ldr	r0, [pc, #576]	; (8000964 <EE_Init+0x2ac>)
 8000722:	f000 f9a9 	bl	8000a78 <EE_VerifyPageFullyErased>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	f040 818e 	bne.w	8000a4a <EE_Init+0x392>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800072e:	f107 0214 	add.w	r2, r7, #20
 8000732:	463b      	mov	r3, r7
 8000734:	4611      	mov	r1, r2
 8000736:	4618      	mov	r0, r3
 8000738:	f004 fd42 	bl	80051c0 <HAL_FLASHEx_Erase>
 800073c:	4603      	mov	r3, r0
 800073e:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000740:	7efb      	ldrb	r3, [r7, #27]
 8000742:	2b00      	cmp	r3, #0
 8000744:	f000 8181 	beq.w	8000a4a <EE_Init+0x392>
          {
            return FlashStatus;
 8000748:	7efb      	ldrb	r3, [r7, #27]
 800074a:	b29b      	uxth	r3, r3
 800074c:	e185      	b.n	8000a5a <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 800074e:	8c3b      	ldrh	r3, [r7, #32]
 8000750:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000754:	4293      	cmp	r3, r2
 8000756:	d125      	bne.n	80007a4 <EE_Init+0xec>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000758:	4882      	ldr	r0, [pc, #520]	; (8000964 <EE_Init+0x2ac>)
 800075a:	f000 f98d 	bl	8000a78 <EE_VerifyPageFullyErased>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d10e      	bne.n	8000782 <EE_Init+0xca>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000764:	f107 0214 	add.w	r2, r7, #20
 8000768:	463b      	mov	r3, r7
 800076a:	4611      	mov	r1, r2
 800076c:	4618      	mov	r0, r3
 800076e:	f004 fd27 	bl	80051c0 <HAL_FLASHEx_Erase>
 8000772:	4603      	mov	r3, r0
 8000774:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000776:	7efb      	ldrb	r3, [r7, #27]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d002      	beq.n	8000782 <EE_Init+0xca>
          {
            return FlashStatus;
 800077c:	7efb      	ldrb	r3, [r7, #27]
 800077e:	b29b      	uxth	r3, r3
 8000780:	e16b      	b.n	8000a5a <EE_Init+0x3a2>
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 8000782:	f04f 0200 	mov.w	r2, #0
 8000786:	f04f 0300 	mov.w	r3, #0
 800078a:	4977      	ldr	r1, [pc, #476]	; (8000968 <EE_Init+0x2b0>)
 800078c:	2001      	movs	r0, #1
 800078e:	f004 fb61 	bl	8004e54 <HAL_FLASH_Program>
 8000792:	4603      	mov	r3, r0
 8000794:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000796:	7efb      	ldrb	r3, [r7, #27]
 8000798:	2b00      	cmp	r3, #0
 800079a:	f000 8156 	beq.w	8000a4a <EE_Init+0x392>
        {
          return FlashStatus;
 800079e:	7efb      	ldrb	r3, [r7, #27]
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	e15a      	b.n	8000a5a <EE_Init+0x3a2>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 80007a4:	f000 f9fa 	bl	8000b9c <EE_Format>
 80007a8:	4603      	mov	r3, r0
 80007aa:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80007ac:	7efb      	ldrb	r3, [r7, #27]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	f000 814b 	beq.w	8000a4a <EE_Init+0x392>
        {
          return FlashStatus;
 80007b4:	7efb      	ldrb	r3, [r7, #27]
 80007b6:	b29b      	uxth	r3, r3
 80007b8:	e14f      	b.n	8000a5a <EE_Init+0x3a2>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 80007ba:	8c3b      	ldrh	r3, [r7, #32]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d163      	bne.n	8000888 <EE_Init+0x1d0>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80007c0:	2300      	movs	r3, #0
 80007c2:	84fb      	strh	r3, [r7, #38]	; 0x26
 80007c4:	e030      	b.n	8000828 <EE_Init+0x170>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 80007c6:	4b69      	ldr	r3, [pc, #420]	; (800096c <EE_Init+0x2b4>)
 80007c8:	881b      	ldrh	r3, [r3, #0]
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80007ce:	4968      	ldr	r1, [pc, #416]	; (8000970 <EE_Init+0x2b8>)
 80007d0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80007d4:	429a      	cmp	r2, r3
 80007d6:	d101      	bne.n	80007dc <EE_Init+0x124>
          {
            x = VarIdx;
 80007d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80007da:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (VarIdx != x)
 80007dc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80007de:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80007e2:	429a      	cmp	r2, r3
 80007e4:	d01d      	beq.n	8000822 <EE_Init+0x16a>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 80007e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80007e8:	4a61      	ldr	r2, [pc, #388]	; (8000970 <EE_Init+0x2b8>)
 80007ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007ee:	4961      	ldr	r1, [pc, #388]	; (8000974 <EE_Init+0x2bc>)
 80007f0:	4618      	mov	r0, r3
 80007f2:	f000 f967 	bl	8000ac4 <EE_ReadVariable>
 80007f6:	4603      	mov	r3, r0
 80007f8:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 80007fa:	8bbb      	ldrh	r3, [r7, #28]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d010      	beq.n	8000822 <EE_Init+0x16a>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8000800:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000802:	4a5b      	ldr	r2, [pc, #364]	; (8000970 <EE_Init+0x2b8>)
 8000804:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000808:	4a5a      	ldr	r2, [pc, #360]	; (8000974 <EE_Init+0x2bc>)
 800080a:	8812      	ldrh	r2, [r2, #0]
 800080c:	4611      	mov	r1, r2
 800080e:	4618      	mov	r0, r3
 8000810:	f000 fa5c 	bl	8000ccc <EE_VerifyPageFullWriteVariable>
 8000814:	4603      	mov	r3, r0
 8000816:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8000818:	8bfb      	ldrh	r3, [r7, #30]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <EE_Init+0x16a>
              {
                return EepromStatus;
 800081e:	8bfb      	ldrh	r3, [r7, #30]
 8000820:	e11b      	b.n	8000a5a <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8000822:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000824:	3301      	adds	r3, #1
 8000826:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000828:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800082a:	2b03      	cmp	r3, #3
 800082c:	d9cb      	bls.n	80007c6 <EE_Init+0x10e>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 800082e:	f04f 0200 	mov.w	r2, #0
 8000832:	f04f 0300 	mov.w	r3, #0
 8000836:	494b      	ldr	r1, [pc, #300]	; (8000964 <EE_Init+0x2ac>)
 8000838:	2001      	movs	r0, #1
 800083a:	f004 fb0b 	bl	8004e54 <HAL_FLASH_Program>
 800083e:	4603      	mov	r3, r0
 8000840:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000842:	7efb      	ldrb	r3, [r7, #27]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d002      	beq.n	800084e <EE_Init+0x196>
        {
          return FlashStatus;
 8000848:	7efb      	ldrb	r3, [r7, #27]
 800084a:	b29b      	uxth	r3, r3
 800084c:	e105      	b.n	8000a5a <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE1_ID;
 800084e:	2303      	movs	r3, #3
 8000850:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8000852:	2301      	movs	r3, #1
 8000854:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000856:	2302      	movs	r3, #2
 8000858:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 800085a:	4843      	ldr	r0, [pc, #268]	; (8000968 <EE_Init+0x2b0>)
 800085c:	f000 f90c 	bl	8000a78 <EE_VerifyPageFullyErased>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	f040 80f3 	bne.w	8000a4e <EE_Init+0x396>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000868:	f107 0214 	add.w	r2, r7, #20
 800086c:	463b      	mov	r3, r7
 800086e:	4611      	mov	r1, r2
 8000870:	4618      	mov	r0, r3
 8000872:	f004 fca5 	bl	80051c0 <HAL_FLASHEx_Erase>
 8000876:	4603      	mov	r3, r0
 8000878:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 800087a:	7efb      	ldrb	r3, [r7, #27]
 800087c:	2b00      	cmp	r3, #0
 800087e:	f000 80e6 	beq.w	8000a4e <EE_Init+0x396>
          {
            return FlashStatus;
 8000882:	7efb      	ldrb	r3, [r7, #27]
 8000884:	b29b      	uxth	r3, r3
 8000886:	e0e8      	b.n	8000a5a <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 8000888:	8c3b      	ldrh	r3, [r7, #32]
 800088a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800088e:	4293      	cmp	r3, r2
 8000890:	d12b      	bne.n	80008ea <EE_Init+0x232>
      {
        pEraseInit.Sector = PAGE1_ID;
 8000892:	2303      	movs	r3, #3
 8000894:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8000896:	2301      	movs	r3, #1
 8000898:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800089a:	2302      	movs	r3, #2
 800089c:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 800089e:	4832      	ldr	r0, [pc, #200]	; (8000968 <EE_Init+0x2b0>)
 80008a0:	f000 f8ea 	bl	8000a78 <EE_VerifyPageFullyErased>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d10e      	bne.n	80008c8 <EE_Init+0x210>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80008aa:	f107 0214 	add.w	r2, r7, #20
 80008ae:	463b      	mov	r3, r7
 80008b0:	4611      	mov	r1, r2
 80008b2:	4618      	mov	r0, r3
 80008b4:	f004 fc84 	bl	80051c0 <HAL_FLASHEx_Erase>
 80008b8:	4603      	mov	r3, r0
 80008ba:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 80008bc:	7efb      	ldrb	r3, [r7, #27]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d002      	beq.n	80008c8 <EE_Init+0x210>
          {
            return FlashStatus;
 80008c2:	7efb      	ldrb	r3, [r7, #27]
 80008c4:	b29b      	uxth	r3, r3
 80008c6:	e0c8      	b.n	8000a5a <EE_Init+0x3a2>
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 80008c8:	f04f 0200 	mov.w	r2, #0
 80008cc:	f04f 0300 	mov.w	r3, #0
 80008d0:	4924      	ldr	r1, [pc, #144]	; (8000964 <EE_Init+0x2ac>)
 80008d2:	2001      	movs	r0, #1
 80008d4:	f004 fabe 	bl	8004e54 <HAL_FLASH_Program>
 80008d8:	4603      	mov	r3, r0
 80008da:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80008dc:	7efb      	ldrb	r3, [r7, #27]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	f000 80b5 	beq.w	8000a4e <EE_Init+0x396>
        {
          return FlashStatus;
 80008e4:	7efb      	ldrb	r3, [r7, #27]
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	e0b7      	b.n	8000a5a <EE_Init+0x3a2>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 80008ea:	f000 f957 	bl	8000b9c <EE_Format>
 80008ee:	4603      	mov	r3, r0
 80008f0:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80008f2:	7efb      	ldrb	r3, [r7, #27]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	f000 80aa 	beq.w	8000a4e <EE_Init+0x396>
        {
          return FlashStatus;
 80008fa:	7efb      	ldrb	r3, [r7, #27]
 80008fc:	b29b      	uxth	r3, r3
 80008fe:	e0ac      	b.n	8000a5a <EE_Init+0x3a2>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8000900:	8c3b      	ldrh	r3, [r7, #32]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d10a      	bne.n	800091c <EE_Init+0x264>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8000906:	f000 f949 	bl	8000b9c <EE_Format>
 800090a:	4603      	mov	r3, r0
 800090c:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 800090e:	7efb      	ldrb	r3, [r7, #27]
 8000910:	2b00      	cmp	r3, #0
 8000912:	f000 809e 	beq.w	8000a52 <EE_Init+0x39a>
        {
          return FlashStatus;
 8000916:	7efb      	ldrb	r3, [r7, #27]
 8000918:	b29b      	uxth	r3, r3
 800091a:	e09e      	b.n	8000a5a <EE_Init+0x3a2>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 800091c:	8c3b      	ldrh	r3, [r7, #32]
 800091e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000922:	4293      	cmp	r3, r2
 8000924:	d11b      	bne.n	800095e <EE_Init+0x2a6>
      {
        pEraseInit.Sector = PAGE1_ID;
 8000926:	2303      	movs	r3, #3
 8000928:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 800092a:	2301      	movs	r3, #1
 800092c:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800092e:	2302      	movs	r3, #2
 8000930:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000932:	480d      	ldr	r0, [pc, #52]	; (8000968 <EE_Init+0x2b0>)
 8000934:	f000 f8a0 	bl	8000a78 <EE_VerifyPageFullyErased>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	f040 8089 	bne.w	8000a52 <EE_Init+0x39a>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000940:	f107 0214 	add.w	r2, r7, #20
 8000944:	463b      	mov	r3, r7
 8000946:	4611      	mov	r1, r2
 8000948:	4618      	mov	r0, r3
 800094a:	f004 fc39 	bl	80051c0 <HAL_FLASHEx_Erase>
 800094e:	4603      	mov	r3, r0
 8000950:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000952:	7efb      	ldrb	r3, [r7, #27]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d07c      	beq.n	8000a52 <EE_Init+0x39a>
          {
            return FlashStatus;
 8000958:	7efb      	ldrb	r3, [r7, #27]
 800095a:	b29b      	uxth	r3, r3
 800095c:	e07d      	b.n	8000a5a <EE_Init+0x3a2>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 800095e:	2300      	movs	r3, #0
 8000960:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000962:	e03a      	b.n	80009da <EE_Init+0x322>
 8000964:	08078000 	.word	0x08078000
 8000968:	0807c000 	.word	0x0807c000
 800096c:	08078006 	.word	0x08078006
 8000970:	20000000 	.word	0x20000000
 8000974:	20000158 	.word	0x20000158
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8000978:	4b3a      	ldr	r3, [pc, #232]	; (8000a64 <EE_Init+0x3ac>)
 800097a:	881b      	ldrh	r3, [r3, #0]
 800097c:	b29a      	uxth	r2, r3
 800097e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000980:	4939      	ldr	r1, [pc, #228]	; (8000a68 <EE_Init+0x3b0>)
 8000982:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000986:	429a      	cmp	r2, r3
 8000988:	d101      	bne.n	800098e <EE_Init+0x2d6>
          {
            x = VarIdx;
 800098a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800098c:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (VarIdx != x)
 800098e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000990:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8000994:	429a      	cmp	r2, r3
 8000996:	d01d      	beq.n	80009d4 <EE_Init+0x31c>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8000998:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800099a:	4a33      	ldr	r2, [pc, #204]	; (8000a68 <EE_Init+0x3b0>)
 800099c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009a0:	4932      	ldr	r1, [pc, #200]	; (8000a6c <EE_Init+0x3b4>)
 80009a2:	4618      	mov	r0, r3
 80009a4:	f000 f88e 	bl	8000ac4 <EE_ReadVariable>
 80009a8:	4603      	mov	r3, r0
 80009aa:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 80009ac:	8bbb      	ldrh	r3, [r7, #28]
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d010      	beq.n	80009d4 <EE_Init+0x31c>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 80009b2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80009b4:	4a2c      	ldr	r2, [pc, #176]	; (8000a68 <EE_Init+0x3b0>)
 80009b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009ba:	4a2c      	ldr	r2, [pc, #176]	; (8000a6c <EE_Init+0x3b4>)
 80009bc:	8812      	ldrh	r2, [r2, #0]
 80009be:	4611      	mov	r1, r2
 80009c0:	4618      	mov	r0, r3
 80009c2:	f000 f983 	bl	8000ccc <EE_VerifyPageFullWriteVariable>
 80009c6:	4603      	mov	r3, r0
 80009c8:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 80009ca:	8bfb      	ldrh	r3, [r7, #30]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <EE_Init+0x31c>
              {
                return EepromStatus;
 80009d0:	8bfb      	ldrh	r3, [r7, #30]
 80009d2:	e042      	b.n	8000a5a <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80009d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80009d6:	3301      	adds	r3, #1
 80009d8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80009da:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80009dc:	2b03      	cmp	r3, #3
 80009de:	d9cb      	bls.n	8000978 <EE_Init+0x2c0>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);        
 80009e0:	f04f 0200 	mov.w	r2, #0
 80009e4:	f04f 0300 	mov.w	r3, #0
 80009e8:	4921      	ldr	r1, [pc, #132]	; (8000a70 <EE_Init+0x3b8>)
 80009ea:	2001      	movs	r0, #1
 80009ec:	f004 fa32 	bl	8004e54 <HAL_FLASH_Program>
 80009f0:	4603      	mov	r3, r0
 80009f2:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80009f4:	7efb      	ldrb	r3, [r7, #27]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d002      	beq.n	8000a00 <EE_Init+0x348>
        {
          return FlashStatus;
 80009fa:	7efb      	ldrb	r3, [r7, #27]
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	e02c      	b.n	8000a5a <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE0_ID;
 8000a00:	2302      	movs	r3, #2
 8000a02:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8000a04:	2301      	movs	r3, #1
 8000a06:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000a0c:	4819      	ldr	r0, [pc, #100]	; (8000a74 <EE_Init+0x3bc>)
 8000a0e:	f000 f833 	bl	8000a78 <EE_VerifyPageFullyErased>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d11c      	bne.n	8000a52 <EE_Init+0x39a>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000a18:	f107 0214 	add.w	r2, r7, #20
 8000a1c:	463b      	mov	r3, r7
 8000a1e:	4611      	mov	r1, r2
 8000a20:	4618      	mov	r0, r3
 8000a22:	f004 fbcd 	bl	80051c0 <HAL_FLASHEx_Erase>
 8000a26:	4603      	mov	r3, r0
 8000a28:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000a2a:	7efb      	ldrb	r3, [r7, #27]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d010      	beq.n	8000a52 <EE_Init+0x39a>
          {
            return FlashStatus;
 8000a30:	7efb      	ldrb	r3, [r7, #27]
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	e011      	b.n	8000a5a <EE_Init+0x3a2>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 8000a36:	f000 f8b1 	bl	8000b9c <EE_Format>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8000a3e:	7efb      	ldrb	r3, [r7, #27]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d008      	beq.n	8000a56 <EE_Init+0x39e>
      {
        return FlashStatus;
 8000a44:	7efb      	ldrb	r3, [r7, #27]
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	e007      	b.n	8000a5a <EE_Init+0x3a2>
      break;
 8000a4a:	bf00      	nop
 8000a4c:	e004      	b.n	8000a58 <EE_Init+0x3a0>
      break;
 8000a4e:	bf00      	nop
 8000a50:	e002      	b.n	8000a58 <EE_Init+0x3a0>
      break;
 8000a52:	bf00      	nop
 8000a54:	e000      	b.n	8000a58 <EE_Init+0x3a0>
      }
      break;
 8000a56:	bf00      	nop
  }

  return HAL_OK;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3728      	adds	r7, #40	; 0x28
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	0807c006 	.word	0x0807c006
 8000a68:	20000000 	.word	0x20000000
 8000a6c:	20000158 	.word	0x20000158
 8000a70:	0807c000 	.word	0x0807c000
 8000a74:	08078000 	.word	0x08078000

08000a78 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  uint32_t ReadStatus = 1;
 8000a80:	2301      	movs	r3, #1
 8000a82:	60fb      	str	r3, [r7, #12]
  uint16_t AddressValue = 0x5555;
 8000a84:	f245 5355 	movw	r3, #21845	; 0x5555
 8000a88:	817b      	strh	r3, [r7, #10]
    
  /* Check each active page address starting from end */
  while (Address <= PAGE0_END_ADDRESS)
 8000a8a:	e00d      	b.n	8000aa8 <EE_VerifyPageFullyErased+0x30>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	881b      	ldrh	r3, [r3, #0]
 8000a90:	817b      	strh	r3, [r7, #10]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 8000a92:	897b      	ldrh	r3, [r7, #10]
 8000a94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d002      	beq.n	8000aa2 <EE_VerifyPageFullyErased+0x2a>
    {
      
      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]

      break;
 8000aa0:	e006      	b.n	8000ab0 <EE_VerifyPageFullyErased+0x38>
    }
    /* Next address location */
    Address = Address + 4;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	3304      	adds	r3, #4
 8000aa6:	607b      	str	r3, [r7, #4]
  while (Address <= PAGE0_END_ADDRESS)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4a05      	ldr	r2, [pc, #20]	; (8000ac0 <EE_VerifyPageFullyErased+0x48>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d3ed      	bcc.n	8000a8c <EE_VerifyPageFullyErased+0x14>
  }
  
  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	b29b      	uxth	r3, r3
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3714      	adds	r7, #20
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr
 8000ac0:	0807c000 	.word	0x0807c000

08000ac4 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	6039      	str	r1, [r7, #0]
 8000ace:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8000ad4:	f245 5355 	movw	r3, #21845	; 0x5555
 8000ad8:	81bb      	strh	r3, [r7, #12]
 8000ada:	2301      	movs	r3, #1
 8000adc:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 8000ade:	4b1c      	ldr	r3, [pc, #112]	; (8000b50 <EE_ReadVariable+0x8c>)
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	4b1b      	ldr	r3, [pc, #108]	; (8000b50 <EE_ReadVariable+0x8c>)
 8000ae4:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8000ae6:	2000      	movs	r0, #0
 8000ae8:	f000 f8aa 	bl	8000c40 <EE_FindValidPage>
 8000aec:	4603      	mov	r3, r0
 8000aee:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8000af0:	89fb      	ldrh	r3, [r7, #14]
 8000af2:	2bab      	cmp	r3, #171	; 0xab
 8000af4:	d101      	bne.n	8000afa <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 8000af6:	23ab      	movs	r3, #171	; 0xab
 8000af8:	e025      	b.n	8000b46 <EE_ReadVariable+0x82>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8000afa:	89fb      	ldrh	r3, [r7, #14]
 8000afc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8000b00:	331e      	adds	r3, #30
 8000b02:	039b      	lsls	r3, r3, #14
 8000b04:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8000b06:	89fb      	ldrh	r3, [r7, #14]
 8000b08:	3301      	adds	r3, #1
 8000b0a:	039a      	lsls	r2, r3, #14
 8000b0c:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <EE_ReadVariable+0x90>)
 8000b0e:	4413      	add	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 2))
 8000b12:	e012      	b.n	8000b3a <EE_ReadVariable+0x76>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	881b      	ldrh	r3, [r3, #0]
 8000b18:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 8000b1a:	89ba      	ldrh	r2, [r7, #12]
 8000b1c:	88fb      	ldrh	r3, [r7, #6]
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d108      	bne.n	8000b34 <EE_ReadVariable+0x70>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 2));
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	3b02      	subs	r3, #2
 8000b26:	881b      	ldrh	r3, [r3, #0]
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	82fb      	strh	r3, [r7, #22]

      break;
 8000b32:	e007      	b.n	8000b44 <EE_ReadVariable+0x80>
    }
    else
    {
      /* Next address location */
      Address = Address - 4;
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	3b04      	subs	r3, #4
 8000b38:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 2))
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	3302      	adds	r3, #2
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d8e7      	bhi.n	8000b14 <EE_ReadVariable+0x50>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 8000b44:	8afb      	ldrh	r3, [r7, #22]
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3718      	adds	r7, #24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	08078000 	.word	0x08078000
 8000b54:	08077ffe 	.word	0x08077ffe

08000b58 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	460a      	mov	r2, r1
 8000b62:	80fb      	strh	r3, [r7, #6]
 8000b64:	4613      	mov	r3, r2
 8000b66:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8000b6c:	88ba      	ldrh	r2, [r7, #4]
 8000b6e:	88fb      	ldrh	r3, [r7, #6]
 8000b70:	4611      	mov	r1, r2
 8000b72:	4618      	mov	r0, r3
 8000b74:	f000 f8aa 	bl	8000ccc <EE_VerifyPageFullWriteVariable>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 8000b7c:	89fb      	ldrh	r3, [r7, #14]
 8000b7e:	2b80      	cmp	r3, #128	; 0x80
 8000b80:	d107      	bne.n	8000b92 <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 8000b82:	88ba      	ldrh	r2, [r7, #4]
 8000b84:	88fb      	ldrh	r3, [r7, #6]
 8000b86:	4611      	mov	r1, r2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f000 f901 	bl	8000d90 <EE_PageTransfer>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 8000b92:	89fb      	ldrh	r3, [r7, #14]
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3710      	adds	r7, #16
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formatting
  */
static HAL_StatusTypeDef EE_Format(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b088      	sub	sp, #32
 8000ba0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	77fb      	strb	r3, [r7, #31]
  uint32_t SectorError = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef pEraseInit;

  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;  
 8000baa:	2300      	movs	r3, #0
 8000bac:	607b      	str	r3, [r7, #4]
  pEraseInit.Sector = PAGE0_ID;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	60fb      	str	r3, [r7, #12]
  pEraseInit.NbSectors = 1;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	613b      	str	r3, [r7, #16]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	617b      	str	r3, [r7, #20]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000bba:	481f      	ldr	r0, [pc, #124]	; (8000c38 <EE_Format+0x9c>)
 8000bbc:	f7ff ff5c 	bl	8000a78 <EE_VerifyPageFullyErased>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d10d      	bne.n	8000be2 <EE_Format+0x46>
  {
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8000bc6:	f107 0218 	add.w	r2, r7, #24
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	4611      	mov	r1, r2
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f004 faf6 	bl	80051c0 <HAL_FLASHEx_Erase>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8000bd8:	7ffb      	ldrb	r3, [r7, #31]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <EE_Format+0x46>
    {
      return FlashStatus;
 8000bde:	7ffb      	ldrb	r3, [r7, #31]
 8000be0:	e025      	b.n	8000c2e <EE_Format+0x92>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE); 
 8000be2:	f04f 0200 	mov.w	r2, #0
 8000be6:	f04f 0300 	mov.w	r3, #0
 8000bea:	4913      	ldr	r1, [pc, #76]	; (8000c38 <EE_Format+0x9c>)
 8000bec:	2001      	movs	r0, #1
 8000bee:	f004 f931 	bl	8004e54 <HAL_FLASH_Program>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	77fb      	strb	r3, [r7, #31]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8000bf6:	7ffb      	ldrb	r3, [r7, #31]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <EE_Format+0x64>
  {
    return FlashStatus;
 8000bfc:	7ffb      	ldrb	r3, [r7, #31]
 8000bfe:	e016      	b.n	8000c2e <EE_Format+0x92>
  }

  pEraseInit.Sector = PAGE1_ID;
 8000c00:	2303      	movs	r3, #3
 8000c02:	60fb      	str	r3, [r7, #12]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000c04:	480d      	ldr	r0, [pc, #52]	; (8000c3c <EE_Format+0xa0>)
 8000c06:	f7ff ff37 	bl	8000a78 <EE_VerifyPageFullyErased>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d10d      	bne.n	8000c2c <EE_Format+0x90>
  {  
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8000c10:	f107 0218 	add.w	r2, r7, #24
 8000c14:	1d3b      	adds	r3, r7, #4
 8000c16:	4611      	mov	r1, r2
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f004 fad1 	bl	80051c0 <HAL_FLASHEx_Erase>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8000c22:	7ffb      	ldrb	r3, [r7, #31]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <EE_Format+0x90>
    {
      return FlashStatus;
 8000c28:	7ffb      	ldrb	r3, [r7, #31]
 8000c2a:	e000      	b.n	8000c2e <EE_Format+0x92>
    }
  }
  
  return HAL_OK;
 8000c2c:	2300      	movs	r3, #0
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3720      	adds	r7, #32
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	08078000 	.word	0x08078000
 8000c3c:	0807c000 	.word	0x0807c000

08000c40 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8000c4a:	2306      	movs	r3, #6
 8000c4c:	81fb      	strh	r3, [r7, #14]
 8000c4e:	2306      	movs	r3, #6
 8000c50:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8000c52:	4b1c      	ldr	r3, [pc, #112]	; (8000cc4 <EE_FindValidPage+0x84>)
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8000c58:	4b1b      	ldr	r3, [pc, #108]	; (8000cc8 <EE_FindValidPage+0x88>)
 8000c5a:	881b      	ldrh	r3, [r3, #0]
 8000c5c:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d01b      	beq.n	8000c9c <EE_FindValidPage+0x5c>
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d125      	bne.n	8000cb4 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 8000c68:	89bb      	ldrh	r3, [r7, #12]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d108      	bne.n	8000c80 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 8000c6e:	89fb      	ldrh	r3, [r7, #14]
 8000c70:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d101      	bne.n	8000c7c <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8000c78:	2300      	movs	r3, #0
 8000c7a:	e01c      	b.n	8000cb6 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	e01a      	b.n	8000cb6 <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 8000c80:	89fb      	ldrh	r3, [r7, #14]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d108      	bne.n	8000c98 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 8000c86:	89bb      	ldrh	r3, [r7, #12]
 8000c88:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d101      	bne.n	8000c94 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8000c90:	2301      	movs	r3, #1
 8000c92:	e010      	b.n	8000cb6 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 8000c94:	2300      	movs	r3, #0
 8000c96:	e00e      	b.n	8000cb6 <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8000c98:	23ab      	movs	r3, #171	; 0xab
 8000c9a:	e00c      	b.n	8000cb6 <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 8000c9c:	89fb      	ldrh	r3, [r7, #14]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d101      	bne.n	8000ca6 <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e007      	b.n	8000cb6 <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 8000ca6:	89bb      	ldrh	r3, [r7, #12]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d101      	bne.n	8000cb0 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8000cac:	2301      	movs	r3, #1
 8000cae:	e002      	b.n	8000cb6 <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8000cb0:	23ab      	movs	r3, #171	; 0xab
 8000cb2:	e000      	b.n	8000cb6 <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8000cb4:	2300      	movs	r3, #0
  }
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3714      	adds	r7, #20
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	08078000 	.word	0x08078000
 8000cc8:	0807c000 	.word	0x0807c000

08000ccc <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8000ccc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000cd0:	b086      	sub	sp, #24
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	460a      	mov	r2, r1
 8000cd8:	80fb      	strh	r3, [r7, #6]
 8000cda:	4613      	mov	r3, r2
 8000cdc:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	74fb      	strb	r3, [r7, #19]
  uint16_t ValidPage = PAGE0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	823b      	strh	r3, [r7, #16]
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 8000ce6:	4b27      	ldr	r3, [pc, #156]	; (8000d84 <EE_VerifyPageFullWriteVariable+0xb8>)
 8000ce8:	617b      	str	r3, [r7, #20]
 8000cea:	4b27      	ldr	r3, [pc, #156]	; (8000d88 <EE_VerifyPageFullWriteVariable+0xbc>)
 8000cec:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 8000cee:	2001      	movs	r0, #1
 8000cf0:	f7ff ffa6 	bl	8000c40 <EE_FindValidPage>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	823b      	strh	r3, [r7, #16]
  
  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8000cf8:	8a3b      	ldrh	r3, [r7, #16]
 8000cfa:	2bab      	cmp	r3, #171	; 0xab
 8000cfc:	d101      	bne.n	8000d02 <EE_VerifyPageFullWriteVariable+0x36>
  {
    return  NO_VALID_PAGE;
 8000cfe:	23ab      	movs	r3, #171	; 0xab
 8000d00:	e03b      	b.n	8000d7a <EE_VerifyPageFullWriteVariable+0xae>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8000d02:	8a3b      	ldrh	r3, [r7, #16]
 8000d04:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8000d08:	331e      	adds	r3, #30
 8000d0a:	039b      	lsls	r3, r3, #14
 8000d0c:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 8000d0e:	8a3b      	ldrh	r3, [r7, #16]
 8000d10:	3301      	adds	r3, #1
 8000d12:	039a      	lsls	r2, r3, #14
 8000d14:	4b1d      	ldr	r3, [pc, #116]	; (8000d8c <EE_VerifyPageFullWriteVariable+0xc0>)
 8000d16:	4413      	add	r3, r2
 8000d18:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from beginning */
  while (Address < PageEndAddress)
 8000d1a:	e029      	b.n	8000d70 <EE_VerifyPageFullWriteVariable+0xa4>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d24:	d121      	bne.n	8000d6a <EE_VerifyPageFullWriteVariable+0x9e>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address, Data);       
 8000d26:	88bb      	ldrh	r3, [r7, #4]
 8000d28:	2200      	movs	r2, #0
 8000d2a:	461c      	mov	r4, r3
 8000d2c:	4615      	mov	r5, r2
 8000d2e:	4622      	mov	r2, r4
 8000d30:	462b      	mov	r3, r5
 8000d32:	6979      	ldr	r1, [r7, #20]
 8000d34:	2001      	movs	r0, #1
 8000d36:	f004 f88d 	bl	8004e54 <HAL_FLASH_Program>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8000d3e:	7cfb      	ldrb	r3, [r7, #19]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d002      	beq.n	8000d4a <EE_VerifyPageFullWriteVariable+0x7e>
      {
        return FlashStatus;
 8000d44:	7cfb      	ldrb	r3, [r7, #19]
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	e017      	b.n	8000d7a <EE_VerifyPageFullWriteVariable+0xae>
      }
      /* Set variable virtual address */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);       
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	1c99      	adds	r1, r3, #2
 8000d4e:	88fb      	ldrh	r3, [r7, #6]
 8000d50:	2200      	movs	r2, #0
 8000d52:	4698      	mov	r8, r3
 8000d54:	4691      	mov	r9, r2
 8000d56:	4642      	mov	r2, r8
 8000d58:	464b      	mov	r3, r9
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	f004 f87a 	bl	8004e54 <HAL_FLASH_Program>
 8000d60:	4603      	mov	r3, r0
 8000d62:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return FlashStatus;
 8000d64:	7cfb      	ldrb	r3, [r7, #19]
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	e007      	b.n	8000d7a <EE_VerifyPageFullWriteVariable+0xae>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	617b      	str	r3, [r7, #20]
  while (Address < PageEndAddress)
 8000d70:	697a      	ldr	r2, [r7, #20]
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d3d1      	bcc.n	8000d1c <EE_VerifyPageFullWriteVariable+0x50>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8000d78:	2380      	movs	r3, #128	; 0x80
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3718      	adds	r7, #24
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000d84:	08078000 	.word	0x08078000
 8000d88:	0807c000 	.word	0x0807c000
 8000d8c:	08077fff 	.word	0x08077fff

08000d90 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08c      	sub	sp, #48	; 0x30
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	460a      	mov	r2, r1
 8000d9a:	80fb      	strh	r3, [r7, #6]
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 8000da6:	4b54      	ldr	r3, [pc, #336]	; (8000ef8 <EE_PageTransfer+0x168>)
 8000da8:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint16_t OldPageId=0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000db2:	2300      	movs	r3, #0
 8000db4:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8000db6:	2300      	movs	r3, #0
 8000db8:	847b      	strh	r3, [r7, #34]	; 0x22
 8000dba:	2300      	movs	r3, #0
 8000dbc:	843b      	strh	r3, [r7, #32]
  uint32_t SectorError = 0;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
  FLASH_EraseInitTypeDef pEraseInit;

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	f7ff ff3c 	bl	8000c40 <EE_FindValidPage>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	84bb      	strh	r3, [r7, #36]	; 0x24

  if (ValidPage == PAGE1)       /* Page1 valid */
 8000dcc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d104      	bne.n	8000ddc <EE_PageTransfer+0x4c>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 8000dd2:	4b49      	ldr	r3, [pc, #292]	; (8000ef8 <EE_PageTransfer+0x168>)
 8000dd4:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE1_ID;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	857b      	strh	r3, [r7, #42]	; 0x2a
 8000dda:	e009      	b.n	8000df0 <EE_PageTransfer+0x60>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 8000ddc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d104      	bne.n	8000dec <EE_PageTransfer+0x5c>
  {
    /* New page address  where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 8000de2:	4b46      	ldr	r3, [pc, #280]	; (8000efc <EE_PageTransfer+0x16c>)
 8000de4:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE0_ID;
 8000de6:	2302      	movs	r3, #2
 8000de8:	857b      	strh	r3, [r7, #42]	; 0x2a
 8000dea:	e001      	b.n	8000df0 <EE_PageTransfer+0x60>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 8000dec:	23ab      	movs	r3, #171	; 0xab
 8000dee:	e07e      	b.n	8000eee <EE_PageTransfer+0x15e>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, RECEIVE_DATA);  
 8000df0:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	f004 f82a 	bl	8004e54 <HAL_FLASH_Program>
 8000e00:	4603      	mov	r3, r0
 8000e02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8000e06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d003      	beq.n	8000e16 <EE_PageTransfer+0x86>
  {
    return FlashStatus;
 8000e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	e06b      	b.n	8000eee <EE_PageTransfer+0x15e>
  }
  
  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8000e16:	88ba      	ldrh	r2, [r7, #4]
 8000e18:	88fb      	ldrh	r3, [r7, #6]
 8000e1a:	4611      	mov	r1, r2
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff ff55 	bl	8000ccc <EE_VerifyPageFullWriteVariable>
 8000e22:	4603      	mov	r3, r0
 8000e24:	847b      	strh	r3, [r7, #34]	; 0x22
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != HAL_OK)
 8000e26:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <EE_PageTransfer+0xa0>
  {
    return EepromStatus;
 8000e2c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e2e:	e05e      	b.n	8000eee <EE_PageTransfer+0x15e>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8000e30:	2300      	movs	r3, #0
 8000e32:	853b      	strh	r3, [r7, #40]	; 0x28
 8000e34:	e027      	b.n	8000e86 <EE_PageTransfer+0xf6>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 8000e36:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000e38:	4a31      	ldr	r2, [pc, #196]	; (8000f00 <EE_PageTransfer+0x170>)
 8000e3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e3e:	88fa      	ldrh	r2, [r7, #6]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d01d      	beq.n	8000e80 <EE_PageTransfer+0xf0>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8000e44:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000e46:	4a2e      	ldr	r2, [pc, #184]	; (8000f00 <EE_PageTransfer+0x170>)
 8000e48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e4c:	492d      	ldr	r1, [pc, #180]	; (8000f04 <EE_PageTransfer+0x174>)
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff fe38 	bl	8000ac4 <EE_ReadVariable>
 8000e54:	4603      	mov	r3, r0
 8000e56:	843b      	strh	r3, [r7, #32]
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 8000e58:	8c3b      	ldrh	r3, [r7, #32]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d010      	beq.n	8000e80 <EE_PageTransfer+0xf0>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8000e5e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000e60:	4a27      	ldr	r2, [pc, #156]	; (8000f00 <EE_PageTransfer+0x170>)
 8000e62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e66:	4a27      	ldr	r2, [pc, #156]	; (8000f04 <EE_PageTransfer+0x174>)
 8000e68:	8812      	ldrh	r2, [r2, #0]
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff ff2d 	bl	8000ccc <EE_VerifyPageFullWriteVariable>
 8000e72:	4603      	mov	r3, r0
 8000e74:	847b      	strh	r3, [r7, #34]	; 0x22
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != HAL_OK)
 8000e76:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <EE_PageTransfer+0xf0>
        {
          return EepromStatus;
 8000e7c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e7e:	e036      	b.n	8000eee <EE_PageTransfer+0x15e>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8000e80:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000e82:	3301      	adds	r3, #1
 8000e84:	853b      	strh	r3, [r7, #40]	; 0x28
 8000e86:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000e88:	2b03      	cmp	r3, #3
 8000e8a:	d9d4      	bls.n	8000e36 <EE_PageTransfer+0xa6>
        }
      }
    }
  }

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60bb      	str	r3, [r7, #8]
  pEraseInit.Sector = OldPageId;
 8000e90:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000e92:	613b      	str	r3, [r7, #16]
  pEraseInit.NbSectors = 1;
 8000e94:	2301      	movs	r3, #1
 8000e96:	617b      	str	r3, [r7, #20]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	61bb      	str	r3, [r7, #24]
  
  /* Erase the old Page: Set old Page status to ERASED status */
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);  
 8000e9c:	f107 021c 	add.w	r2, r7, #28
 8000ea0:	f107 0308 	add.w	r3, r7, #8
 8000ea4:	4611      	mov	r1, r2
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f004 f98a 	bl	80051c0 <HAL_FLASHEx_Erase>
 8000eac:	4603      	mov	r3, r0
 8000eae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8000eb2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d003      	beq.n	8000ec2 <EE_PageTransfer+0x132>
  {
    return FlashStatus;
 8000eba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	e015      	b.n	8000eee <EE_PageTransfer+0x15e>
  }

  /* Set new Page status to VALID_PAGE status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, VALID_PAGE);   
 8000ec2:	f04f 0200 	mov.w	r2, #0
 8000ec6:	f04f 0300 	mov.w	r3, #0
 8000eca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000ecc:	2001      	movs	r0, #1
 8000ece:	f003 ffc1 	bl	8004e54 <HAL_FLASH_Program>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8000ed8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d003      	beq.n	8000ee8 <EE_PageTransfer+0x158>
  {
    return FlashStatus;
 8000ee0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	e002      	b.n	8000eee <EE_PageTransfer+0x15e>
  }

  /* Return last operation flash status */
  return FlashStatus;
 8000ee8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000eec:	b29b      	uxth	r3, r3
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3730      	adds	r7, #48	; 0x30
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	08078000 	.word	0x08078000
 8000efc:	0807c000 	.word	0x0807c000
 8000f00:	20000000 	.word	0x20000000
 8000f04:	20000158 	.word	0x20000158

08000f08 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b088      	sub	sp, #32
 8000f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
 8000f1a:	611a      	str	r2, [r3, #16]
 8000f1c:	615a      	str	r2, [r3, #20]
 8000f1e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000f20:	4b1f      	ldr	r3, [pc, #124]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f22:	4a20      	ldr	r2, [pc, #128]	; (8000fa4 <MX_FMC_Init+0x9c>)
 8000f24:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000f26:	4b1e      	ldr	r3, [pc, #120]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000f2c:	4b1c      	ldr	r3, [pc, #112]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000f32:	4b1b      	ldr	r3, [pc, #108]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f34:	2204      	movs	r2, #4
 8000f36:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000f38:	4b19      	ldr	r3, [pc, #100]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f3a:	2210      	movs	r2, #16
 8000f3c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000f3e:	4b18      	ldr	r3, [pc, #96]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f40:	2240      	movs	r2, #64	; 0x40
 8000f42:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000f44:	4b16      	ldr	r3, [pc, #88]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f46:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000f4a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000f4c:	4b14      	ldr	r3, [pc, #80]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000f52:	4b13      	ldr	r3, [pc, #76]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f58:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000f5a:	4b11      	ldr	r3, [pc, #68]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000f60:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f66:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000f6c:	2307      	movs	r3, #7
 8000f6e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000f70:	2304      	movs	r3, #4
 8000f72:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000f74:	2307      	movs	r3, #7
 8000f76:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000f78:	2303      	movs	r3, #3
 8000f7a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000f80:	2302      	movs	r3, #2
 8000f82:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000f84:	1d3b      	adds	r3, r7, #4
 8000f86:	4619      	mov	r1, r3
 8000f88:	4805      	ldr	r0, [pc, #20]	; (8000fa0 <MX_FMC_Init+0x98>)
 8000f8a:	f008 f95d 	bl	8009248 <HAL_SDRAM_Init>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000f94:	f000 fe6e 	bl	8001c74 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000f98:	bf00      	nop
 8000f9a:	3720      	adds	r7, #32
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	2000015c 	.word	0x2000015c
 8000fa4:	a0000140 	.word	0xa0000140

08000fa8 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000fbc:	4b3b      	ldr	r3, [pc, #236]	; (80010ac <HAL_FMC_MspInit+0x104>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d16f      	bne.n	80010a4 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8000fc4:	4b39      	ldr	r3, [pc, #228]	; (80010ac <HAL_FMC_MspInit+0x104>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	603b      	str	r3, [r7, #0]
 8000fce:	4b38      	ldr	r3, [pc, #224]	; (80010b0 <HAL_FMC_MspInit+0x108>)
 8000fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fd2:	4a37      	ldr	r2, [pc, #220]	; (80010b0 <HAL_FMC_MspInit+0x108>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	6393      	str	r3, [r2, #56]	; 0x38
 8000fda:	4b35      	ldr	r3, [pc, #212]	; (80010b0 <HAL_FMC_MspInit+0x108>)
 8000fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	603b      	str	r3, [r7, #0]
 8000fe4:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8000fe6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000fea:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fec:	2302      	movs	r3, #2
 8000fee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ff8:	230c      	movs	r3, #12
 8000ffa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ffc:	1d3b      	adds	r3, r7, #4
 8000ffe:	4619      	mov	r1, r3
 8001000:	482c      	ldr	r0, [pc, #176]	; (80010b4 <HAL_FMC_MspInit+0x10c>)
 8001002:	f004 fa1d 	bl	8005440 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001006:	2301      	movs	r3, #1
 8001008:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	2302      	movs	r3, #2
 800100c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001012:	2303      	movs	r3, #3
 8001014:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001016:	230c      	movs	r3, #12
 8001018:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	4619      	mov	r1, r3
 800101e:	4826      	ldr	r0, [pc, #152]	; (80010b8 <HAL_FMC_MspInit+0x110>)
 8001020:	f004 fa0e 	bl	8005440 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001024:	f248 1333 	movw	r3, #33075	; 0x8133
 8001028:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102a:	2302      	movs	r3, #2
 800102c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001032:	2303      	movs	r3, #3
 8001034:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001036:	230c      	movs	r3, #12
 8001038:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800103a:	1d3b      	adds	r3, r7, #4
 800103c:	4619      	mov	r1, r3
 800103e:	481f      	ldr	r0, [pc, #124]	; (80010bc <HAL_FMC_MspInit+0x114>)
 8001040:	f004 f9fe 	bl	8005440 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001044:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001048:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104a:	2302      	movs	r3, #2
 800104c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001052:	2303      	movs	r3, #3
 8001054:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001056:	230c      	movs	r3, #12
 8001058:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	4619      	mov	r1, r3
 800105e:	4818      	ldr	r0, [pc, #96]	; (80010c0 <HAL_FMC_MspInit+0x118>)
 8001060:	f004 f9ee 	bl	8005440 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001064:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001068:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106a:	2302      	movs	r3, #2
 800106c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001072:	2303      	movs	r3, #3
 8001074:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001076:	230c      	movs	r3, #12
 8001078:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800107a:	1d3b      	adds	r3, r7, #4
 800107c:	4619      	mov	r1, r3
 800107e:	4811      	ldr	r0, [pc, #68]	; (80010c4 <HAL_FMC_MspInit+0x11c>)
 8001080:	f004 f9de 	bl	8005440 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001084:	2360      	movs	r3, #96	; 0x60
 8001086:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001088:	2302      	movs	r3, #2
 800108a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001090:	2303      	movs	r3, #3
 8001092:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001094:	230c      	movs	r3, #12
 8001096:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001098:	1d3b      	adds	r3, r7, #4
 800109a:	4619      	mov	r1, r3
 800109c:	480a      	ldr	r0, [pc, #40]	; (80010c8 <HAL_FMC_MspInit+0x120>)
 800109e:	f004 f9cf 	bl	8005440 <HAL_GPIO_Init>
 80010a2:	e000      	b.n	80010a6 <HAL_FMC_MspInit+0xfe>
    return;
 80010a4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20000190 	.word	0x20000190
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40021400 	.word	0x40021400
 80010b8:	40020800 	.word	0x40020800
 80010bc:	40021800 	.word	0x40021800
 80010c0:	40021000 	.word	0x40021000
 80010c4:	40020c00 	.word	0x40020c00
 80010c8:	40020400 	.word	0x40020400

080010cc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80010d4:	f7ff ff68 	bl	8000fa8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80010d8:	bf00      	nop
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08e      	sub	sp, #56	; 0x38
 80010e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 80010f2:	60da      	str	r2, [r3, #12]
 80010f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	623b      	str	r3, [r7, #32]
 80010fa:	4b85      	ldr	r3, [pc, #532]	; (8001310 <MX_GPIO_Init+0x230>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	4a84      	ldr	r2, [pc, #528]	; (8001310 <MX_GPIO_Init+0x230>)
 8001100:	f043 0304 	orr.w	r3, r3, #4
 8001104:	6313      	str	r3, [r2, #48]	; 0x30
 8001106:	4b82      	ldr	r3, [pc, #520]	; (8001310 <MX_GPIO_Init+0x230>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	f003 0304 	and.w	r3, r3, #4
 800110e:	623b      	str	r3, [r7, #32]
 8001110:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	61fb      	str	r3, [r7, #28]
 8001116:	4b7e      	ldr	r3, [pc, #504]	; (8001310 <MX_GPIO_Init+0x230>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4a7d      	ldr	r2, [pc, #500]	; (8001310 <MX_GPIO_Init+0x230>)
 800111c:	f043 0320 	orr.w	r3, r3, #32
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4b7b      	ldr	r3, [pc, #492]	; (8001310 <MX_GPIO_Init+0x230>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f003 0320 	and.w	r3, r3, #32
 800112a:	61fb      	str	r3, [r7, #28]
 800112c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	61bb      	str	r3, [r7, #24]
 8001132:	4b77      	ldr	r3, [pc, #476]	; (8001310 <MX_GPIO_Init+0x230>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	4a76      	ldr	r2, [pc, #472]	; (8001310 <MX_GPIO_Init+0x230>)
 8001138:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800113c:	6313      	str	r3, [r2, #48]	; 0x30
 800113e:	4b74      	ldr	r3, [pc, #464]	; (8001310 <MX_GPIO_Init+0x230>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001146:	61bb      	str	r3, [r7, #24]
 8001148:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	617b      	str	r3, [r7, #20]
 800114e:	4b70      	ldr	r3, [pc, #448]	; (8001310 <MX_GPIO_Init+0x230>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	4a6f      	ldr	r2, [pc, #444]	; (8001310 <MX_GPIO_Init+0x230>)
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	6313      	str	r3, [r2, #48]	; 0x30
 800115a:	4b6d      	ldr	r3, [pc, #436]	; (8001310 <MX_GPIO_Init+0x230>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	617b      	str	r3, [r7, #20]
 8001164:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	4b69      	ldr	r3, [pc, #420]	; (8001310 <MX_GPIO_Init+0x230>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	4a68      	ldr	r2, [pc, #416]	; (8001310 <MX_GPIO_Init+0x230>)
 8001170:	f043 0302 	orr.w	r3, r3, #2
 8001174:	6313      	str	r3, [r2, #48]	; 0x30
 8001176:	4b66      	ldr	r3, [pc, #408]	; (8001310 <MX_GPIO_Init+0x230>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	f003 0302 	and.w	r3, r3, #2
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	4b62      	ldr	r3, [pc, #392]	; (8001310 <MX_GPIO_Init+0x230>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	4a61      	ldr	r2, [pc, #388]	; (8001310 <MX_GPIO_Init+0x230>)
 800118c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001190:	6313      	str	r3, [r2, #48]	; 0x30
 8001192:	4b5f      	ldr	r3, [pc, #380]	; (8001310 <MX_GPIO_Init+0x230>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	4b5b      	ldr	r3, [pc, #364]	; (8001310 <MX_GPIO_Init+0x230>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	4a5a      	ldr	r2, [pc, #360]	; (8001310 <MX_GPIO_Init+0x230>)
 80011a8:	f043 0310 	orr.w	r3, r3, #16
 80011ac:	6313      	str	r3, [r2, #48]	; 0x30
 80011ae:	4b58      	ldr	r3, [pc, #352]	; (8001310 <MX_GPIO_Init+0x230>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	f003 0310 	and.w	r3, r3, #16
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	4b54      	ldr	r3, [pc, #336]	; (8001310 <MX_GPIO_Init+0x230>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	4a53      	ldr	r2, [pc, #332]	; (8001310 <MX_GPIO_Init+0x230>)
 80011c4:	f043 0308 	orr.w	r3, r3, #8
 80011c8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ca:	4b51      	ldr	r3, [pc, #324]	; (8001310 <MX_GPIO_Init+0x230>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	f003 0308 	and.w	r3, r3, #8
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2116      	movs	r1, #22
 80011da:	484e      	ldr	r0, [pc, #312]	; (8001314 <MX_GPIO_Init+0x234>)
 80011dc:	f004 fbe8 	bl	80059b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80011e0:	2200      	movs	r2, #0
 80011e2:	2180      	movs	r1, #128	; 0x80
 80011e4:	484c      	ldr	r0, [pc, #304]	; (8001318 <MX_GPIO_Init+0x238>)
 80011e6:	f004 fbe3 	bl	80059b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80011ea:	2200      	movs	r2, #0
 80011ec:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80011f0:	484a      	ldr	r0, [pc, #296]	; (800131c <MX_GPIO_Init+0x23c>)
 80011f2:	f004 fbdd 	bl	80059b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80011f6:	2200      	movs	r2, #0
 80011f8:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80011fc:	4848      	ldr	r0, [pc, #288]	; (8001320 <MX_GPIO_Init+0x240>)
 80011fe:	f004 fbd7 	bl	80059b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001202:	2316      	movs	r3, #22
 8001204:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001206:	2301      	movs	r3, #1
 8001208:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120e:	2300      	movs	r3, #0
 8001210:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001212:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001216:	4619      	mov	r1, r3
 8001218:	483e      	ldr	r0, [pc, #248]	; (8001314 <MX_GPIO_Init+0x234>)
 800121a:	f004 f911 	bl	8005440 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800121e:	2301      	movs	r3, #1
 8001220:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001222:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001226:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800122c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001230:	4619      	mov	r1, r3
 8001232:	4839      	ldr	r0, [pc, #228]	; (8001318 <MX_GPIO_Init+0x238>)
 8001234:	f004 f904 	bl	8005440 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8001238:	f248 0306 	movw	r3, #32774	; 0x8006
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800123e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001242:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800124c:	4619      	mov	r1, r3
 800124e:	4832      	ldr	r0, [pc, #200]	; (8001318 <MX_GPIO_Init+0x238>)
 8001250:	f004 f8f6 	bl	8005440 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001254:	2380      	movs	r3, #128	; 0x80
 8001256:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001258:	2301      	movs	r3, #1
 800125a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001260:	2300      	movs	r3, #0
 8001262:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001264:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001268:	4619      	mov	r1, r3
 800126a:	482b      	ldr	r0, [pc, #172]	; (8001318 <MX_GPIO_Init+0x238>)
 800126c:	f004 f8e8 	bl	8005440 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001270:	2320      	movs	r3, #32
 8001272:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001274:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001278:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800127e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001282:	4619      	mov	r1, r3
 8001284:	4823      	ldr	r0, [pc, #140]	; (8001314 <MX_GPIO_Init+0x234>)
 8001286:	f004 f8db 	bl	8005440 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800128a:	2304      	movs	r3, #4
 800128c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800128e:	2300      	movs	r3, #0
 8001290:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001296:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129a:	4619      	mov	r1, r3
 800129c:	4821      	ldr	r0, [pc, #132]	; (8001324 <MX_GPIO_Init+0x244>)
 800129e:	f004 f8cf 	bl	8005440 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 80012a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a8:	2300      	movs	r3, #0
 80012aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80012b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012b4:	4619      	mov	r1, r3
 80012b6:	4819      	ldr	r0, [pc, #100]	; (800131c <MX_GPIO_Init+0x23c>)
 80012b8:	f004 f8c2 	bl	8005440 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80012bc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80012c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c2:	2301      	movs	r3, #1
 80012c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ca:	2300      	movs	r3, #0
 80012cc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012d2:	4619      	mov	r1, r3
 80012d4:	4811      	ldr	r0, [pc, #68]	; (800131c <MX_GPIO_Init+0x23c>)
 80012d6:	f004 f8b3 	bl	8005440 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80012da:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80012de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e0:	2301      	movs	r3, #1
 80012e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e8:	2300      	movs	r3, #0
 80012ea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f0:	4619      	mov	r1, r3
 80012f2:	480b      	ldr	r0, [pc, #44]	; (8001320 <MX_GPIO_Init+0x240>)
 80012f4:	f004 f8a4 	bl	8005440 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80012f8:	2200      	movs	r2, #0
 80012fa:	2100      	movs	r1, #0
 80012fc:	2006      	movs	r0, #6
 80012fe:	f003 f919 	bl	8004534 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001302:	2006      	movs	r0, #6
 8001304:	f003 f932 	bl	800456c <HAL_NVIC_EnableIRQ>

}
 8001308:	bf00      	nop
 800130a:	3738      	adds	r7, #56	; 0x38
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40023800 	.word	0x40023800
 8001314:	40020800 	.word	0x40020800
 8001318:	40020000 	.word	0x40020000
 800131c:	40020c00 	.word	0x40020c00
 8001320:	40021800 	.word	0x40021800
 8001324:	40020400 	.word	0x40020400

08001328 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800132c:	4b1b      	ldr	r3, [pc, #108]	; (800139c <MX_I2C3_Init+0x74>)
 800132e:	4a1c      	ldr	r2, [pc, #112]	; (80013a0 <MX_I2C3_Init+0x78>)
 8001330:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001332:	4b1a      	ldr	r3, [pc, #104]	; (800139c <MX_I2C3_Init+0x74>)
 8001334:	4a1b      	ldr	r2, [pc, #108]	; (80013a4 <MX_I2C3_Init+0x7c>)
 8001336:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001338:	4b18      	ldr	r3, [pc, #96]	; (800139c <MX_I2C3_Init+0x74>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800133e:	4b17      	ldr	r3, [pc, #92]	; (800139c <MX_I2C3_Init+0x74>)
 8001340:	2200      	movs	r2, #0
 8001342:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001344:	4b15      	ldr	r3, [pc, #84]	; (800139c <MX_I2C3_Init+0x74>)
 8001346:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800134a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800134c:	4b13      	ldr	r3, [pc, #76]	; (800139c <MX_I2C3_Init+0x74>)
 800134e:	2200      	movs	r2, #0
 8001350:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001352:	4b12      	ldr	r3, [pc, #72]	; (800139c <MX_I2C3_Init+0x74>)
 8001354:	2200      	movs	r2, #0
 8001356:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001358:	4b10      	ldr	r3, [pc, #64]	; (800139c <MX_I2C3_Init+0x74>)
 800135a:	2200      	movs	r2, #0
 800135c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800135e:	4b0f      	ldr	r3, [pc, #60]	; (800139c <MX_I2C3_Init+0x74>)
 8001360:	2200      	movs	r2, #0
 8001362:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001364:	480d      	ldr	r0, [pc, #52]	; (800139c <MX_I2C3_Init+0x74>)
 8001366:	f005 fd1f 	bl	8006da8 <HAL_I2C_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001370:	f000 fc80 	bl	8001c74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001374:	2100      	movs	r1, #0
 8001376:	4809      	ldr	r0, [pc, #36]	; (800139c <MX_I2C3_Init+0x74>)
 8001378:	f006 fd13 	bl	8007da2 <HAL_I2CEx_ConfigAnalogFilter>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001382:	f000 fc77 	bl	8001c74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001386:	2100      	movs	r1, #0
 8001388:	4804      	ldr	r0, [pc, #16]	; (800139c <MX_I2C3_Init+0x74>)
 800138a:	f006 fd46 	bl	8007e1a <HAL_I2CEx_ConfigDigitalFilter>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001394:	f000 fc6e 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000194 	.word	0x20000194
 80013a0:	40005c00 	.word	0x40005c00
 80013a4:	000186a0 	.word	0x000186a0

080013a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	; 0x28
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a29      	ldr	r2, [pc, #164]	; (800146c <HAL_I2C_MspInit+0xc4>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d14b      	bne.n	8001462 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	4b28      	ldr	r3, [pc, #160]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	4a27      	ldr	r2, [pc, #156]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 80013d4:	f043 0304 	orr.w	r3, r3, #4
 80013d8:	6313      	str	r3, [r2, #48]	; 0x30
 80013da:	4b25      	ldr	r3, [pc, #148]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	f003 0304 	and.w	r3, r3, #4
 80013e2:	613b      	str	r3, [r7, #16]
 80013e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	4b21      	ldr	r3, [pc, #132]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	4a20      	ldr	r2, [pc, #128]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6313      	str	r3, [r2, #48]	; 0x30
 80013f6:	4b1e      	ldr	r3, [pc, #120]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001402:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001408:	2312      	movs	r3, #18
 800140a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800140c:	2301      	movs	r3, #1
 800140e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001410:	2300      	movs	r3, #0
 8001412:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001414:	2304      	movs	r3, #4
 8001416:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001418:	f107 0314 	add.w	r3, r7, #20
 800141c:	4619      	mov	r1, r3
 800141e:	4815      	ldr	r0, [pc, #84]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 8001420:	f004 f80e 	bl	8005440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001424:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001428:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800142a:	2312      	movs	r3, #18
 800142c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800142e:	2301      	movs	r3, #1
 8001430:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2300      	movs	r3, #0
 8001434:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001436:	2304      	movs	r3, #4
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	4619      	mov	r1, r3
 8001440:	480d      	ldr	r0, [pc, #52]	; (8001478 <HAL_I2C_MspInit+0xd0>)
 8001442:	f003 fffd 	bl	8005440 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	60bb      	str	r3, [r7, #8]
 800144a:	4b09      	ldr	r3, [pc, #36]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 800144c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144e:	4a08      	ldr	r2, [pc, #32]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 8001450:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001454:	6413      	str	r3, [r2, #64]	; 0x40
 8001456:	4b06      	ldr	r3, [pc, #24]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 8001458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800145e:	60bb      	str	r3, [r7, #8]
 8001460:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001462:	bf00      	nop
 8001464:	3728      	adds	r7, #40	; 0x28
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40005c00 	.word	0x40005c00
 8001470:	40023800 	.word	0x40023800
 8001474:	40020800 	.word	0x40020800
 8001478:	40020000 	.word	0x40020000

0800147c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C3)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a0b      	ldr	r2, [pc, #44]	; (80014b8 <HAL_I2C_MspDeInit+0x3c>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d10f      	bne.n	80014ae <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 800148e:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <HAL_I2C_MspDeInit+0x40>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001492:	4a0a      	ldr	r2, [pc, #40]	; (80014bc <HAL_I2C_MspDeInit+0x40>)
 8001494:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001498:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(I2C3_SDA_GPIO_Port, I2C3_SDA_Pin);
 800149a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800149e:	4808      	ldr	r0, [pc, #32]	; (80014c0 <HAL_I2C_MspDeInit+0x44>)
 80014a0:	f004 f97a 	bl	8005798 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C3_SCL_GPIO_Port, I2C3_SCL_Pin);
 80014a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014a8:	4806      	ldr	r0, [pc, #24]	; (80014c4 <HAL_I2C_MspDeInit+0x48>)
 80014aa:	f004 f975 	bl	8005798 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40005c00 	.word	0x40005c00
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40020800 	.word	0x40020800
 80014c4:	40020000 	.word	0x40020000

080014c8 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b09a      	sub	sp, #104	; 0x68
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80014ce:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80014d2:	2234      	movs	r2, #52	; 0x34
 80014d4:	2100      	movs	r1, #0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f00a fa86 	bl	800b9e8 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80014dc:	463b      	mov	r3, r7
 80014de:	2234      	movs	r2, #52	; 0x34
 80014e0:	2100      	movs	r1, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f00a fa80 	bl	800b9e8 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80014e8:	4b4d      	ldr	r3, [pc, #308]	; (8001620 <MX_LTDC_Init+0x158>)
 80014ea:	4a4e      	ldr	r2, [pc, #312]	; (8001624 <MX_LTDC_Init+0x15c>)
 80014ec:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80014ee:	4b4c      	ldr	r3, [pc, #304]	; (8001620 <MX_LTDC_Init+0x158>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80014f4:	4b4a      	ldr	r3, [pc, #296]	; (8001620 <MX_LTDC_Init+0x158>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80014fa:	4b49      	ldr	r3, [pc, #292]	; (8001620 <MX_LTDC_Init+0x158>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001500:	4b47      	ldr	r3, [pc, #284]	; (8001620 <MX_LTDC_Init+0x158>)
 8001502:	2200      	movs	r2, #0
 8001504:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001506:	4b46      	ldr	r3, [pc, #280]	; (8001620 <MX_LTDC_Init+0x158>)
 8001508:	2207      	movs	r2, #7
 800150a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 800150c:	4b44      	ldr	r3, [pc, #272]	; (8001620 <MX_LTDC_Init+0x158>)
 800150e:	2203      	movs	r2, #3
 8001510:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001512:	4b43      	ldr	r3, [pc, #268]	; (8001620 <MX_LTDC_Init+0x158>)
 8001514:	220e      	movs	r2, #14
 8001516:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001518:	4b41      	ldr	r3, [pc, #260]	; (8001620 <MX_LTDC_Init+0x158>)
 800151a:	2205      	movs	r2, #5
 800151c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 334;
 800151e:	4b40      	ldr	r3, [pc, #256]	; (8001620 <MX_LTDC_Init+0x158>)
 8001520:	f44f 72a7 	mov.w	r2, #334	; 0x14e
 8001524:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 245;
 8001526:	4b3e      	ldr	r3, [pc, #248]	; (8001620 <MX_LTDC_Init+0x158>)
 8001528:	22f5      	movs	r2, #245	; 0xf5
 800152a:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 340;
 800152c:	4b3c      	ldr	r3, [pc, #240]	; (8001620 <MX_LTDC_Init+0x158>)
 800152e:	f44f 72aa 	mov.w	r2, #340	; 0x154
 8001532:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 247;
 8001534:	4b3a      	ldr	r3, [pc, #232]	; (8001620 <MX_LTDC_Init+0x158>)
 8001536:	22f7      	movs	r2, #247	; 0xf7
 8001538:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800153a:	4b39      	ldr	r3, [pc, #228]	; (8001620 <MX_LTDC_Init+0x158>)
 800153c:	2200      	movs	r2, #0
 800153e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001542:	4b37      	ldr	r3, [pc, #220]	; (8001620 <MX_LTDC_Init+0x158>)
 8001544:	2200      	movs	r2, #0
 8001546:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 800154a:	4b35      	ldr	r3, [pc, #212]	; (8001620 <MX_LTDC_Init+0x158>)
 800154c:	2200      	movs	r2, #0
 800154e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001552:	4833      	ldr	r0, [pc, #204]	; (8001620 <MX_LTDC_Init+0x158>)
 8001554:	f006 fca0 	bl	8007e98 <HAL_LTDC_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_LTDC_Init+0x9a>
  {
    Error_Handler();
 800155e:	f000 fb89 	bl	8001c74 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 800156a:	2300      	movs	r3, #0
 800156c:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001572:	2300      	movs	r3, #0
 8001574:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800157e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001582:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001584:	2305      	movs	r3, #5
 8001586:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 8001590:	2300      	movs	r3, #0
 8001592:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80015a6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80015aa:	2200      	movs	r2, #0
 80015ac:	4619      	mov	r1, r3
 80015ae:	481c      	ldr	r0, [pc, #112]	; (8001620 <MX_LTDC_Init+0x158>)
 80015b0:	f006 fd42 	bl	8008038 <HAL_LTDC_ConfigLayer>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_LTDC_Init+0xf6>
  {
    Error_Handler();
 80015ba:	f000 fb5b 	bl	8001c74 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80015be:	2300      	movs	r3, #0
 80015c0:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80015da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015de:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80015e0:	2305      	movs	r3, #5
 80015e2:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80015e4:	2300      	movs	r3, #0
 80015e6:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 80015ec:	2300      	movs	r3, #0
 80015ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 80015f0:	2300      	movs	r3, #0
 80015f2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001602:	463b      	mov	r3, r7
 8001604:	2201      	movs	r2, #1
 8001606:	4619      	mov	r1, r3
 8001608:	4805      	ldr	r0, [pc, #20]	; (8001620 <MX_LTDC_Init+0x158>)
 800160a:	f006 fd15 	bl	8008038 <HAL_LTDC_ConfigLayer>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_LTDC_Init+0x150>
  {
    Error_Handler();
 8001614:	f000 fb2e 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001618:	bf00      	nop
 800161a:	3768      	adds	r7, #104	; 0x68
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	200001e8 	.word	0x200001e8
 8001624:	40016800 	.word	0x40016800

08001628 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b09a      	sub	sp, #104	; 0x68
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001630:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
 800163e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001640:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001644:	2230      	movs	r2, #48	; 0x30
 8001646:	2100      	movs	r1, #0
 8001648:	4618      	mov	r0, r3
 800164a:	f00a f9cd 	bl	800b9e8 <memset>
  if(ltdcHandle->Instance==LTDC)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a81      	ldr	r2, [pc, #516]	; (8001858 <HAL_LTDC_MspInit+0x230>)
 8001654:	4293      	cmp	r3, r2
 8001656:	f040 80fb 	bne.w	8001850 <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800165a:	2308      	movs	r3, #8
 800165c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800165e:	23c0      	movs	r3, #192	; 0xc0
 8001660:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001662:	2304      	movs	r3, #4
 8001664:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001666:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800166a:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800166c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001670:	4618      	mov	r0, r3
 8001672:	f007 fc29 	bl	8008ec8 <HAL_RCCEx_PeriphCLKConfig>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 800167c:	f000 fafa 	bl	8001c74 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001680:	2300      	movs	r3, #0
 8001682:	623b      	str	r3, [r7, #32]
 8001684:	4b75      	ldr	r3, [pc, #468]	; (800185c <HAL_LTDC_MspInit+0x234>)
 8001686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001688:	4a74      	ldr	r2, [pc, #464]	; (800185c <HAL_LTDC_MspInit+0x234>)
 800168a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800168e:	6453      	str	r3, [r2, #68]	; 0x44
 8001690:	4b72      	ldr	r3, [pc, #456]	; (800185c <HAL_LTDC_MspInit+0x234>)
 8001692:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001694:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001698:	623b      	str	r3, [r7, #32]
 800169a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800169c:	2300      	movs	r3, #0
 800169e:	61fb      	str	r3, [r7, #28]
 80016a0:	4b6e      	ldr	r3, [pc, #440]	; (800185c <HAL_LTDC_MspInit+0x234>)
 80016a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a4:	4a6d      	ldr	r2, [pc, #436]	; (800185c <HAL_LTDC_MspInit+0x234>)
 80016a6:	f043 0320 	orr.w	r3, r3, #32
 80016aa:	6313      	str	r3, [r2, #48]	; 0x30
 80016ac:	4b6b      	ldr	r3, [pc, #428]	; (800185c <HAL_LTDC_MspInit+0x234>)
 80016ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b0:	f003 0320 	and.w	r3, r3, #32
 80016b4:	61fb      	str	r3, [r7, #28]
 80016b6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b8:	2300      	movs	r3, #0
 80016ba:	61bb      	str	r3, [r7, #24]
 80016bc:	4b67      	ldr	r3, [pc, #412]	; (800185c <HAL_LTDC_MspInit+0x234>)
 80016be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c0:	4a66      	ldr	r2, [pc, #408]	; (800185c <HAL_LTDC_MspInit+0x234>)
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	6313      	str	r3, [r2, #48]	; 0x30
 80016c8:	4b64      	ldr	r3, [pc, #400]	; (800185c <HAL_LTDC_MspInit+0x234>)
 80016ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016cc:	f003 0301 	and.w	r3, r3, #1
 80016d0:	61bb      	str	r3, [r7, #24]
 80016d2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d4:	2300      	movs	r3, #0
 80016d6:	617b      	str	r3, [r7, #20]
 80016d8:	4b60      	ldr	r3, [pc, #384]	; (800185c <HAL_LTDC_MspInit+0x234>)
 80016da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016dc:	4a5f      	ldr	r2, [pc, #380]	; (800185c <HAL_LTDC_MspInit+0x234>)
 80016de:	f043 0302 	orr.w	r3, r3, #2
 80016e2:	6313      	str	r3, [r2, #48]	; 0x30
 80016e4:	4b5d      	ldr	r3, [pc, #372]	; (800185c <HAL_LTDC_MspInit+0x234>)
 80016e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e8:	f003 0302 	and.w	r3, r3, #2
 80016ec:	617b      	str	r3, [r7, #20]
 80016ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80016f0:	2300      	movs	r3, #0
 80016f2:	613b      	str	r3, [r7, #16]
 80016f4:	4b59      	ldr	r3, [pc, #356]	; (800185c <HAL_LTDC_MspInit+0x234>)
 80016f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f8:	4a58      	ldr	r2, [pc, #352]	; (800185c <HAL_LTDC_MspInit+0x234>)
 80016fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001700:	4b56      	ldr	r3, [pc, #344]	; (800185c <HAL_LTDC_MspInit+0x234>)
 8001702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001708:	613b      	str	r3, [r7, #16]
 800170a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800170c:	2300      	movs	r3, #0
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	4b52      	ldr	r3, [pc, #328]	; (800185c <HAL_LTDC_MspInit+0x234>)
 8001712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001714:	4a51      	ldr	r2, [pc, #324]	; (800185c <HAL_LTDC_MspInit+0x234>)
 8001716:	f043 0304 	orr.w	r3, r3, #4
 800171a:	6313      	str	r3, [r2, #48]	; 0x30
 800171c:	4b4f      	ldr	r3, [pc, #316]	; (800185c <HAL_LTDC_MspInit+0x234>)
 800171e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001720:	f003 0304 	and.w	r3, r3, #4
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001728:	2300      	movs	r3, #0
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	4b4b      	ldr	r3, [pc, #300]	; (800185c <HAL_LTDC_MspInit+0x234>)
 800172e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001730:	4a4a      	ldr	r2, [pc, #296]	; (800185c <HAL_LTDC_MspInit+0x234>)
 8001732:	f043 0308 	orr.w	r3, r3, #8
 8001736:	6313      	str	r3, [r2, #48]	; 0x30
 8001738:	4b48      	ldr	r3, [pc, #288]	; (800185c <HAL_LTDC_MspInit+0x234>)
 800173a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173c:	f003 0308 	and.w	r3, r3, #8
 8001740:	60bb      	str	r3, [r7, #8]
 8001742:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001744:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001748:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174a:	2302      	movs	r3, #2
 800174c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001752:	2300      	movs	r3, #0
 8001754:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001756:	230e      	movs	r3, #14
 8001758:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800175a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800175e:	4619      	mov	r1, r3
 8001760:	483f      	ldr	r0, [pc, #252]	; (8001860 <HAL_LTDC_MspInit+0x238>)
 8001762:	f003 fe6d 	bl	8005440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001766:	f641 0358 	movw	r3, #6232	; 0x1858
 800176a:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176c:	2302      	movs	r3, #2
 800176e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001774:	2300      	movs	r3, #0
 8001776:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001778:	230e      	movs	r3, #14
 800177a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001780:	4619      	mov	r1, r3
 8001782:	4838      	ldr	r0, [pc, #224]	; (8001864 <HAL_LTDC_MspInit+0x23c>)
 8001784:	f003 fe5c 	bl	8005440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001788:	2303      	movs	r3, #3
 800178a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178c:	2302      	movs	r3, #2
 800178e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2300      	movs	r3, #0
 8001796:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001798:	2309      	movs	r3, #9
 800179a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017a0:	4619      	mov	r1, r3
 80017a2:	4831      	ldr	r0, [pc, #196]	; (8001868 <HAL_LTDC_MspInit+0x240>)
 80017a4:	f003 fe4c 	bl	8005440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80017a8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80017ac:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ae:	2302      	movs	r3, #2
 80017b0:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017ba:	230e      	movs	r3, #14
 80017bc:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017be:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017c2:	4619      	mov	r1, r3
 80017c4:	4828      	ldr	r0, [pc, #160]	; (8001868 <HAL_LTDC_MspInit+0x240>)
 80017c6:	f003 fe3b 	bl	8005440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80017ca:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80017ce:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d0:	2302      	movs	r3, #2
 80017d2:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d8:	2300      	movs	r3, #0
 80017da:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017dc:	230e      	movs	r3, #14
 80017de:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017e0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017e4:	4619      	mov	r1, r3
 80017e6:	4821      	ldr	r0, [pc, #132]	; (800186c <HAL_LTDC_MspInit+0x244>)
 80017e8:	f003 fe2a 	bl	8005440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80017ec:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80017f0:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f2:	2302      	movs	r3, #2
 80017f4:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fa:	2300      	movs	r3, #0
 80017fc:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017fe:	230e      	movs	r3, #14
 8001800:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001802:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001806:	4619      	mov	r1, r3
 8001808:	4819      	ldr	r0, [pc, #100]	; (8001870 <HAL_LTDC_MspInit+0x248>)
 800180a:	f003 fe19 	bl	8005440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 800180e:	2348      	movs	r3, #72	; 0x48
 8001810:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001812:	2302      	movs	r3, #2
 8001814:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	2300      	movs	r3, #0
 8001818:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181a:	2300      	movs	r3, #0
 800181c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800181e:	230e      	movs	r3, #14
 8001820:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001822:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001826:	4619      	mov	r1, r3
 8001828:	4812      	ldr	r0, [pc, #72]	; (8001874 <HAL_LTDC_MspInit+0x24c>)
 800182a:	f003 fe09 	bl	8005440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800182e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001832:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001834:	2302      	movs	r3, #2
 8001836:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183c:	2300      	movs	r3, #0
 800183e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001840:	2309      	movs	r3, #9
 8001842:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001844:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001848:	4619      	mov	r1, r3
 800184a:	4808      	ldr	r0, [pc, #32]	; (800186c <HAL_LTDC_MspInit+0x244>)
 800184c:	f003 fdf8 	bl	8005440 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8001850:	bf00      	nop
 8001852:	3768      	adds	r7, #104	; 0x68
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	40016800 	.word	0x40016800
 800185c:	40023800 	.word	0x40023800
 8001860:	40021400 	.word	0x40021400
 8001864:	40020000 	.word	0x40020000
 8001868:	40020400 	.word	0x40020400
 800186c:	40021800 	.word	0x40021800
 8001870:	40020800 	.word	0x40020800
 8001874:	40020c00 	.word	0x40020c00

08001878 <Serial_Message>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Send a message over serial
void Serial_Message(char string[]) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart5, (uint8_t*)string, strlen((char*)string), 100);
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7fe fcb5 	bl	80001f0 <strlen>
 8001886:	4603      	mov	r3, r0
 8001888:	b29a      	uxth	r2, r3
 800188a:	2364      	movs	r3, #100	; 0x64
 800188c:	6879      	ldr	r1, [r7, #4]
 800188e:	4806      	ldr	r0, [pc, #24]	; (80018a8 <Serial_Message+0x30>)
 8001890:	f009 f819 	bl	800a8c6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart5, (uint8_t*)"\r\n", 2, 100);
 8001894:	2364      	movs	r3, #100	; 0x64
 8001896:	2202      	movs	r2, #2
 8001898:	4904      	ldr	r1, [pc, #16]	; (80018ac <Serial_Message+0x34>)
 800189a:	4803      	ldr	r0, [pc, #12]	; (80018a8 <Serial_Message+0x30>)
 800189c:	f009 f813 	bl	800a8c6 <HAL_UART_Transmit>
}
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	200003d8 	.word	0x200003d8
 80018ac:	0800c2ec 	.word	0x0800c2ec

080018b0 <Print_Int>:

void Print_Int(int x) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b088      	sub	sp, #32
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
	char string[24]; // Lazy assume integer is fewer than 24 digits
	sprintf(string, "%d", x);
 80018b8:	f107 0308 	add.w	r3, r7, #8
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	490d      	ldr	r1, [pc, #52]	; (80018f4 <Print_Int+0x44>)
 80018c0:	4618      	mov	r0, r3
 80018c2:	f00a f899 	bl	800b9f8 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t*)string, strlen(string), 100);
 80018c6:	f107 0308 	add.w	r3, r7, #8
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7fe fc90 	bl	80001f0 <strlen>
 80018d0:	4603      	mov	r3, r0
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	f107 0108 	add.w	r1, r7, #8
 80018d8:	2364      	movs	r3, #100	; 0x64
 80018da:	4807      	ldr	r0, [pc, #28]	; (80018f8 <Print_Int+0x48>)
 80018dc:	f008 fff3 	bl	800a8c6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart5, (uint8_t*)"\r\n", 2, 100);
 80018e0:	2364      	movs	r3, #100	; 0x64
 80018e2:	2202      	movs	r2, #2
 80018e4:	4905      	ldr	r1, [pc, #20]	; (80018fc <Print_Int+0x4c>)
 80018e6:	4804      	ldr	r0, [pc, #16]	; (80018f8 <Print_Int+0x48>)
 80018e8:	f008 ffed 	bl	800a8c6 <HAL_UART_Transmit>
}
 80018ec:	bf00      	nop
 80018ee:	3720      	adds	r7, #32
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	0800c2f0 	.word	0x0800c2f0
 80018f8:	200003d8 	.word	0x200003d8
 80018fc:	0800c2ec 	.word	0x0800c2ec

08001900 <HAL_GPIO_EXTI_Callback>:

// External-interrupt callback to toggle LD4 when user button is pressed
// Debounces by expecting a 10ms gap (or more) between valid presses
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	80fb      	strh	r3, [r7, #6]
	uint32_t button0_debounce_time_new = HAL_GetTick();
 800190a:	f002 fd2b 	bl	8004364 <HAL_GetTick>
 800190e:	60f8      	str	r0, [r7, #12]
	if ((button0_debounce_time_new-button0_debounce_time_old) >= DEBOUNCE_TIME_MS) {
 8001910:	4b08      	ldr	r3, [pc, #32]	; (8001934 <HAL_GPIO_EXTI_Callback+0x34>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	68fa      	ldr	r2, [r7, #12]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b09      	cmp	r3, #9
 800191a:	d907      	bls.n	800192c <HAL_GPIO_EXTI_Callback+0x2c>
		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 800191c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001920:	4805      	ldr	r0, [pc, #20]	; (8001938 <HAL_GPIO_EXTI_Callback+0x38>)
 8001922:	f004 f85e 	bl	80059e2 <HAL_GPIO_TogglePin>
		button0_debounce_time_old = button0_debounce_time_new;
 8001926:	4a03      	ldr	r2, [pc, #12]	; (8001934 <HAL_GPIO_EXTI_Callback+0x34>)
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	6013      	str	r3, [r2, #0]
	}
}
 800192c:	bf00      	nop
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000290 	.word	0x20000290
 8001938:	40021800 	.word	0x40021800

0800193c <WaitForPressedState>:
  * @brief  Wait For Pressed State
  * @param  Pressed: Pressed State
  * @retval None
  */
static void WaitForPressedState(uint8_t Pressed)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
  TS_StateTypeDef  State;

  do
  {
    BSP_TS_GetState(&State);
 8001946:	f107 030c 	add.w	r3, r7, #12
 800194a:	4618      	mov	r0, r3
 800194c:	f002 fc22 	bl	8004194 <BSP_TS_GetState>
    HAL_Delay(10);
 8001950:	200a      	movs	r0, #10
 8001952:	f002 fd13 	bl	800437c <HAL_Delay>
    if (State.TouchDetected == Pressed)
 8001956:	89ba      	ldrh	r2, [r7, #12]
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	b29b      	uxth	r3, r3
 800195c:	429a      	cmp	r2, r3
 800195e:	d1f2      	bne.n	8001946 <WaitForPressedState+0xa>
    {
      uint16_t TimeStart = HAL_GetTick();
 8001960:	f002 fd00 	bl	8004364 <HAL_GetTick>
 8001964:	4603      	mov	r3, r0
 8001966:	82fb      	strh	r3, [r7, #22]
      do {
        BSP_TS_GetState(&State);
 8001968:	f107 030c 	add.w	r3, r7, #12
 800196c:	4618      	mov	r0, r3
 800196e:	f002 fc11 	bl	8004194 <BSP_TS_GetState>
        HAL_Delay(10);
 8001972:	200a      	movs	r0, #10
 8001974:	f002 fd02 	bl	800437c <HAL_Delay>
        if (State.TouchDetected != Pressed)
 8001978:	89ba      	ldrh	r2, [r7, #12]
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	b29b      	uxth	r3, r3
 800197e:	429a      	cmp	r2, r3
 8001980:	d108      	bne.n	8001994 <WaitForPressedState+0x58>
        {
          break;
        } else if ((HAL_GetTick() - 100) > TimeStart)
 8001982:	f002 fcef 	bl	8004364 <HAL_GetTick>
 8001986:	4603      	mov	r3, r0
 8001988:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800198c:	8afb      	ldrh	r3, [r7, #22]
 800198e:	429a      	cmp	r2, r3
 8001990:	d802      	bhi.n	8001998 <WaitForPressedState+0x5c>
        BSP_TS_GetState(&State);
 8001992:	e7e9      	b.n	8001968 <WaitForPressedState+0x2c>
          break;
 8001994:	bf00      	nop
    BSP_TS_GetState(&State);
 8001996:	e7d6      	b.n	8001946 <WaitForPressedState+0xa>
        {
          return;
 8001998:	bf00      	nop
        }
      } while (1);
    }
  } while (1);
}
 800199a:	3718      	adds	r7, #24
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019a0:	b590      	push	{r4, r7, lr}
 80019a2:	b087      	sub	sp, #28
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019a6:	f002 fca7 	bl	80042f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019aa:	f000 f8e5 	bl	8001b78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019ae:	f7ff fb97 	bl	80010e0 <MX_GPIO_Init>
  MX_CRC_Init();
 80019b2:	f7fe fdf7 	bl	80005a4 <MX_CRC_Init>
  MX_FMC_Init();
 80019b6:	f7ff faa7 	bl	8000f08 <MX_FMC_Init>
  MX_I2C3_Init();
 80019ba:	f7ff fcb5 	bl	8001328 <MX_I2C3_Init>
  MX_SPI5_Init();
 80019be:	f000 f967 	bl	8001c90 <MX_SPI5_Init>
  MX_TIM1_Init();
 80019c2:	f000 fb11 	bl	8001fe8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80019c6:	f000 fbf7 	bl	80021b8 <MX_USART1_UART_Init>
  MX_USB_OTG_HS_HCD_Init();
 80019ca:	f000 fcbf 	bl	800234c <MX_USB_OTG_HS_HCD_Init>
  MX_UART5_Init();
 80019ce:	f000 fbc9 	bl	8002164 <MX_UART5_Init>
  MX_TIM7_Init();
 80019d2:	f000 fb59 	bl	8002088 <MX_TIM7_Init>
  MX_DMA2D_Init();
 80019d6:	f7fe fe1b 	bl	8000610 <MX_DMA2D_Init>
  MX_LTDC_Init();
 80019da:	f7ff fd75 	bl	80014c8 <MX_LTDC_Init>
  /* USER CODE BEGIN 2 */

  Serial_Message("Device has turned on.\n");
 80019de:	4856      	ldr	r0, [pc, #344]	; (8001b38 <main+0x198>)
 80019e0:	f7ff ff4a 	bl	8001878 <Serial_Message>

  BSP_LCD_Init();
 80019e4:	f001 fd1a 	bl	800341c <BSP_LCD_Init>
  // Set up Layer 1 for white
  BSP_LCD_LayerDefaultInit(1, LCD_FRAME_BUFFER_LAYER1);
 80019e8:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80019ec:	2001      	movs	r0, #1
 80019ee:	f001 fd97 	bl	8003520 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(1);
 80019f2:	2001      	movs	r0, #1
 80019f4:	f001 fdf8 	bl	80035e8 <BSP_LCD_SelectLayer>
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 80019f8:	f04f 30ff 	mov.w	r0, #4294967295
 80019fc:	f001 fe86 	bl	800370c <BSP_LCD_Clear>
  BSP_LCD_SetColorKeying(1, LCD_COLOR_WHITE);
 8001a00:	f04f 31ff 	mov.w	r1, #4294967295
 8001a04:	2001      	movs	r0, #1
 8001a06:	f001 fe3d 	bl	8003684 <BSP_LCD_SetColorKeying>
  BSP_LCD_SetLayerVisible(1, DISABLE);
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	f001 fdfb 	bl	8003608 <BSP_LCD_SetLayerVisible>

  // Set up Layer 0
  BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER_LAYER0);
 8001a12:	494a      	ldr	r1, [pc, #296]	; (8001b3c <main+0x19c>)
 8001a14:	2000      	movs	r0, #0
 8001a16:	f001 fd83 	bl	8003520 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(0);
 8001a1a:	2000      	movs	r0, #0
 8001a1c:	f001 fde4 	bl	80035e8 <BSP_LCD_SelectLayer>

  BSP_LCD_DisplayOn();
 8001a20:	f001 ffb6 	bl	8003990 <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_BLUE);
 8001a24:	4846      	ldr	r0, [pc, #280]	; (8001b40 <main+0x1a0>)
 8001a26:	f001 fe71 	bl	800370c <BSP_LCD_Clear>
  BSP_LCD_DisplayStringAtLine(2, (uint8_t*)" Thank you ");
 8001a2a:	4946      	ldr	r1, [pc, #280]	; (8001b44 <main+0x1a4>)
 8001a2c:	2002      	movs	r0, #2
 8001a2e:	f001 ff97 	bl	8003960 <BSP_LCD_DisplayStringAtLine>
  BSP_LCD_DisplayStringAtLine(3, (uint8_t*)"  XXXXXX!  ");
 8001a32:	4945      	ldr	r1, [pc, #276]	; (8001b48 <main+0x1a8>)
 8001a34:	2003      	movs	r0, #3
 8001a36:	f001 ff93 	bl	8003960 <BSP_LCD_DisplayStringAtLine>

  // Touchscreen initialization
  // If no values for A1, A2, B1, B2 are stored in EEPROM, run the calibration
  // Else, go right into init things
  //Touchscreen_Calibration();
  BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8001a3a:	f001 fd59 	bl	80034f0 <BSP_LCD_GetXSize>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	b29c      	uxth	r4, r3
 8001a42:	f001 fd61 	bl	8003508 <BSP_LCD_GetYSize>
 8001a46:	4603      	mov	r3, r0
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4620      	mov	r0, r4
 8001a4e:	f002 fb67 	bl	8004120 <BSP_TS_Init>
  Serial_Message("LCD X dimension: ");
 8001a52:	483e      	ldr	r0, [pc, #248]	; (8001b4c <main+0x1ac>)
 8001a54:	f7ff ff10 	bl	8001878 <Serial_Message>
  Print_Int(BSP_LCD_GetXSize());
 8001a58:	f001 fd4a 	bl	80034f0 <BSP_LCD_GetXSize>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff ff26 	bl	80018b0 <Print_Int>
  Serial_Message("\n\nLCD Y dimension: ");
 8001a64:	483a      	ldr	r0, [pc, #232]	; (8001b50 <main+0x1b0>)
 8001a66:	f7ff ff07 	bl	8001878 <Serial_Message>
  Print_Int(BSP_LCD_GetYSize());
 8001a6a:	f001 fd4d 	bl	8003508 <BSP_LCD_GetYSize>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff ff1d 	bl	80018b0 <Print_Int>



  /* Unlock the Flash Program Erase controller */
  HAL_FLASH_Unlock();
 8001a76:	f003 fa41 	bl	8004efc <HAL_FLASH_Unlock>
  HAL_Delay(1000);
 8001a7a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a7e:	f002 fc7d 	bl	800437c <HAL_Delay>
  /* EEPROM Init */
  Serial_Message("EEPROM initializing...");
 8001a82:	4834      	ldr	r0, [pc, #208]	; (8001b54 <main+0x1b4>)
 8001a84:	f7ff fef8 	bl	8001878 <Serial_Message>
  if( EE_Init() != EE_OK)
 8001a88:	f7fe fe16 	bl	80006b8 <EE_Init>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <main+0xf6>
  {
    Error_Handler();
 8001a92:	f000 f8ef 	bl	8001c74 <Error_Handler>
  }
  Serial_Message("EEPROM initialized");
 8001a96:	4830      	ldr	r0, [pc, #192]	; (8001b58 <main+0x1b8>)
 8001a98:	f7ff feee 	bl	8001878 <Serial_Message>
//  if((EE_WriteVariable(VirtAddVarTab[0],  writeToEEPROM)) != HAL_OK)
//  {
//	Error_Handler();
//  }
  // Read that back
  if((EE_ReadVariable(VirtAddVarTab[0],  &VarDataTab[0])) != HAL_OK)
 8001a9c:	4b2f      	ldr	r3, [pc, #188]	; (8001b5c <main+0x1bc>)
 8001a9e:	881b      	ldrh	r3, [r3, #0]
 8001aa0:	492f      	ldr	r1, [pc, #188]	; (8001b60 <main+0x1c0>)
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff f80e 	bl	8000ac4 <EE_ReadVariable>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d002      	beq.n	8001ab4 <main+0x114>
  {
    Error_Handler();
 8001aae:	f000 f8e1 	bl	8001c74 <Error_Handler>
 8001ab2:	e00c      	b.n	8001ace <main+0x12e>
  } else {
	  Serial_Message("EEPROM read:");
 8001ab4:	482b      	ldr	r0, [pc, #172]	; (8001b64 <main+0x1c4>)
 8001ab6:	f7ff fedf 	bl	8001878 <Serial_Message>
	  writeToEEPROM = VarDataTab[0];
 8001aba:	4b29      	ldr	r3, [pc, #164]	; (8001b60 <main+0x1c0>)
 8001abc:	881b      	ldrh	r3, [r3, #0]
 8001abe:	82fb      	strh	r3, [r7, #22]
	  Print_Int(writeToEEPROM);
 8001ac0:	8afb      	ldrh	r3, [r7, #22]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff fef4 	bl	80018b0 <Print_Int>
	  writeToEEPROM++;
 8001ac8:	8afb      	ldrh	r3, [r7, #22]
 8001aca:	3301      	adds	r3, #1
 8001acc:	82fb      	strh	r3, [r7, #22]
  }

  Settings barf;
  barf.x0 = 4;
 8001ace:	2304      	movs	r3, #4
 8001ad0:	603b      	str	r3, [r7, #0]
  Print_Int(barf.x0);
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff feeb 	bl	80018b0 <Print_Int>

  // Write something to EEPROM
  if((EE_WriteVariable(VirtAddVarTab[0],  writeToEEPROM)) != HAL_OK)
 8001ada:	4b20      	ldr	r3, [pc, #128]	; (8001b5c <main+0x1bc>)
 8001adc:	881b      	ldrh	r3, [r3, #0]
 8001ade:	8afa      	ldrh	r2, [r7, #22]
 8001ae0:	4611      	mov	r1, r2
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff f838 	bl	8000b58 <EE_WriteVariable>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <main+0x152>
  {
	Error_Handler();
 8001aee:	f000 f8c1 	bl	8001c74 <Error_Handler>
  }
  Serial_Message("EEPROM written");
 8001af2:	481d      	ldr	r0, [pc, #116]	; (8001b68 <main+0x1c8>)
 8001af4:	f7ff fec0 	bl	8001878 <Serial_Message>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
//	HAL_Delay(700);
	  WaitForPressedState(1);
 8001af8:	2001      	movs	r0, #1
 8001afa:	f7ff ff1f 	bl	800193c <WaitForPressedState>

	  BSP_TS_GetState(&TS_State);
 8001afe:	481b      	ldr	r0, [pc, #108]	; (8001b6c <main+0x1cc>)
 8001b00:	f002 fb48 	bl	8004194 <BSP_TS_GetState>
	  int16_t x = TS_State.X;
 8001b04:	4b19      	ldr	r3, [pc, #100]	; (8001b6c <main+0x1cc>)
 8001b06:	885b      	ldrh	r3, [r3, #2]
 8001b08:	82bb      	strh	r3, [r7, #20]
	  int16_t y = TS_State.Y;
 8001b0a:	4b18      	ldr	r3, [pc, #96]	; (8001b6c <main+0x1cc>)
 8001b0c:	889b      	ldrh	r3, [r3, #4]
 8001b0e:	827b      	strh	r3, [r7, #18]
	  Serial_Message("Touch X coordinate: ");
 8001b10:	4817      	ldr	r0, [pc, #92]	; (8001b70 <main+0x1d0>)
 8001b12:	f7ff feb1 	bl	8001878 <Serial_Message>
	  Print_Int(x);
 8001b16:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff fec8 	bl	80018b0 <Print_Int>
	  Serial_Message("\n\nTouch Y coordinate: ");
 8001b20:	4814      	ldr	r0, [pc, #80]	; (8001b74 <main+0x1d4>)
 8001b22:	f7ff fea9 	bl	8001878 <Serial_Message>
	  Print_Int(y);
 8001b26:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff fec0 	bl	80018b0 <Print_Int>

	  /* Wait until touch is released */
	  WaitForPressedState(0);
 8001b30:	2000      	movs	r0, #0
 8001b32:	f7ff ff03 	bl	800193c <WaitForPressedState>
  {
 8001b36:	e7df      	b.n	8001af8 <main+0x158>
 8001b38:	0800c378 	.word	0x0800c378
 8001b3c:	d0130000 	.word	0xd0130000
 8001b40:	ff0000ff 	.word	0xff0000ff
 8001b44:	0800c390 	.word	0x0800c390
 8001b48:	0800c39c 	.word	0x0800c39c
 8001b4c:	0800c3a8 	.word	0x0800c3a8
 8001b50:	0800c3bc 	.word	0x0800c3bc
 8001b54:	0800c3d0 	.word	0x0800c3d0
 8001b58:	0800c3e8 	.word	0x0800c3e8
 8001b5c:	20000000 	.word	0x20000000
 8001b60:	2000029c 	.word	0x2000029c
 8001b64:	0800c3fc 	.word	0x0800c3fc
 8001b68:	0800c40c 	.word	0x0800c40c
 8001b6c:	20000294 	.word	0x20000294
 8001b70:	0800c41c 	.word	0x0800c41c
 8001b74:	0800c434 	.word	0x0800c434

08001b78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b094      	sub	sp, #80	; 0x50
 8001b7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b7e:	f107 0320 	add.w	r3, r7, #32
 8001b82:	2230      	movs	r2, #48	; 0x30
 8001b84:	2100      	movs	r1, #0
 8001b86:	4618      	mov	r0, r3
 8001b88:	f009 ff2e 	bl	800b9e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b8c:	f107 030c 	add.w	r3, r7, #12
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60bb      	str	r3, [r7, #8]
 8001ba0:	4b29      	ldr	r3, [pc, #164]	; (8001c48 <SystemClock_Config+0xd0>)
 8001ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba4:	4a28      	ldr	r2, [pc, #160]	; (8001c48 <SystemClock_Config+0xd0>)
 8001ba6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001baa:	6413      	str	r3, [r2, #64]	; 0x40
 8001bac:	4b26      	ldr	r3, [pc, #152]	; (8001c48 <SystemClock_Config+0xd0>)
 8001bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb4:	60bb      	str	r3, [r7, #8]
 8001bb6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001bb8:	2300      	movs	r3, #0
 8001bba:	607b      	str	r3, [r7, #4]
 8001bbc:	4b23      	ldr	r3, [pc, #140]	; (8001c4c <SystemClock_Config+0xd4>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001bc4:	4a21      	ldr	r2, [pc, #132]	; (8001c4c <SystemClock_Config+0xd4>)
 8001bc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bca:	6013      	str	r3, [r2, #0]
 8001bcc:	4b1f      	ldr	r3, [pc, #124]	; (8001c4c <SystemClock_Config+0xd4>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001bd4:	607b      	str	r3, [r7, #4]
 8001bd6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bdc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001be0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001be2:	2302      	movs	r3, #2
 8001be4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001be6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001bea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001bec:	2308      	movs	r3, #8
 8001bee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001bf0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001bf4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001bfa:	2307      	movs	r3, #7
 8001bfc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bfe:	f107 0320 	add.w	r3, r7, #32
 8001c02:	4618      	mov	r0, r3
 8001c04:	f006 fc96 	bl	8008534 <HAL_RCC_OscConfig>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001c0e:	f000 f831 	bl	8001c74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c12:	230f      	movs	r3, #15
 8001c14:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c16:	2302      	movs	r3, #2
 8001c18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001c1a:	2380      	movs	r3, #128	; 0x80
 8001c1c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c22:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c24:	2300      	movs	r3, #0
 8001c26:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c28:	f107 030c 	add.w	r3, r7, #12
 8001c2c:	2102      	movs	r1, #2
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f006 fef8 	bl	8008a24 <HAL_RCC_ClockConfig>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001c3a:	f000 f81b 	bl	8001c74 <Error_Handler>
  }
}
 8001c3e:	bf00      	nop
 8001c40:	3750      	adds	r7, #80	; 0x50
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	40007000 	.word	0x40007000

08001c50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a04      	ldr	r2, [pc, #16]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d101      	bne.n	8001c66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c62:	f002 fb6b 	bl	800433c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c66:	bf00      	nop
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40001000 	.word	0x40001000

08001c74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  Serial_Message("ERROR");
 8001c78:	4804      	ldr	r0, [pc, #16]	; (8001c8c <Error_Handler+0x18>)
 8001c7a:	f7ff fdfd 	bl	8001878 <Serial_Message>
  //__disable_irq();
  while (1)
  {
	    /* Toggle LED3 fast */
	    BSP_LED_Toggle(LED3);
 8001c7e:	2000      	movs	r0, #0
 8001c80:	f001 f83e 	bl	8002d00 <BSP_LED_Toggle>
	    HAL_Delay(40);
 8001c84:	2028      	movs	r0, #40	; 0x28
 8001c86:	f002 fb79 	bl	800437c <HAL_Delay>
	    BSP_LED_Toggle(LED3);
 8001c8a:	e7f8      	b.n	8001c7e <Error_Handler+0xa>
 8001c8c:	0800c2f4 	.word	0x0800c2f4

08001c90 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8001c94:	4b17      	ldr	r3, [pc, #92]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001c96:	4a18      	ldr	r2, [pc, #96]	; (8001cf8 <MX_SPI5_Init+0x68>)
 8001c98:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001c9a:	4b16      	ldr	r3, [pc, #88]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001c9c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ca0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001ca2:	4b14      	ldr	r3, [pc, #80]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ca8:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cae:	4b11      	ldr	r3, [pc, #68]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cb4:	4b0f      	ldr	r3, [pc, #60]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001cba:	4b0e      	ldr	r3, [pc, #56]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001cbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cc0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001cc2:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001cc4:	2218      	movs	r2, #24
 8001cc6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cc8:	4b0a      	ldr	r3, [pc, #40]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cce:	4b09      	ldr	r3, [pc, #36]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cd4:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001cdc:	220a      	movs	r2, #10
 8001cde:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001ce0:	4804      	ldr	r0, [pc, #16]	; (8001cf4 <MX_SPI5_Init+0x64>)
 8001ce2:	f007 fb42 	bl	800936a <HAL_SPI_Init>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001cec:	f7ff ffc2 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001cf0:	bf00      	nop
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	200002a4 	.word	0x200002a4
 8001cf8:	40015000 	.word	0x40015000

08001cfc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b08a      	sub	sp, #40	; 0x28
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	f107 0314 	add.w	r3, r7, #20
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
 8001d12:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a19      	ldr	r2, [pc, #100]	; (8001d80 <HAL_SPI_MspInit+0x84>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d12c      	bne.n	8001d78 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	613b      	str	r3, [r7, #16]
 8001d22:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <HAL_SPI_MspInit+0x88>)
 8001d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d26:	4a17      	ldr	r2, [pc, #92]	; (8001d84 <HAL_SPI_MspInit+0x88>)
 8001d28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d2e:	4b15      	ldr	r3, [pc, #84]	; (8001d84 <HAL_SPI_MspInit+0x88>)
 8001d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d36:	613b      	str	r3, [r7, #16]
 8001d38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60fb      	str	r3, [r7, #12]
 8001d3e:	4b11      	ldr	r3, [pc, #68]	; (8001d84 <HAL_SPI_MspInit+0x88>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	4a10      	ldr	r2, [pc, #64]	; (8001d84 <HAL_SPI_MspInit+0x88>)
 8001d44:	f043 0320 	orr.w	r3, r3, #32
 8001d48:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4a:	4b0e      	ldr	r3, [pc, #56]	; (8001d84 <HAL_SPI_MspInit+0x88>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	f003 0320 	and.w	r3, r3, #32
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001d56:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001d5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d60:	2300      	movs	r3, #0
 8001d62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d64:	2300      	movs	r3, #0
 8001d66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001d68:	2305      	movs	r3, #5
 8001d6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	4619      	mov	r1, r3
 8001d72:	4805      	ldr	r0, [pc, #20]	; (8001d88 <HAL_SPI_MspInit+0x8c>)
 8001d74:	f003 fb64 	bl	8005440 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8001d78:	bf00      	nop
 8001d7a:	3728      	adds	r7, #40	; 0x28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40015000 	.word	0x40015000
 8001d84:	40023800 	.word	0x40023800
 8001d88:	40021400 	.word	0x40021400

08001d8c <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI5)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a08      	ldr	r2, [pc, #32]	; (8001dbc <HAL_SPI_MspDeInit+0x30>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d10a      	bne.n	8001db4 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001d9e:	4b08      	ldr	r3, [pc, #32]	; (8001dc0 <HAL_SPI_MspDeInit+0x34>)
 8001da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da2:	4a07      	ldr	r2, [pc, #28]	; (8001dc0 <HAL_SPI_MspDeInit+0x34>)
 8001da4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001da8:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8001daa:	f44f 7160 	mov.w	r1, #896	; 0x380
 8001dae:	4805      	ldr	r0, [pc, #20]	; (8001dc4 <HAL_SPI_MspDeInit+0x38>)
 8001db0:	f003 fcf2 	bl	8005798 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }
}
 8001db4:	bf00      	nop
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40015000 	.word	0x40015000
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	40021400 	.word	0x40021400

08001dc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dce:	2300      	movs	r3, #0
 8001dd0:	607b      	str	r3, [r7, #4]
 8001dd2:	4b10      	ldr	r3, [pc, #64]	; (8001e14 <HAL_MspInit+0x4c>)
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd6:	4a0f      	ldr	r2, [pc, #60]	; (8001e14 <HAL_MspInit+0x4c>)
 8001dd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ddc:	6453      	str	r3, [r2, #68]	; 0x44
 8001dde:	4b0d      	ldr	r3, [pc, #52]	; (8001e14 <HAL_MspInit+0x4c>)
 8001de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	603b      	str	r3, [r7, #0]
 8001dee:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <HAL_MspInit+0x4c>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	4a08      	ldr	r2, [pc, #32]	; (8001e14 <HAL_MspInit+0x4c>)
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfa:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <HAL_MspInit+0x4c>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e02:	603b      	str	r3, [r7, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	40023800 	.word	0x40023800

08001e18 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b08c      	sub	sp, #48	; 0x30
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	2036      	movs	r0, #54	; 0x36
 8001e2e:	f002 fb81 	bl	8004534 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e32:	2036      	movs	r0, #54	; 0x36
 8001e34:	f002 fb9a 	bl	800456c <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e38:	2300      	movs	r3, #0
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	4b1f      	ldr	r3, [pc, #124]	; (8001ebc <HAL_InitTick+0xa4>)
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	4a1e      	ldr	r2, [pc, #120]	; (8001ebc <HAL_InitTick+0xa4>)
 8001e42:	f043 0310 	orr.w	r3, r3, #16
 8001e46:	6413      	str	r3, [r2, #64]	; 0x40
 8001e48:	4b1c      	ldr	r3, [pc, #112]	; (8001ebc <HAL_InitTick+0xa4>)
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4c:	f003 0310 	and.w	r3, r3, #16
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e54:	f107 0210 	add.w	r2, r7, #16
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	4611      	mov	r1, r2
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f007 f800 	bl	8008e64 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001e64:	f006 ffd6 	bl	8008e14 <HAL_RCC_GetPCLK1Freq>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e70:	4a13      	ldr	r2, [pc, #76]	; (8001ec0 <HAL_InitTick+0xa8>)
 8001e72:	fba2 2303 	umull	r2, r3, r2, r3
 8001e76:	0c9b      	lsrs	r3, r3, #18
 8001e78:	3b01      	subs	r3, #1
 8001e7a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e7c:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <HAL_InitTick+0xac>)
 8001e7e:	4a12      	ldr	r2, [pc, #72]	; (8001ec8 <HAL_InitTick+0xb0>)
 8001e80:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001e82:	4b10      	ldr	r3, [pc, #64]	; (8001ec4 <HAL_InitTick+0xac>)
 8001e84:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e88:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e8a:	4a0e      	ldr	r2, [pc, #56]	; (8001ec4 <HAL_InitTick+0xac>)
 8001e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e8e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001e90:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <HAL_InitTick+0xac>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e96:	4b0b      	ldr	r3, [pc, #44]	; (8001ec4 <HAL_InitTick+0xac>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001e9c:	4809      	ldr	r0, [pc, #36]	; (8001ec4 <HAL_InitTick+0xac>)
 8001e9e:	f008 f843 	bl	8009f28 <HAL_TIM_Base_Init>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d104      	bne.n	8001eb2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001ea8:	4806      	ldr	r0, [pc, #24]	; (8001ec4 <HAL_InitTick+0xac>)
 8001eaa:	f008 f88d 	bl	8009fc8 <HAL_TIM_Base_Start_IT>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	e000      	b.n	8001eb4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3730      	adds	r7, #48	; 0x30
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	431bde83 	.word	0x431bde83
 8001ec4:	200002fc 	.word	0x200002fc
 8001ec8:	40001000 	.word	0x40001000

08001ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ed0:	e7fe      	b.n	8001ed0 <NMI_Handler+0x4>

08001ed2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ed2:	b480      	push	{r7}
 8001ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed6:	e7fe      	b.n	8001ed6 <HardFault_Handler+0x4>

08001ed8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001edc:	e7fe      	b.n	8001edc <MemManage_Handler+0x4>

08001ede <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ee2:	e7fe      	b.n	8001ee2 <BusFault_Handler+0x4>

08001ee4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ee8:	e7fe      	b.n	8001ee8 <UsageFault_Handler+0x4>

08001eea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eea:	b480      	push	{r7}
 8001eec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001efc:	bf00      	nop
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr

08001f06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f06:	b480      	push	{r7}
 8001f08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001f26:	2001      	movs	r0, #1
 8001f28:	f003 fd76 	bl	8005a18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001f2c:	bf00      	nop
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f34:	4802      	ldr	r0, [pc, #8]	; (8001f40 <TIM6_DAC_IRQHandler+0x10>)
 8001f36:	f008 f8b7 	bl	800a0a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	200002fc 	.word	0x200002fc

08001f44 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8001f48:	4802      	ldr	r0, [pc, #8]	; (8001f54 <OTG_HS_IRQHandler+0x10>)
 8001f4a:	f003 fddf 	bl	8005b0c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20000460 	.word	0x20000460

08001f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f60:	4a14      	ldr	r2, [pc, #80]	; (8001fb4 <_sbrk+0x5c>)
 8001f62:	4b15      	ldr	r3, [pc, #84]	; (8001fb8 <_sbrk+0x60>)
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f6c:	4b13      	ldr	r3, [pc, #76]	; (8001fbc <_sbrk+0x64>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d102      	bne.n	8001f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f74:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <_sbrk+0x64>)
 8001f76:	4a12      	ldr	r2, [pc, #72]	; (8001fc0 <_sbrk+0x68>)
 8001f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f7a:	4b10      	ldr	r3, [pc, #64]	; (8001fbc <_sbrk+0x64>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d207      	bcs.n	8001f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f88:	f009 fd04 	bl	800b994 <__errno>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	220c      	movs	r2, #12
 8001f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295
 8001f96:	e009      	b.n	8001fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f98:	4b08      	ldr	r3, [pc, #32]	; (8001fbc <_sbrk+0x64>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f9e:	4b07      	ldr	r3, [pc, #28]	; (8001fbc <_sbrk+0x64>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	4a05      	ldr	r2, [pc, #20]	; (8001fbc <_sbrk+0x64>)
 8001fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001faa:	68fb      	ldr	r3, [r7, #12]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20030000 	.word	0x20030000
 8001fb8:	00000400 	.word	0x00000400
 8001fbc:	20000344 	.word	0x20000344
 8001fc0:	20000a58 	.word	0x20000a58

08001fc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fc8:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <SystemInit+0x20>)
 8001fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fce:	4a05      	ldr	r2, [pc, #20]	; (8001fe4 <SystemInit+0x20>)
 8001fd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	e000ed00 	.word	0xe000ed00

08001fe8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fee:	f107 0308 	add.w	r3, r7, #8
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	605a      	str	r2, [r3, #4]
 8001ff8:	609a      	str	r2, [r3, #8]
 8001ffa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ffc:	463b      	mov	r3, r7
 8001ffe:	2200      	movs	r2, #0
 8002000:	601a      	str	r2, [r3, #0]
 8002002:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002004:	4b1e      	ldr	r3, [pc, #120]	; (8002080 <MX_TIM1_Init+0x98>)
 8002006:	4a1f      	ldr	r2, [pc, #124]	; (8002084 <MX_TIM1_Init+0x9c>)
 8002008:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800200a:	4b1d      	ldr	r3, [pc, #116]	; (8002080 <MX_TIM1_Init+0x98>)
 800200c:	2200      	movs	r2, #0
 800200e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002010:	4b1b      	ldr	r3, [pc, #108]	; (8002080 <MX_TIM1_Init+0x98>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002016:	4b1a      	ldr	r3, [pc, #104]	; (8002080 <MX_TIM1_Init+0x98>)
 8002018:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800201c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800201e:	4b18      	ldr	r3, [pc, #96]	; (8002080 <MX_TIM1_Init+0x98>)
 8002020:	2200      	movs	r2, #0
 8002022:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002024:	4b16      	ldr	r3, [pc, #88]	; (8002080 <MX_TIM1_Init+0x98>)
 8002026:	2200      	movs	r2, #0
 8002028:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800202a:	4b15      	ldr	r3, [pc, #84]	; (8002080 <MX_TIM1_Init+0x98>)
 800202c:	2200      	movs	r2, #0
 800202e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002030:	4813      	ldr	r0, [pc, #76]	; (8002080 <MX_TIM1_Init+0x98>)
 8002032:	f007 ff79 	bl	8009f28 <HAL_TIM_Base_Init>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800203c:	f7ff fe1a 	bl	8001c74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002040:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002044:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002046:	f107 0308 	add.w	r3, r7, #8
 800204a:	4619      	mov	r1, r3
 800204c:	480c      	ldr	r0, [pc, #48]	; (8002080 <MX_TIM1_Init+0x98>)
 800204e:	f008 f933 	bl	800a2b8 <HAL_TIM_ConfigClockSource>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002058:	f7ff fe0c 	bl	8001c74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800205c:	2300      	movs	r3, #0
 800205e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002060:	2300      	movs	r3, #0
 8002062:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002064:	463b      	mov	r3, r7
 8002066:	4619      	mov	r1, r3
 8002068:	4805      	ldr	r0, [pc, #20]	; (8002080 <MX_TIM1_Init+0x98>)
 800206a:	f008 fb4f 	bl	800a70c <HAL_TIMEx_MasterConfigSynchronization>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002074:	f7ff fdfe 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002078:	bf00      	nop
 800207a:	3718      	adds	r7, #24
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	20000348 	.word	0x20000348
 8002084:	40010000 	.word	0x40010000

08002088 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800208e:	463b      	mov	r3, r7
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002096:	4b15      	ldr	r3, [pc, #84]	; (80020ec <MX_TIM7_Init+0x64>)
 8002098:	4a15      	ldr	r2, [pc, #84]	; (80020f0 <MX_TIM7_Init+0x68>)
 800209a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800209c:	4b13      	ldr	r3, [pc, #76]	; (80020ec <MX_TIM7_Init+0x64>)
 800209e:	2200      	movs	r2, #0
 80020a0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020a2:	4b12      	ldr	r3, [pc, #72]	; (80020ec <MX_TIM7_Init+0x64>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80020a8:	4b10      	ldr	r3, [pc, #64]	; (80020ec <MX_TIM7_Init+0x64>)
 80020aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020ae:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020b0:	4b0e      	ldr	r3, [pc, #56]	; (80020ec <MX_TIM7_Init+0x64>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80020b6:	480d      	ldr	r0, [pc, #52]	; (80020ec <MX_TIM7_Init+0x64>)
 80020b8:	f007 ff36 	bl	8009f28 <HAL_TIM_Base_Init>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80020c2:	f7ff fdd7 	bl	8001c74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020c6:	2300      	movs	r3, #0
 80020c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ca:	2300      	movs	r3, #0
 80020cc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80020ce:	463b      	mov	r3, r7
 80020d0:	4619      	mov	r1, r3
 80020d2:	4806      	ldr	r0, [pc, #24]	; (80020ec <MX_TIM7_Init+0x64>)
 80020d4:	f008 fb1a 	bl	800a70c <HAL_TIMEx_MasterConfigSynchronization>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80020de:	f7ff fdc9 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	20000390 	.word	0x20000390
 80020f0:	40001400 	.word	0x40001400

080020f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a15      	ldr	r2, [pc, #84]	; (8002158 <HAL_TIM_Base_MspInit+0x64>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d10e      	bne.n	8002124 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	4b14      	ldr	r3, [pc, #80]	; (800215c <HAL_TIM_Base_MspInit+0x68>)
 800210c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210e:	4a13      	ldr	r2, [pc, #76]	; (800215c <HAL_TIM_Base_MspInit+0x68>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6453      	str	r3, [r2, #68]	; 0x44
 8002116:	4b11      	ldr	r3, [pc, #68]	; (800215c <HAL_TIM_Base_MspInit+0x68>)
 8002118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002122:	e012      	b.n	800214a <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM7)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a0d      	ldr	r2, [pc, #52]	; (8002160 <HAL_TIM_Base_MspInit+0x6c>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d10d      	bne.n	800214a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	60bb      	str	r3, [r7, #8]
 8002132:	4b0a      	ldr	r3, [pc, #40]	; (800215c <HAL_TIM_Base_MspInit+0x68>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	4a09      	ldr	r2, [pc, #36]	; (800215c <HAL_TIM_Base_MspInit+0x68>)
 8002138:	f043 0320 	orr.w	r3, r3, #32
 800213c:	6413      	str	r3, [r2, #64]	; 0x40
 800213e:	4b07      	ldr	r3, [pc, #28]	; (800215c <HAL_TIM_Base_MspInit+0x68>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	f003 0320 	and.w	r3, r3, #32
 8002146:	60bb      	str	r3, [r7, #8]
 8002148:	68bb      	ldr	r3, [r7, #8]
}
 800214a:	bf00      	nop
 800214c:	3714      	adds	r7, #20
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	40010000 	.word	0x40010000
 800215c:	40023800 	.word	0x40023800
 8002160:	40001400 	.word	0x40001400

08002164 <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart1;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002168:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <MX_UART5_Init+0x4c>)
 800216a:	4a12      	ldr	r2, [pc, #72]	; (80021b4 <MX_UART5_Init+0x50>)
 800216c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800216e:	4b10      	ldr	r3, [pc, #64]	; (80021b0 <MX_UART5_Init+0x4c>)
 8002170:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002174:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002176:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <MX_UART5_Init+0x4c>)
 8002178:	2200      	movs	r2, #0
 800217a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800217c:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <MX_UART5_Init+0x4c>)
 800217e:	2200      	movs	r2, #0
 8002180:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002182:	4b0b      	ldr	r3, [pc, #44]	; (80021b0 <MX_UART5_Init+0x4c>)
 8002184:	2200      	movs	r2, #0
 8002186:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002188:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <MX_UART5_Init+0x4c>)
 800218a:	220c      	movs	r2, #12
 800218c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800218e:	4b08      	ldr	r3, [pc, #32]	; (80021b0 <MX_UART5_Init+0x4c>)
 8002190:	2200      	movs	r2, #0
 8002192:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002194:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <MX_UART5_Init+0x4c>)
 8002196:	2200      	movs	r2, #0
 8002198:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800219a:	4805      	ldr	r0, [pc, #20]	; (80021b0 <MX_UART5_Init+0x4c>)
 800219c:	f008 fb46 	bl	800a82c <HAL_UART_Init>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80021a6:	f7ff fd65 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	200003d8 	.word	0x200003d8
 80021b4:	40005000 	.word	0x40005000

080021b8 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021bc:	4b11      	ldr	r3, [pc, #68]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021be:	4a12      	ldr	r2, [pc, #72]	; (8002208 <MX_USART1_UART_Init+0x50>)
 80021c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021c2:	4b10      	ldr	r3, [pc, #64]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021ca:	4b0e      	ldr	r3, [pc, #56]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021d0:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021d6:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021d8:	2200      	movs	r2, #0
 80021da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021dc:	4b09      	ldr	r3, [pc, #36]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021de:	220c      	movs	r2, #12
 80021e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e2:	4b08      	ldr	r3, [pc, #32]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021e8:	4b06      	ldr	r3, [pc, #24]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021ee:	4805      	ldr	r0, [pc, #20]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021f0:	f008 fb1c 	bl	800a82c <HAL_UART_Init>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021fa:	f7ff fd3b 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	2000041c 	.word	0x2000041c
 8002208:	40011000 	.word	0x40011000

0800220c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b08c      	sub	sp, #48	; 0x30
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002214:	f107 031c 	add.w	r3, r7, #28
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a42      	ldr	r2, [pc, #264]	; (8002334 <HAL_UART_MspInit+0x128>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d14b      	bne.n	80022c6 <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	61bb      	str	r3, [r7, #24]
 8002232:	4b41      	ldr	r3, [pc, #260]	; (8002338 <HAL_UART_MspInit+0x12c>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	4a40      	ldr	r2, [pc, #256]	; (8002338 <HAL_UART_MspInit+0x12c>)
 8002238:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800223c:	6413      	str	r3, [r2, #64]	; 0x40
 800223e:	4b3e      	ldr	r3, [pc, #248]	; (8002338 <HAL_UART_MspInit+0x12c>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002246:	61bb      	str	r3, [r7, #24]
 8002248:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	4b3a      	ldr	r3, [pc, #232]	; (8002338 <HAL_UART_MspInit+0x12c>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002252:	4a39      	ldr	r2, [pc, #228]	; (8002338 <HAL_UART_MspInit+0x12c>)
 8002254:	f043 0304 	orr.w	r3, r3, #4
 8002258:	6313      	str	r3, [r2, #48]	; 0x30
 800225a:	4b37      	ldr	r3, [pc, #220]	; (8002338 <HAL_UART_MspInit+0x12c>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225e:	f003 0304 	and.w	r3, r3, #4
 8002262:	617b      	str	r3, [r7, #20]
 8002264:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	613b      	str	r3, [r7, #16]
 800226a:	4b33      	ldr	r3, [pc, #204]	; (8002338 <HAL_UART_MspInit+0x12c>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	4a32      	ldr	r2, [pc, #200]	; (8002338 <HAL_UART_MspInit+0x12c>)
 8002270:	f043 0308 	orr.w	r3, r3, #8
 8002274:	6313      	str	r3, [r2, #48]	; 0x30
 8002276:	4b30      	ldr	r3, [pc, #192]	; (8002338 <HAL_UART_MspInit+0x12c>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227a:	f003 0308 	and.w	r3, r3, #8
 800227e:	613b      	str	r3, [r7, #16]
 8002280:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002282:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002288:	2302      	movs	r3, #2
 800228a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002290:	2303      	movs	r3, #3
 8002292:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002294:	2308      	movs	r3, #8
 8002296:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002298:	f107 031c 	add.w	r3, r7, #28
 800229c:	4619      	mov	r1, r3
 800229e:	4827      	ldr	r0, [pc, #156]	; (800233c <HAL_UART_MspInit+0x130>)
 80022a0:	f003 f8ce 	bl	8005440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80022a4:	2304      	movs	r3, #4
 80022a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a8:	2302      	movs	r3, #2
 80022aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ac:	2300      	movs	r3, #0
 80022ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b0:	2303      	movs	r3, #3
 80022b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80022b4:	2308      	movs	r3, #8
 80022b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022b8:	f107 031c 	add.w	r3, r7, #28
 80022bc:	4619      	mov	r1, r3
 80022be:	4820      	ldr	r0, [pc, #128]	; (8002340 <HAL_UART_MspInit+0x134>)
 80022c0:	f003 f8be 	bl	8005440 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80022c4:	e031      	b.n	800232a <HAL_UART_MspInit+0x11e>
  else if(uartHandle->Instance==USART1)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a1e      	ldr	r2, [pc, #120]	; (8002344 <HAL_UART_MspInit+0x138>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d12c      	bne.n	800232a <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART1_CLK_ENABLE();
 80022d0:	2300      	movs	r3, #0
 80022d2:	60fb      	str	r3, [r7, #12]
 80022d4:	4b18      	ldr	r3, [pc, #96]	; (8002338 <HAL_UART_MspInit+0x12c>)
 80022d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d8:	4a17      	ldr	r2, [pc, #92]	; (8002338 <HAL_UART_MspInit+0x12c>)
 80022da:	f043 0310 	orr.w	r3, r3, #16
 80022de:	6453      	str	r3, [r2, #68]	; 0x44
 80022e0:	4b15      	ldr	r3, [pc, #84]	; (8002338 <HAL_UART_MspInit+0x12c>)
 80022e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e4:	f003 0310 	and.w	r3, r3, #16
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ec:	2300      	movs	r3, #0
 80022ee:	60bb      	str	r3, [r7, #8]
 80022f0:	4b11      	ldr	r3, [pc, #68]	; (8002338 <HAL_UART_MspInit+0x12c>)
 80022f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f4:	4a10      	ldr	r2, [pc, #64]	; (8002338 <HAL_UART_MspInit+0x12c>)
 80022f6:	f043 0301 	orr.w	r3, r3, #1
 80022fa:	6313      	str	r3, [r2, #48]	; 0x30
 80022fc:	4b0e      	ldr	r3, [pc, #56]	; (8002338 <HAL_UART_MspInit+0x12c>)
 80022fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002300:	f003 0301 	and.w	r3, r3, #1
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002308:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800230c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230e:	2302      	movs	r3, #2
 8002310:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002316:	2303      	movs	r3, #3
 8002318:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800231a:	2307      	movs	r3, #7
 800231c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800231e:	f107 031c 	add.w	r3, r7, #28
 8002322:	4619      	mov	r1, r3
 8002324:	4808      	ldr	r0, [pc, #32]	; (8002348 <HAL_UART_MspInit+0x13c>)
 8002326:	f003 f88b 	bl	8005440 <HAL_GPIO_Init>
}
 800232a:	bf00      	nop
 800232c:	3730      	adds	r7, #48	; 0x30
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40005000 	.word	0x40005000
 8002338:	40023800 	.word	0x40023800
 800233c:	40020800 	.word	0x40020800
 8002340:	40020c00 	.word	0x40020c00
 8002344:	40011000 	.word	0x40011000
 8002348:	40020000 	.word	0x40020000

0800234c <MX_USB_OTG_HS_HCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_HS;

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_HCD_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8002350:	4b12      	ldr	r3, [pc, #72]	; (800239c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002352:	4a13      	ldr	r2, [pc, #76]	; (80023a0 <MX_USB_OTG_HS_HCD_Init+0x54>)
 8002354:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 8002356:	4b11      	ldr	r3, [pc, #68]	; (800239c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002358:	220c      	movs	r2, #12
 800235a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800235c:	4b0f      	ldr	r3, [pc, #60]	; (800239c <MX_USB_OTG_HS_HCD_Init+0x50>)
 800235e:	2201      	movs	r2, #1
 8002360:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8002362:	4b0e      	ldr	r3, [pc, #56]	; (800239c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002364:	2200      	movs	r2, #0
 8002366:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8002368:	4b0c      	ldr	r3, [pc, #48]	; (800239c <MX_USB_OTG_HS_HCD_Init+0x50>)
 800236a:	2202      	movs	r2, #2
 800236c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800236e:	4b0b      	ldr	r3, [pc, #44]	; (800239c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002370:	2200      	movs	r2, #0
 8002372:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8002374:	4b09      	ldr	r3, [pc, #36]	; (800239c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002376:	2200      	movs	r2, #0
 8002378:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800237a:	4b08      	ldr	r3, [pc, #32]	; (800239c <MX_USB_OTG_HS_HCD_Init+0x50>)
 800237c:	2200      	movs	r2, #0
 800237e:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8002380:	4b06      	ldr	r3, [pc, #24]	; (800239c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002382:	2200      	movs	r2, #0
 8002384:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 8002386:	4805      	ldr	r0, [pc, #20]	; (800239c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002388:	f003 fb5e 	bl	8005a48 <HAL_HCD_Init>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <MX_USB_OTG_HS_HCD_Init+0x4a>
  {
    Error_Handler();
 8002392:	f7ff fc6f 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000460 	.word	0x20000460
 80023a0:	40040000 	.word	0x40040000

080023a4 <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08a      	sub	sp, #40	; 0x28
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ac:	f107 0314 	add.w	r3, r7, #20
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	609a      	str	r2, [r3, #8]
 80023b8:	60da      	str	r2, [r3, #12]
 80023ba:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a24      	ldr	r2, [pc, #144]	; (8002454 <HAL_HCD_MspInit+0xb0>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d141      	bne.n	800244a <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	613b      	str	r3, [r7, #16]
 80023ca:	4b23      	ldr	r3, [pc, #140]	; (8002458 <HAL_HCD_MspInit+0xb4>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	4a22      	ldr	r2, [pc, #136]	; (8002458 <HAL_HCD_MspInit+0xb4>)
 80023d0:	f043 0302 	orr.w	r3, r3, #2
 80023d4:	6313      	str	r3, [r2, #48]	; 0x30
 80023d6:	4b20      	ldr	r3, [pc, #128]	; (8002458 <HAL_HCD_MspInit+0xb4>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 80023e2:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 80023e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e8:	2302      	movs	r3, #2
 80023ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ec:	2300      	movs	r3, #0
 80023ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f0:	2300      	movs	r3, #0
 80023f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 80023f4:	230c      	movs	r3, #12
 80023f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023f8:	f107 0314 	add.w	r3, r7, #20
 80023fc:	4619      	mov	r1, r3
 80023fe:	4817      	ldr	r0, [pc, #92]	; (800245c <HAL_HCD_MspInit+0xb8>)
 8002400:	f003 f81e 	bl	8005440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8002404:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800240a:	2300      	movs	r3, #0
 800240c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240e:	2300      	movs	r3, #0
 8002410:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8002412:	f107 0314 	add.w	r3, r7, #20
 8002416:	4619      	mov	r1, r3
 8002418:	4810      	ldr	r0, [pc, #64]	; (800245c <HAL_HCD_MspInit+0xb8>)
 800241a:	f003 f811 	bl	8005440 <HAL_GPIO_Init>

    /* USB_OTG_HS clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	4b0d      	ldr	r3, [pc, #52]	; (8002458 <HAL_HCD_MspInit+0xb4>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	4a0c      	ldr	r2, [pc, #48]	; (8002458 <HAL_HCD_MspInit+0xb4>)
 8002428:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800242c:	6313      	str	r3, [r2, #48]	; 0x30
 800242e:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <HAL_HCD_MspInit+0xb4>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002432:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]

    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800243a:	2200      	movs	r2, #0
 800243c:	2100      	movs	r1, #0
 800243e:	204d      	movs	r0, #77	; 0x4d
 8002440:	f002 f878 	bl	8004534 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8002444:	204d      	movs	r0, #77	; 0x4d
 8002446:	f002 f891 	bl	800456c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800244a:	bf00      	nop
 800244c:	3728      	adds	r7, #40	; 0x28
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	40040000 	.word	0x40040000
 8002458:	40023800 	.word	0x40023800
 800245c:	40020400 	.word	0x40020400

08002460 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002460:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002498 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002464:	480d      	ldr	r0, [pc, #52]	; (800249c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002466:	490e      	ldr	r1, [pc, #56]	; (80024a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002468:	4a0e      	ldr	r2, [pc, #56]	; (80024a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800246a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800246c:	e002      	b.n	8002474 <LoopCopyDataInit>

0800246e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800246e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002472:	3304      	adds	r3, #4

08002474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002478:	d3f9      	bcc.n	800246e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800247a:	4a0b      	ldr	r2, [pc, #44]	; (80024a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800247c:	4c0b      	ldr	r4, [pc, #44]	; (80024ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800247e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002480:	e001      	b.n	8002486 <LoopFillZerobss>

08002482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002484:	3204      	adds	r2, #4

08002486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002488:	d3fb      	bcc.n	8002482 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800248a:	f7ff fd9b 	bl	8001fc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800248e:	f009 fa87 	bl	800b9a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002492:	f7ff fa85 	bl	80019a0 <main>
  bx  lr    
 8002496:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002498:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800249c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024a0:	200000f4 	.word	0x200000f4
  ldr r2, =_sidata
 80024a4:	0800df6c 	.word	0x0800df6c
  ldr r2, =_sbss
 80024a8:	200000f4 	.word	0x200000f4
  ldr r4, =_ebss
 80024ac:	20000a54 	.word	0x20000a54

080024b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024b0:	e7fe      	b.n	80024b0 <ADC_IRQHandler>

080024b2 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80024b6:	f000 fe63 	bl	8003180 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 80024ba:	20ca      	movs	r0, #202	; 0xca
 80024bc:	f000 f95d 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 80024c0:	20c3      	movs	r0, #195	; 0xc3
 80024c2:	f000 f967 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 80024c6:	2008      	movs	r0, #8
 80024c8:	f000 f964 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 80024cc:	2050      	movs	r0, #80	; 0x50
 80024ce:	f000 f961 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 80024d2:	20cf      	movs	r0, #207	; 0xcf
 80024d4:	f000 f951 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80024d8:	2000      	movs	r0, #0
 80024da:	f000 f95b 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 80024de:	20c1      	movs	r0, #193	; 0xc1
 80024e0:	f000 f958 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 80024e4:	2030      	movs	r0, #48	; 0x30
 80024e6:	f000 f955 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 80024ea:	20ed      	movs	r0, #237	; 0xed
 80024ec:	f000 f945 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 80024f0:	2064      	movs	r0, #100	; 0x64
 80024f2:	f000 f94f 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 80024f6:	2003      	movs	r0, #3
 80024f8:	f000 f94c 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 80024fc:	2012      	movs	r0, #18
 80024fe:	f000 f949 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8002502:	2081      	movs	r0, #129	; 0x81
 8002504:	f000 f946 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8002508:	20e8      	movs	r0, #232	; 0xe8
 800250a:	f000 f936 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 800250e:	2085      	movs	r0, #133	; 0x85
 8002510:	f000 f940 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002514:	2000      	movs	r0, #0
 8002516:	f000 f93d 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800251a:	2078      	movs	r0, #120	; 0x78
 800251c:	f000 f93a 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8002520:	20cb      	movs	r0, #203	; 0xcb
 8002522:	f000 f92a 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8002526:	2039      	movs	r0, #57	; 0x39
 8002528:	f000 f934 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 800252c:	202c      	movs	r0, #44	; 0x2c
 800252e:	f000 f931 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002532:	2000      	movs	r0, #0
 8002534:	f000 f92e 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8002538:	2034      	movs	r0, #52	; 0x34
 800253a:	f000 f92b 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 800253e:	2002      	movs	r0, #2
 8002540:	f000 f928 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8002544:	20f7      	movs	r0, #247	; 0xf7
 8002546:	f000 f918 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 800254a:	2020      	movs	r0, #32
 800254c:	f000 f922 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8002550:	20ea      	movs	r0, #234	; 0xea
 8002552:	f000 f912 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002556:	2000      	movs	r0, #0
 8002558:	f000 f91c 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800255c:	2000      	movs	r0, #0
 800255e:	f000 f919 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8002562:	20b1      	movs	r0, #177	; 0xb1
 8002564:	f000 f909 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002568:	2000      	movs	r0, #0
 800256a:	f000 f913 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800256e:	201b      	movs	r0, #27
 8002570:	f000 f910 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8002574:	20b6      	movs	r0, #182	; 0xb6
 8002576:	f000 f900 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800257a:	200a      	movs	r0, #10
 800257c:	f000 f90a 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8002580:	20a2      	movs	r0, #162	; 0xa2
 8002582:	f000 f907 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8002586:	20c0      	movs	r0, #192	; 0xc0
 8002588:	f000 f8f7 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 800258c:	2010      	movs	r0, #16
 800258e:	f000 f901 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8002592:	20c1      	movs	r0, #193	; 0xc1
 8002594:	f000 f8f1 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8002598:	2010      	movs	r0, #16
 800259a:	f000 f8fb 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 800259e:	20c5      	movs	r0, #197	; 0xc5
 80025a0:	f000 f8eb 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80025a4:	2045      	movs	r0, #69	; 0x45
 80025a6:	f000 f8f5 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 80025aa:	2015      	movs	r0, #21
 80025ac:	f000 f8f2 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 80025b0:	20c7      	movs	r0, #199	; 0xc7
 80025b2:	f000 f8e2 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 80025b6:	2090      	movs	r0, #144	; 0x90
 80025b8:	f000 f8ec 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 80025bc:	2036      	movs	r0, #54	; 0x36
 80025be:	f000 f8dc 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 80025c2:	20c8      	movs	r0, #200	; 0xc8
 80025c4:	f000 f8e6 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 80025c8:	20f2      	movs	r0, #242	; 0xf2
 80025ca:	f000 f8d6 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80025ce:	2000      	movs	r0, #0
 80025d0:	f000 f8e0 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 80025d4:	20b0      	movs	r0, #176	; 0xb0
 80025d6:	f000 f8d0 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 80025da:	20c2      	movs	r0, #194	; 0xc2
 80025dc:	f000 f8da 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80025e0:	20b6      	movs	r0, #182	; 0xb6
 80025e2:	f000 f8ca 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80025e6:	200a      	movs	r0, #10
 80025e8:	f000 f8d4 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 80025ec:	20a7      	movs	r0, #167	; 0xa7
 80025ee:	f000 f8d1 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 80025f2:	2027      	movs	r0, #39	; 0x27
 80025f4:	f000 f8ce 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80025f8:	2004      	movs	r0, #4
 80025fa:	f000 f8cb 	bl	8002794 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 80025fe:	202a      	movs	r0, #42	; 0x2a
 8002600:	f000 f8bb 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002604:	2000      	movs	r0, #0
 8002606:	f000 f8c5 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800260a:	2000      	movs	r0, #0
 800260c:	f000 f8c2 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002610:	2000      	movs	r0, #0
 8002612:	f000 f8bf 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8002616:	20ef      	movs	r0, #239	; 0xef
 8002618:	f000 f8bc 	bl	8002794 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 800261c:	202b      	movs	r0, #43	; 0x2b
 800261e:	f000 f8ac 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002622:	2000      	movs	r0, #0
 8002624:	f000 f8b6 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002628:	2000      	movs	r0, #0
 800262a:	f000 f8b3 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 800262e:	2001      	movs	r0, #1
 8002630:	f000 f8b0 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8002634:	203f      	movs	r0, #63	; 0x3f
 8002636:	f000 f8ad 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 800263a:	20f6      	movs	r0, #246	; 0xf6
 800263c:	f000 f89d 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002640:	2001      	movs	r0, #1
 8002642:	f000 f8a7 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002646:	2000      	movs	r0, #0
 8002648:	f000 f8a4 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 800264c:	2006      	movs	r0, #6
 800264e:	f000 f8a1 	bl	8002794 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8002652:	202c      	movs	r0, #44	; 0x2c
 8002654:	f000 f891 	bl	800277a <ili9341_WriteReg>
  LCD_Delay(200);
 8002658:	20c8      	movs	r0, #200	; 0xc8
 800265a:	f000 fe7f 	bl	800335c <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 800265e:	2026      	movs	r0, #38	; 0x26
 8002660:	f000 f88b 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002664:	2001      	movs	r0, #1
 8002666:	f000 f895 	bl	8002794 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 800266a:	20e0      	movs	r0, #224	; 0xe0
 800266c:	f000 f885 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8002670:	200f      	movs	r0, #15
 8002672:	f000 f88f 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8002676:	2029      	movs	r0, #41	; 0x29
 8002678:	f000 f88c 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 800267c:	2024      	movs	r0, #36	; 0x24
 800267e:	f000 f889 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8002682:	200c      	movs	r0, #12
 8002684:	f000 f886 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8002688:	200e      	movs	r0, #14
 800268a:	f000 f883 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800268e:	2009      	movs	r0, #9
 8002690:	f000 f880 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8002694:	204e      	movs	r0, #78	; 0x4e
 8002696:	f000 f87d 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800269a:	2078      	movs	r0, #120	; 0x78
 800269c:	f000 f87a 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80026a0:	203c      	movs	r0, #60	; 0x3c
 80026a2:	f000 f877 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80026a6:	2009      	movs	r0, #9
 80026a8:	f000 f874 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 80026ac:	2013      	movs	r0, #19
 80026ae:	f000 f871 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80026b2:	2005      	movs	r0, #5
 80026b4:	f000 f86e 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 80026b8:	2017      	movs	r0, #23
 80026ba:	f000 f86b 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80026be:	2011      	movs	r0, #17
 80026c0:	f000 f868 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80026c4:	2000      	movs	r0, #0
 80026c6:	f000 f865 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 80026ca:	20e1      	movs	r0, #225	; 0xe1
 80026cc:	f000 f855 	bl	800277a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80026d0:	2000      	movs	r0, #0
 80026d2:	f000 f85f 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 80026d6:	2016      	movs	r0, #22
 80026d8:	f000 f85c 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80026dc:	201b      	movs	r0, #27
 80026de:	f000 f859 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80026e2:	2004      	movs	r0, #4
 80026e4:	f000 f856 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80026e8:	2011      	movs	r0, #17
 80026ea:	f000 f853 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 80026ee:	2007      	movs	r0, #7
 80026f0:	f000 f850 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 80026f4:	2031      	movs	r0, #49	; 0x31
 80026f6:	f000 f84d 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 80026fa:	2033      	movs	r0, #51	; 0x33
 80026fc:	f000 f84a 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8002700:	2042      	movs	r0, #66	; 0x42
 8002702:	f000 f847 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8002706:	2005      	movs	r0, #5
 8002708:	f000 f844 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 800270c:	200c      	movs	r0, #12
 800270e:	f000 f841 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8002712:	200a      	movs	r0, #10
 8002714:	f000 f83e 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8002718:	2028      	movs	r0, #40	; 0x28
 800271a:	f000 f83b 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 800271e:	202f      	movs	r0, #47	; 0x2f
 8002720:	f000 f838 	bl	8002794 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8002724:	200f      	movs	r0, #15
 8002726:	f000 f835 	bl	8002794 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 800272a:	2011      	movs	r0, #17
 800272c:	f000 f825 	bl	800277a <ili9341_WriteReg>
  LCD_Delay(200);
 8002730:	20c8      	movs	r0, #200	; 0xc8
 8002732:	f000 fe13 	bl	800335c <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8002736:	2029      	movs	r0, #41	; 0x29
 8002738:	f000 f81f 	bl	800277a <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 800273c:	202c      	movs	r0, #44	; 0x2c
 800273e:	f000 f81c 	bl	800277a <ili9341_WriteReg>
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}

08002746 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 800274a:	f000 fd19 	bl	8003180 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 800274e:	2103      	movs	r1, #3
 8002750:	20d3      	movs	r0, #211	; 0xd3
 8002752:	f000 f82c 	bl	80027ae <ili9341_ReadData>
 8002756:	4603      	mov	r3, r0
 8002758:	b29b      	uxth	r3, r3
}
 800275a:	4618      	mov	r0, r3
 800275c:	bd80      	pop	{r7, pc}

0800275e <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8002762:	2029      	movs	r0, #41	; 0x29
 8002764:	f000 f809 	bl	800277a <ili9341_WriteReg>
}
 8002768:	bf00      	nop
 800276a:	bd80      	pop	{r7, pc}

0800276c <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8002770:	2028      	movs	r0, #40	; 0x28
 8002772:	f000 f802 	bl	800277a <ili9341_WriteReg>
}
 8002776:	bf00      	nop
 8002778:	bd80      	pop	{r7, pc}

0800277a <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b082      	sub	sp, #8
 800277e:	af00      	add	r7, sp, #0
 8002780:	4603      	mov	r3, r0
 8002782:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	4618      	mov	r0, r3
 8002788:	f000 fd94 	bl	80032b4 <LCD_IO_WriteReg>
}
 800278c:	bf00      	nop
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800279e:	88fb      	ldrh	r3, [r7, #6]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f000 fd65 	bl	8003270 <LCD_IO_WriteData>
}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b082      	sub	sp, #8
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	4603      	mov	r3, r0
 80027b6:	460a      	mov	r2, r1
 80027b8:	80fb      	strh	r3, [r7, #6]
 80027ba:	4613      	mov	r3, r2
 80027bc:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 80027be:	797a      	ldrb	r2, [r7, #5]
 80027c0:	88fb      	ldrh	r3, [r7, #6]
 80027c2:	4611      	mov	r1, r2
 80027c4:	4618      	mov	r0, r3
 80027c6:	f000 fd97 	bl	80032f8 <LCD_IO_ReadData>
 80027ca:	4603      	mov	r3, r0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3708      	adds	r7, #8
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 80027d8:	23f0      	movs	r3, #240	; 0xf0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 80027e8:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
	...

080027f8 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	4603      	mov	r3, r0
 8002800:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 8002802:	88fb      	ldrh	r3, [r7, #6]
 8002804:	4618      	mov	r0, r3
 8002806:	f000 fa59 	bl	8002cbc <stmpe811_GetInstance>
 800280a:	4603      	mov	r3, r0
 800280c:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 800280e:	7bfb      	ldrb	r3, [r7, #15]
 8002810:	2bff      	cmp	r3, #255	; 0xff
 8002812:	d112      	bne.n	800283a <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 8002814:	2000      	movs	r0, #0
 8002816:	f000 fa51 	bl	8002cbc <stmpe811_GetInstance>
 800281a:	4603      	mov	r3, r0
 800281c:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 800281e:	7bbb      	ldrb	r3, [r7, #14]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d80a      	bhi.n	800283a <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 8002824:	7bbb      	ldrb	r3, [r7, #14]
 8002826:	88fa      	ldrh	r2, [r7, #6]
 8002828:	b2d1      	uxtb	r1, r2
 800282a:	4a06      	ldr	r2, [pc, #24]	; (8002844 <stmpe811_Init+0x4c>)
 800282c:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 800282e:	f000 fda0 	bl	8003372 <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 8002832:	88fb      	ldrh	r3, [r7, #6]
 8002834:	4618      	mov	r0, r3
 8002836:	f000 f807 	bl	8002848 <stmpe811_Reset>
    }
  }
}
 800283a:	bf00      	nop
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	20000764 	.word	0x20000764

08002848 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 8002852:	88fb      	ldrh	r3, [r7, #6]
 8002854:	b2db      	uxtb	r3, r3
 8002856:	2202      	movs	r2, #2
 8002858:	2103      	movs	r1, #3
 800285a:	4618      	mov	r0, r3
 800285c:	f000 fd95 	bl	800338a <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 8002860:	200a      	movs	r0, #10
 8002862:	f000 fdcf 	bl	8003404 <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 8002866:	88fb      	ldrh	r3, [r7, #6]
 8002868:	b2db      	uxtb	r3, r3
 800286a:	2200      	movs	r2, #0
 800286c:	2103      	movs	r1, #3
 800286e:	4618      	mov	r0, r3
 8002870:	f000 fd8b 	bl	800338a <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 8002874:	2002      	movs	r0, #2
 8002876:	f000 fdc5 	bl	8003404 <IOE_Delay>
}
 800287a:	bf00      	nop
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 8002882:	b590      	push	{r4, r7, lr}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	4603      	mov	r3, r0
 800288a:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 800288c:	f000 fd71 	bl	8003372 <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8002890:	88fb      	ldrh	r3, [r7, #6]
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2100      	movs	r1, #0
 8002896:	4618      	mov	r0, r3
 8002898:	f000 fd8a 	bl	80033b0 <IOE_Read>
 800289c:	4603      	mov	r3, r0
 800289e:	021b      	lsls	r3, r3, #8
 80028a0:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 80028a2:	88fb      	ldrh	r3, [r7, #6]
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2101      	movs	r1, #1
 80028a8:	4618      	mov	r0, r3
 80028aa:	f000 fd81 	bl	80033b0 <IOE_Read>
 80028ae:	4603      	mov	r3, r0
 80028b0:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 80028b2:	4323      	orrs	r3, r4
 80028b4:	b21b      	sxth	r3, r3
 80028b6:	b29b      	uxth	r3, r3
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd90      	pop	{r4, r7, pc}

080028c0 <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80028ca:	2300      	movs	r3, #0
 80028cc:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 80028ce:	88fb      	ldrh	r3, [r7, #6]
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2109      	movs	r1, #9
 80028d4:	4618      	mov	r0, r3
 80028d6:	f000 fd6b 	bl	80033b0 <IOE_Read>
 80028da:	4603      	mov	r3, r0
 80028dc:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 80028de:	7bfb      	ldrb	r3, [r7, #15]
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 80028e6:	88fb      	ldrh	r3, [r7, #6]
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	7bfa      	ldrb	r2, [r7, #15]
 80028ec:	2109      	movs	r1, #9
 80028ee:	4618      	mov	r0, r3
 80028f0:	f000 fd4b 	bl	800338a <IOE_Write>
}
 80028f4:	bf00      	nop
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002906:	2300      	movs	r3, #0
 8002908:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 800290a:	88fb      	ldrh	r3, [r7, #6]
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2109      	movs	r1, #9
 8002910:	4618      	mov	r0, r3
 8002912:	f000 fd4d 	bl	80033b0 <IOE_Read>
 8002916:	4603      	mov	r3, r0
 8002918:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 800291a:	7bfb      	ldrb	r3, [r7, #15]
 800291c:	f023 0301 	bic.w	r3, r3, #1
 8002920:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	b2db      	uxtb	r3, r3
 8002926:	7bfa      	ldrb	r2, [r7, #15]
 8002928:	2109      	movs	r1, #9
 800292a:	4618      	mov	r0, r3
 800292c:	f000 fd2d 	bl	800338a <IOE_Write>
    
}
 8002930:	bf00      	nop
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	460a      	mov	r2, r1
 8002942:	80fb      	strh	r3, [r7, #6]
 8002944:	4613      	mov	r3, r2
 8002946:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 800294c:	88fb      	ldrh	r3, [r7, #6]
 800294e:	b2db      	uxtb	r3, r3
 8002950:	210a      	movs	r1, #10
 8002952:	4618      	mov	r0, r3
 8002954:	f000 fd2c 	bl	80033b0 <IOE_Read>
 8002958:	4603      	mov	r3, r0
 800295a:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 800295c:	7bfa      	ldrb	r2, [r7, #15]
 800295e:	797b      	ldrb	r3, [r7, #5]
 8002960:	4313      	orrs	r3, r2
 8002962:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8002964:	88fb      	ldrh	r3, [r7, #6]
 8002966:	b2db      	uxtb	r3, r3
 8002968:	7bfa      	ldrb	r2, [r7, #15]
 800296a:	210a      	movs	r1, #10
 800296c:	4618      	mov	r0, r3
 800296e:	f000 fd0c 	bl	800338a <IOE_Write>
}
 8002972:	bf00      	nop
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	b084      	sub	sp, #16
 800297e:	af00      	add	r7, sp, #0
 8002980:	4603      	mov	r3, r0
 8002982:	460a      	mov	r2, r1
 8002984:	80fb      	strh	r3, [r7, #6]
 8002986:	4613      	mov	r3, r2
 8002988:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 800298a:	2300      	movs	r3, #0
 800298c:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 800298e:	88fb      	ldrh	r3, [r7, #6]
 8002990:	b2db      	uxtb	r3, r3
 8002992:	210a      	movs	r1, #10
 8002994:	4618      	mov	r0, r3
 8002996:	f000 fd0b 	bl	80033b0 <IOE_Read>
 800299a:	4603      	mov	r3, r0
 800299c:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 800299e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80029a2:	43db      	mvns	r3, r3
 80029a4:	b25a      	sxtb	r2, r3
 80029a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029aa:	4013      	ands	r3, r2
 80029ac:	b25b      	sxtb	r3, r3
 80029ae:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 80029b0:	88fb      	ldrh	r3, [r7, #6]
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	7bfa      	ldrb	r2, [r7, #15]
 80029b6:	210a      	movs	r1, #10
 80029b8:	4618      	mov	r0, r3
 80029ba:	f000 fce6 	bl	800338a <IOE_Write>
}
 80029be:	bf00      	nop
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b082      	sub	sp, #8
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	4603      	mov	r3, r0
 80029ce:	460a      	mov	r2, r1
 80029d0:	80fb      	strh	r3, [r7, #6]
 80029d2:	4613      	mov	r3, r2
 80029d4:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 80029d6:	88fb      	ldrh	r3, [r7, #6]
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	210b      	movs	r1, #11
 80029dc:	4618      	mov	r0, r3
 80029de:	f000 fce7 	bl	80033b0 <IOE_Read>
 80029e2:	4603      	mov	r3, r0
 80029e4:	461a      	mov	r2, r3
 80029e6:	797b      	ldrb	r3, [r7, #5]
 80029e8:	4013      	ands	r3, r2
 80029ea:	b2db      	uxtb	r3, r3
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	4603      	mov	r3, r0
 80029fc:	460a      	mov	r2, r1
 80029fe:	80fb      	strh	r3, [r7, #6]
 8002a00:	4613      	mov	r3, r2
 8002a02:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 8002a04:	88fb      	ldrh	r3, [r7, #6]
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	797a      	ldrb	r2, [r7, #5]
 8002a0a:	210b      	movs	r1, #11
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f000 fcbc 	bl	800338a <IOE_Write>
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b084      	sub	sp, #16
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	4603      	mov	r3, r0
 8002a22:	6039      	str	r1, [r7, #0]
 8002a24:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002a26:	2300      	movs	r3, #0
 8002a28:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 8002a2a:	88fb      	ldrh	r3, [r7, #6]
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2117      	movs	r1, #23
 8002a30:	4618      	mov	r0, r3
 8002a32:	f000 fcbd 	bl	80033b0 <IOE_Read>
 8002a36:	4603      	mov	r3, r0
 8002a38:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	b25b      	sxtb	r3, r3
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	b25a      	sxtb	r2, r3
 8002a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a46:	4013      	ands	r3, r2
 8002a48:	b25b      	sxtb	r3, r3
 8002a4a:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8002a4c:	88fb      	ldrh	r3, [r7, #6]
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	7bfa      	ldrb	r2, [r7, #15]
 8002a52:	2117      	movs	r1, #23
 8002a54:	4618      	mov	r0, r3
 8002a56:	f000 fc98 	bl	800338a <IOE_Write>
}
 8002a5a:	bf00      	nop
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b084      	sub	sp, #16
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	4603      	mov	r3, r0
 8002a6a:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8002a6c:	88fb      	ldrh	r3, [r7, #6]
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2104      	movs	r1, #4
 8002a72:	4618      	mov	r0, r3
 8002a74:	f000 fc9c 	bl	80033b0 <IOE_Read>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 8002a7c:	7bfb      	ldrb	r3, [r7, #15]
 8002a7e:	f023 0304 	bic.w	r3, r3, #4
 8002a82:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8002a84:	88fb      	ldrh	r3, [r7, #6]
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	7bfa      	ldrb	r2, [r7, #15]
 8002a8a:	2104      	movs	r1, #4
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f000 fc7c 	bl	800338a <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 8002a92:	88fb      	ldrh	r3, [r7, #6]
 8002a94:	21f0      	movs	r1, #240	; 0xf0
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff ffbf 	bl	8002a1a <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 8002a9c:	7bfb      	ldrb	r3, [r7, #15]
 8002a9e:	f023 0303 	bic.w	r3, r3, #3
 8002aa2:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8002aa4:	88fb      	ldrh	r3, [r7, #6]
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	7bfa      	ldrb	r2, [r7, #15]
 8002aaa:	2104      	movs	r1, #4
 8002aac:	4618      	mov	r0, r3
 8002aae:	f000 fc6c 	bl	800338a <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 8002ab2:	88fb      	ldrh	r3, [r7, #6]
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2249      	movs	r2, #73	; 0x49
 8002ab8:	2120      	movs	r1, #32
 8002aba:	4618      	mov	r0, r3
 8002abc:	f000 fc65 	bl	800338a <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 8002ac0:	2002      	movs	r0, #2
 8002ac2:	f000 fc9f 	bl	8003404 <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 8002ac6:	88fb      	ldrh	r3, [r7, #6]
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2201      	movs	r2, #1
 8002acc:	2121      	movs	r1, #33	; 0x21
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f000 fc5b 	bl	800338a <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 8002ad4:	88fb      	ldrh	r3, [r7, #6]
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	229a      	movs	r2, #154	; 0x9a
 8002ada:	2141      	movs	r1, #65	; 0x41
 8002adc:	4618      	mov	r0, r3
 8002ade:	f000 fc54 	bl	800338a <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	214a      	movs	r1, #74	; 0x4a
 8002aea:	4618      	mov	r0, r3
 8002aec:	f000 fc4d 	bl	800338a <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002af0:	88fb      	ldrh	r3, [r7, #6]
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	2201      	movs	r2, #1
 8002af6:	214b      	movs	r1, #75	; 0x4b
 8002af8:	4618      	mov	r0, r3
 8002afa:	f000 fc46 	bl	800338a <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002afe:	88fb      	ldrh	r3, [r7, #6]
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2200      	movs	r2, #0
 8002b04:	214b      	movs	r1, #75	; 0x4b
 8002b06:	4618      	mov	r0, r3
 8002b08:	f000 fc3f 	bl	800338a <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 8002b0c:	88fb      	ldrh	r3, [r7, #6]
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2201      	movs	r2, #1
 8002b12:	2156      	movs	r1, #86	; 0x56
 8002b14:	4618      	mov	r0, r3
 8002b16:	f000 fc38 	bl	800338a <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 8002b1a:	88fb      	ldrh	r3, [r7, #6]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2201      	movs	r2, #1
 8002b20:	2158      	movs	r1, #88	; 0x58
 8002b22:	4618      	mov	r0, r3
 8002b24:	f000 fc31 	bl	800338a <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8002b28:	88fb      	ldrh	r3, [r7, #6]
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	2140      	movs	r1, #64	; 0x40
 8002b30:	4618      	mov	r0, r3
 8002b32:	f000 fc2a 	bl	800338a <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 8002b36:	88fb      	ldrh	r3, [r7, #6]
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	22ff      	movs	r2, #255	; 0xff
 8002b3c:	210b      	movs	r1, #11
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f000 fc23 	bl	800338a <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 8002b44:	2002      	movs	r0, #2
 8002b46:	f000 fc5d 	bl	8003404 <IOE_Delay>
}
 8002b4a:	bf00      	nop
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b084      	sub	sp, #16
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	4603      	mov	r3, r0
 8002b5a:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 8002b60:	88fb      	ldrh	r3, [r7, #6]
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2140      	movs	r1, #64	; 0x40
 8002b66:	4618      	mov	r0, r3
 8002b68:	f000 fc22 	bl	80033b0 <IOE_Read>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b72:	2b80      	cmp	r3, #128	; 0x80
 8002b74:	bf0c      	ite	eq
 8002b76:	2301      	moveq	r3, #1
 8002b78:	2300      	movne	r3, #0
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 8002b7e:	7bbb      	ldrb	r3, [r7, #14]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00b      	beq.n	8002b9c <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 8002b84:	88fb      	ldrh	r3, [r7, #6]
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	214c      	movs	r1, #76	; 0x4c
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f000 fc10 	bl	80033b0 <IOE_Read>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d010      	beq.n	8002bb8 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 8002b96:	2301      	movs	r3, #1
 8002b98:	73fb      	strb	r3, [r7, #15]
 8002b9a:	e00d      	b.n	8002bb8 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002b9c:	88fb      	ldrh	r3, [r7, #6]
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	214b      	movs	r1, #75	; 0x4b
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 fbf0 	bl	800338a <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002baa:	88fb      	ldrh	r3, [r7, #6]
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2200      	movs	r2, #0
 8002bb0:	214b      	movs	r1, #75	; 0x4b
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 fbe9 	bl	800338a <IOE_Write>
  }
  
  return ret;
 8002bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b086      	sub	sp, #24
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	4603      	mov	r3, r0
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	607a      	str	r2, [r7, #4]
 8002bce:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 8002bd0:	89fb      	ldrh	r3, [r7, #14]
 8002bd2:	b2d8      	uxtb	r0, r3
 8002bd4:	f107 0210 	add.w	r2, r7, #16
 8002bd8:	2304      	movs	r3, #4
 8002bda:	21d7      	movs	r1, #215	; 0xd7
 8002bdc:	f000 fbfb 	bl	80033d6 <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 8002be0:	7c3b      	ldrb	r3, [r7, #16]
 8002be2:	061a      	lsls	r2, r3, #24
 8002be4:	7c7b      	ldrb	r3, [r7, #17]
 8002be6:	041b      	lsls	r3, r3, #16
 8002be8:	431a      	orrs	r2, r3
 8002bea:	7cbb      	ldrb	r3, [r7, #18]
 8002bec:	021b      	lsls	r3, r3, #8
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	7cfa      	ldrb	r2, [r7, #19]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	0d1b      	lsrs	r3, r3, #20
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	0a1b      	lsrs	r3, r3, #8
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002c10:	89fb      	ldrh	r3, [r7, #14]
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	2201      	movs	r2, #1
 8002c16:	214b      	movs	r1, #75	; 0x4b
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f000 fbb6 	bl	800338a <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002c1e:	89fb      	ldrh	r3, [r7, #14]
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2200      	movs	r2, #0
 8002c24:	214b      	movs	r1, #75	; 0x4b
 8002c26:	4618      	mov	r0, r3
 8002c28:	f000 fbaf 	bl	800338a <IOE_Write>
}
 8002c2c:	bf00      	nop
 8002c2e:	3718      	adds	r7, #24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 8002c3e:	f000 fb9e 	bl	800337e <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002c42:	88fb      	ldrh	r3, [r7, #6]
 8002c44:	211f      	movs	r1, #31
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff fe76 	bl	8002938 <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8002c4c:	88fb      	ldrh	r3, [r7, #6]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff fe36 	bl	80028c0 <stmpe811_EnableGlobalIT>
}
 8002c54:	bf00      	nop
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	4603      	mov	r3, r0
 8002c64:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 8002c66:	88fb      	ldrh	r3, [r7, #6]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff fe47 	bl	80028fc <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002c6e:	88fb      	ldrh	r3, [r7, #6]
 8002c70:	211f      	movs	r1, #31
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff fe81 	bl	800297a <stmpe811_DisableITSource>
}
 8002c78:	bf00      	nop
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 8002c8a:	88fb      	ldrh	r3, [r7, #6]
 8002c8c:	211f      	movs	r1, #31
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff fe99 	bl	80029c6 <stmpe811_ReadGITStatus>
 8002c94:	4603      	mov	r3, r0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 8002ca8:	88fb      	ldrh	r3, [r7, #6]
 8002caa:	211f      	movs	r1, #31
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7ff fea1 	bl	80029f4 <stmpe811_ClearGlobalIT>
}
 8002cb2:	bf00      	nop
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
	...

08002cbc <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002cca:	2300      	movs	r3, #0
 8002ccc:	73fb      	strb	r3, [r7, #15]
 8002cce:	e00b      	b.n	8002ce8 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 8002cd0:	7bfb      	ldrb	r3, [r7, #15]
 8002cd2:	4a0a      	ldr	r2, [pc, #40]	; (8002cfc <stmpe811_GetInstance+0x40>)
 8002cd4:	5cd3      	ldrb	r3, [r2, r3]
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	88fa      	ldrh	r2, [r7, #6]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d101      	bne.n	8002ce2 <stmpe811_GetInstance+0x26>
    {
      return idx; 
 8002cde:	7bfb      	ldrb	r3, [r7, #15]
 8002ce0:	e006      	b.n	8002cf0 <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002ce2:	7bfb      	ldrb	r3, [r7, #15]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	73fb      	strb	r3, [r7, #15]
 8002ce8:	7bfb      	ldrb	r3, [r7, #15]
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d9f0      	bls.n	8002cd0 <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8002cee:	23ff      	movs	r3, #255	; 0xff
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr
 8002cfc:	20000764 	.word	0x20000764

08002d00 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	4a07      	ldr	r2, [pc, #28]	; (8002d2c <BSP_LED_Toggle+0x2c>)
 8002d0e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	4906      	ldr	r1, [pc, #24]	; (8002d30 <BSP_LED_Toggle+0x30>)
 8002d16:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4610      	mov	r0, r2
 8002d1e:	f002 fe60 	bl	80059e2 <HAL_GPIO_TogglePin>
}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	2000006c 	.word	0x2000006c
 8002d30:	0800c464 	.word	0x0800c464

08002d34 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b08a      	sub	sp, #40	; 0x28
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a33      	ldr	r2, [pc, #204]	; (8002e10 <I2Cx_MspInit+0xdc>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d15f      	bne.n	8002e06 <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 8002d46:	2300      	movs	r3, #0
 8002d48:	613b      	str	r3, [r7, #16]
 8002d4a:	4b32      	ldr	r3, [pc, #200]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4e:	4a31      	ldr	r2, [pc, #196]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002d50:	f043 0304 	orr.w	r3, r3, #4
 8002d54:	6313      	str	r3, [r2, #48]	; 0x30
 8002d56:	4b2f      	ldr	r3, [pc, #188]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5a:	f003 0304 	and.w	r3, r3, #4
 8002d5e:	613b      	str	r3, [r7, #16]
 8002d60:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8002d62:	2300      	movs	r3, #0
 8002d64:	60fb      	str	r3, [r7, #12]
 8002d66:	4b2b      	ldr	r3, [pc, #172]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6a:	4a2a      	ldr	r2, [pc, #168]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002d6c:	f043 0301 	orr.w	r3, r3, #1
 8002d70:	6313      	str	r3, [r2, #48]	; 0x30
 8002d72:	4b28      	ldr	r3, [pc, #160]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8002d7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8002d84:	2312      	movs	r3, #18
 8002d86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002d90:	2304      	movs	r3, #4
 8002d92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002d94:	f107 0314 	add.w	r3, r7, #20
 8002d98:	4619      	mov	r1, r3
 8002d9a:	481f      	ldr	r0, [pc, #124]	; (8002e18 <I2Cx_MspInit+0xe4>)
 8002d9c:	f002 fb50 	bl	8005440 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 8002da0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002da4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002da6:	f107 0314 	add.w	r3, r7, #20
 8002daa:	4619      	mov	r1, r3
 8002dac:	481b      	ldr	r0, [pc, #108]	; (8002e1c <I2Cx_MspInit+0xe8>)
 8002dae:	f002 fb47 	bl	8005440 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	60bb      	str	r3, [r7, #8]
 8002db6:	4b17      	ldr	r3, [pc, #92]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	4a16      	ldr	r2, [pc, #88]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002dbc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002dc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002dc2:	4b14      	ldr	r3, [pc, #80]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002dca:	60bb      	str	r3, [r7, #8]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 8002dce:	4b11      	ldr	r3, [pc, #68]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	4a10      	ldr	r2, [pc, #64]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002dd4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002dd8:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 8002dda:	4b0e      	ldr	r3, [pc, #56]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	4a0d      	ldr	r2, [pc, #52]	; (8002e14 <I2Cx_MspInit+0xe0>)
 8002de0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002de4:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002de6:	2200      	movs	r2, #0
 8002de8:	210f      	movs	r1, #15
 8002dea:	2048      	movs	r0, #72	; 0x48
 8002dec:	f001 fba2 	bl	8004534 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002df0:	2048      	movs	r0, #72	; 0x48
 8002df2:	f001 fbbb 	bl	800456c <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002df6:	2200      	movs	r2, #0
 8002df8:	210f      	movs	r1, #15
 8002dfa:	2049      	movs	r0, #73	; 0x49
 8002dfc:	f001 fb9a 	bl	8004534 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8002e00:	2049      	movs	r0, #73	; 0x49
 8002e02:	f001 fbb3 	bl	800456c <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 8002e06:	bf00      	nop
 8002e08:	3728      	adds	r7, #40	; 0x28
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	40005c00 	.word	0x40005c00
 8002e14:	40023800 	.word	0x40023800
 8002e18:	40020000 	.word	0x40020000
 8002e1c:	40020800 	.word	0x40020800

08002e20 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8002e24:	4814      	ldr	r0, [pc, #80]	; (8002e78 <I2Cx_Init+0x58>)
 8002e26:	f004 fc53 	bl	80076d0 <HAL_I2C_GetState>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d121      	bne.n	8002e74 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8002e30:	4b11      	ldr	r3, [pc, #68]	; (8002e78 <I2Cx_Init+0x58>)
 8002e32:	4a12      	ldr	r2, [pc, #72]	; (8002e7c <I2Cx_Init+0x5c>)
 8002e34:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 8002e36:	4b10      	ldr	r3, [pc, #64]	; (8002e78 <I2Cx_Init+0x58>)
 8002e38:	4a11      	ldr	r2, [pc, #68]	; (8002e80 <I2Cx_Init+0x60>)
 8002e3a:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8002e3c:	4b0e      	ldr	r3, [pc, #56]	; (8002e78 <I2Cx_Init+0x58>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8002e42:	4b0d      	ldr	r3, [pc, #52]	; (8002e78 <I2Cx_Init+0x58>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002e48:	4b0b      	ldr	r3, [pc, #44]	; (8002e78 <I2Cx_Init+0x58>)
 8002e4a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002e4e:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8002e50:	4b09      	ldr	r3, [pc, #36]	; (8002e78 <I2Cx_Init+0x58>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 8002e56:	4b08      	ldr	r3, [pc, #32]	; (8002e78 <I2Cx_Init+0x58>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 8002e5c:	4b06      	ldr	r3, [pc, #24]	; (8002e78 <I2Cx_Init+0x58>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 8002e62:	4b05      	ldr	r3, [pc, #20]	; (8002e78 <I2Cx_Init+0x58>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8002e68:	4803      	ldr	r0, [pc, #12]	; (8002e78 <I2Cx_Init+0x58>)
 8002e6a:	f7ff ff63 	bl	8002d34 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8002e6e:	4802      	ldr	r0, [pc, #8]	; (8002e78 <I2Cx_Init+0x58>)
 8002e70:	f003 ff9a 	bl	8006da8 <HAL_I2C_Init>
  }
}
 8002e74:	bf00      	nop
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	20000768 	.word	0x20000768
 8002e7c:	40005c00 	.word	0x40005c00
 8002e80:	000186a0 	.word	0x000186a0

08002e84 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	603b      	str	r3, [r7, #0]
 8002e8e:	4b13      	ldr	r3, [pc, #76]	; (8002edc <I2Cx_ITConfig+0x58>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	4a12      	ldr	r2, [pc, #72]	; (8002edc <I2Cx_ITConfig+0x58>)
 8002e94:	f043 0301 	orr.w	r3, r3, #1
 8002e98:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9a:	4b10      	ldr	r3, [pc, #64]	; (8002edc <I2Cx_ITConfig+0x58>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	603b      	str	r3, [r7, #0]
 8002ea4:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 8002ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002eaa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8002eac:	2301      	movs	r3, #1
 8002eae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8002eb4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002eb8:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8002eba:	1d3b      	adds	r3, r7, #4
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	4808      	ldr	r0, [pc, #32]	; (8002ee0 <I2Cx_ITConfig+0x5c>)
 8002ec0:	f002 fabe 	bl	8005440 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	210f      	movs	r1, #15
 8002ec8:	2028      	movs	r0, #40	; 0x28
 8002eca:	f001 fb33 	bl	8004534 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8002ece:	2028      	movs	r0, #40	; 0x28
 8002ed0:	f001 fb4c 	bl	800456c <HAL_NVIC_EnableIRQ>
}
 8002ed4:	bf00      	nop
 8002ed6:	3718      	adds	r7, #24
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	40020000 	.word	0x40020000

08002ee4 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b088      	sub	sp, #32
 8002ee8:	af04      	add	r7, sp, #16
 8002eea:	4603      	mov	r3, r0
 8002eec:	71fb      	strb	r3, [r7, #7]
 8002eee:	460b      	mov	r3, r1
 8002ef0:	71bb      	strb	r3, [r7, #6]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8002efa:	79fb      	ldrb	r3, [r7, #7]
 8002efc:	b299      	uxth	r1, r3
 8002efe:	79bb      	ldrb	r3, [r7, #6]
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	4b0b      	ldr	r3, [pc, #44]	; (8002f30 <I2Cx_WriteData+0x4c>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	9302      	str	r3, [sp, #8]
 8002f08:	2301      	movs	r3, #1
 8002f0a:	9301      	str	r3, [sp, #4]
 8002f0c:	1d7b      	adds	r3, r7, #5
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	2301      	movs	r3, #1
 8002f12:	4808      	ldr	r0, [pc, #32]	; (8002f34 <I2Cx_WriteData+0x50>)
 8002f14:	f004 f8bc 	bl	8007090 <HAL_I2C_Mem_Write>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002f1c:	7bfb      	ldrb	r3, [r7, #15]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002f22:	f000 f863 	bl	8002fec <I2Cx_Error>
  }        
}
 8002f26:	bf00      	nop
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000074 	.word	0x20000074
 8002f34:	20000768 	.word	0x20000768

08002f38 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b088      	sub	sp, #32
 8002f3c:	af04      	add	r7, sp, #16
 8002f3e:	4603      	mov	r3, r0
 8002f40:	460a      	mov	r2, r1
 8002f42:	71fb      	strb	r3, [r7, #7]
 8002f44:	4613      	mov	r3, r2
 8002f46:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8002f50:	79fb      	ldrb	r3, [r7, #7]
 8002f52:	b299      	uxth	r1, r3
 8002f54:	79bb      	ldrb	r3, [r7, #6]
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	4b0b      	ldr	r3, [pc, #44]	; (8002f88 <I2Cx_ReadData+0x50>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	9302      	str	r3, [sp, #8]
 8002f5e:	2301      	movs	r3, #1
 8002f60:	9301      	str	r3, [sp, #4]
 8002f62:	f107 030e 	add.w	r3, r7, #14
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	2301      	movs	r3, #1
 8002f6a:	4808      	ldr	r0, [pc, #32]	; (8002f8c <I2Cx_ReadData+0x54>)
 8002f6c:	f004 f98a 	bl	8007284 <HAL_I2C_Mem_Read>
 8002f70:	4603      	mov	r3, r0
 8002f72:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002f7a:	f000 f837 	bl	8002fec <I2Cx_Error>
  
  }
  return value;
 8002f7e:	7bbb      	ldrb	r3, [r7, #14]
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3710      	adds	r7, #16
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	20000074 	.word	0x20000074
 8002f8c:	20000768 	.word	0x20000768

08002f90 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af04      	add	r7, sp, #16
 8002f96:	603a      	str	r2, [r7, #0]
 8002f98:	461a      	mov	r2, r3
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	71fb      	strb	r3, [r7, #7]
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	71bb      	strb	r3, [r7, #6]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 8002faa:	79fb      	ldrb	r3, [r7, #7]
 8002fac:	b299      	uxth	r1, r3
 8002fae:	79bb      	ldrb	r3, [r7, #6]
 8002fb0:	b29a      	uxth	r2, r3
 8002fb2:	4b0c      	ldr	r3, [pc, #48]	; (8002fe4 <I2Cx_ReadBuffer+0x54>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	9302      	str	r3, [sp, #8]
 8002fb8:	88bb      	ldrh	r3, [r7, #4]
 8002fba:	9301      	str	r3, [sp, #4]
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	9300      	str	r3, [sp, #0]
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	4809      	ldr	r0, [pc, #36]	; (8002fe8 <I2Cx_ReadBuffer+0x58>)
 8002fc4:	f004 f95e 	bl	8007284 <HAL_I2C_Mem_Read>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	e002      	b.n	8002fdc <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002fd6:	f000 f809 	bl	8002fec <I2Cx_Error>

    return 1;
 8002fda:	2301      	movs	r3, #1
  }
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	20000074 	.word	0x20000074
 8002fe8:	20000768 	.word	0x20000768

08002fec <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8002ff0:	4803      	ldr	r0, [pc, #12]	; (8003000 <I2Cx_Error+0x14>)
 8002ff2:	f004 f81d 	bl	8007030 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 8002ff6:	f7ff ff13 	bl	8002e20 <I2Cx_Init>
}
 8002ffa:	bf00      	nop
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	20000768 	.word	0x20000768

08003004 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8003008:	4819      	ldr	r0, [pc, #100]	; (8003070 <SPIx_Init+0x6c>)
 800300a:	f006 fe4e 	bl	8009caa <HAL_SPI_GetState>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d12b      	bne.n	800306c <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8003014:	4b16      	ldr	r3, [pc, #88]	; (8003070 <SPIx_Init+0x6c>)
 8003016:	4a17      	ldr	r2, [pc, #92]	; (8003074 <SPIx_Init+0x70>)
 8003018:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800301a:	4b15      	ldr	r3, [pc, #84]	; (8003070 <SPIx_Init+0x6c>)
 800301c:	2218      	movs	r2, #24
 800301e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8003020:	4b13      	ldr	r3, [pc, #76]	; (8003070 <SPIx_Init+0x6c>)
 8003022:	2200      	movs	r2, #0
 8003024:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8003026:	4b12      	ldr	r3, [pc, #72]	; (8003070 <SPIx_Init+0x6c>)
 8003028:	2200      	movs	r2, #0
 800302a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800302c:	4b10      	ldr	r3, [pc, #64]	; (8003070 <SPIx_Init+0x6c>)
 800302e:	2200      	movs	r2, #0
 8003030:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8003032:	4b0f      	ldr	r3, [pc, #60]	; (8003070 <SPIx_Init+0x6c>)
 8003034:	2200      	movs	r2, #0
 8003036:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8003038:	4b0d      	ldr	r3, [pc, #52]	; (8003070 <SPIx_Init+0x6c>)
 800303a:	2207      	movs	r2, #7
 800303c:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800303e:	4b0c      	ldr	r3, [pc, #48]	; (8003070 <SPIx_Init+0x6c>)
 8003040:	2200      	movs	r2, #0
 8003042:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8003044:	4b0a      	ldr	r3, [pc, #40]	; (8003070 <SPIx_Init+0x6c>)
 8003046:	2200      	movs	r2, #0
 8003048:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800304a:	4b09      	ldr	r3, [pc, #36]	; (8003070 <SPIx_Init+0x6c>)
 800304c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003050:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8003052:	4b07      	ldr	r3, [pc, #28]	; (8003070 <SPIx_Init+0x6c>)
 8003054:	2200      	movs	r2, #0
 8003056:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8003058:	4b05      	ldr	r3, [pc, #20]	; (8003070 <SPIx_Init+0x6c>)
 800305a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800305e:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8003060:	4803      	ldr	r0, [pc, #12]	; (8003070 <SPIx_Init+0x6c>)
 8003062:	f000 f853 	bl	800310c <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8003066:	4802      	ldr	r0, [pc, #8]	; (8003070 <SPIx_Init+0x6c>)
 8003068:	f006 f97f 	bl	800936a <HAL_SPI_Init>
  } 
}
 800306c:	bf00      	nop
 800306e:	bd80      	pop	{r7, pc}
 8003070:	200007bc 	.word	0x200007bc
 8003074:	40015000 	.word	0x40015000

08003078 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8003082:	2300      	movs	r3, #0
 8003084:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8003086:	79fb      	ldrb	r3, [r7, #7]
 8003088:	b29a      	uxth	r2, r3
 800308a:	4b09      	ldr	r3, [pc, #36]	; (80030b0 <SPIx_Read+0x38>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f107 0108 	add.w	r1, r7, #8
 8003092:	4808      	ldr	r0, [pc, #32]	; (80030b4 <SPIx_Read+0x3c>)
 8003094:	f006 fb56 	bl	8009744 <HAL_SPI_Receive>
 8003098:	4603      	mov	r3, r0
 800309a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800309c:	7bfb      	ldrb	r3, [r7, #15]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80030a2:	f000 f827 	bl	80030f4 <SPIx_Error>
  }
  
  return readvalue;
 80030a6:	68bb      	ldr	r3, [r7, #8]
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	20000078 	.word	0x20000078
 80030b4:	200007bc 	.word	0x200007bc

080030b8 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	4603      	mov	r3, r0
 80030c0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80030c2:	2300      	movs	r3, #0
 80030c4:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 80030c6:	4b09      	ldr	r3, [pc, #36]	; (80030ec <SPIx_Write+0x34>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	1db9      	adds	r1, r7, #6
 80030cc:	2201      	movs	r2, #1
 80030ce:	4808      	ldr	r0, [pc, #32]	; (80030f0 <SPIx_Write+0x38>)
 80030d0:	f006 f9fc 	bl	80094cc <HAL_SPI_Transmit>
 80030d4:	4603      	mov	r3, r0
 80030d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d001      	beq.n	80030e2 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80030de:	f000 f809 	bl	80030f4 <SPIx_Error>
  }
}
 80030e2:	bf00      	nop
 80030e4:	3710      	adds	r7, #16
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	20000078 	.word	0x20000078
 80030f0:	200007bc 	.word	0x200007bc

080030f4 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80030f8:	4803      	ldr	r0, [pc, #12]	; (8003108 <SPIx_Error+0x14>)
 80030fa:	f006 f9bf 	bl	800947c <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 80030fe:	f7ff ff81 	bl	8003004 <SPIx_Init>
}
 8003102:	bf00      	nop
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	200007bc 	.word	0x200007bc

0800310c <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b08a      	sub	sp, #40	; 0x28
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8003114:	2300      	movs	r3, #0
 8003116:	613b      	str	r3, [r7, #16]
 8003118:	4b17      	ldr	r3, [pc, #92]	; (8003178 <SPIx_MspInit+0x6c>)
 800311a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800311c:	4a16      	ldr	r2, [pc, #88]	; (8003178 <SPIx_MspInit+0x6c>)
 800311e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003122:	6453      	str	r3, [r2, #68]	; 0x44
 8003124:	4b14      	ldr	r3, [pc, #80]	; (8003178 <SPIx_MspInit+0x6c>)
 8003126:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003128:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8003130:	2300      	movs	r3, #0
 8003132:	60fb      	str	r3, [r7, #12]
 8003134:	4b10      	ldr	r3, [pc, #64]	; (8003178 <SPIx_MspInit+0x6c>)
 8003136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003138:	4a0f      	ldr	r2, [pc, #60]	; (8003178 <SPIx_MspInit+0x6c>)
 800313a:	f043 0320 	orr.w	r3, r3, #32
 800313e:	6313      	str	r3, [r2, #48]	; 0x30
 8003140:	4b0d      	ldr	r3, [pc, #52]	; (8003178 <SPIx_MspInit+0x6c>)
 8003142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003144:	f003 0320 	and.w	r3, r3, #32
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 800314c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8003150:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8003152:	2302      	movs	r3, #2
 8003154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8003156:	2302      	movs	r3, #2
 8003158:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800315a:	2301      	movs	r3, #1
 800315c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 800315e:	2305      	movs	r3, #5
 8003160:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8003162:	f107 0314 	add.w	r3, r7, #20
 8003166:	4619      	mov	r1, r3
 8003168:	4804      	ldr	r0, [pc, #16]	; (800317c <SPIx_MspInit+0x70>)
 800316a:	f002 f969 	bl	8005440 <HAL_GPIO_Init>
}
 800316e:	bf00      	nop
 8003170:	3728      	adds	r7, #40	; 0x28
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	40023800 	.word	0x40023800
 800317c:	40021400 	.word	0x40021400

08003180 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b088      	sub	sp, #32
 8003184:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8003186:	4b36      	ldr	r3, [pc, #216]	; (8003260 <LCD_IO_Init+0xe0>)
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d164      	bne.n	8003258 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 800318e:	4b34      	ldr	r3, [pc, #208]	; (8003260 <LCD_IO_Init+0xe0>)
 8003190:	2201      	movs	r2, #1
 8003192:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8003194:	2300      	movs	r3, #0
 8003196:	60bb      	str	r3, [r7, #8]
 8003198:	4b32      	ldr	r3, [pc, #200]	; (8003264 <LCD_IO_Init+0xe4>)
 800319a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319c:	4a31      	ldr	r2, [pc, #196]	; (8003264 <LCD_IO_Init+0xe4>)
 800319e:	f043 0308 	orr.w	r3, r3, #8
 80031a2:	6313      	str	r3, [r2, #48]	; 0x30
 80031a4:	4b2f      	ldr	r3, [pc, #188]	; (8003264 <LCD_IO_Init+0xe4>)
 80031a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a8:	f003 0308 	and.w	r3, r3, #8
 80031ac:	60bb      	str	r3, [r7, #8]
 80031ae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80031b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031b4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80031b6:	2301      	movs	r3, #1
 80031b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80031ba:	2300      	movs	r3, #0
 80031bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80031be:	2302      	movs	r3, #2
 80031c0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80031c2:	f107 030c 	add.w	r3, r7, #12
 80031c6:	4619      	mov	r1, r3
 80031c8:	4827      	ldr	r0, [pc, #156]	; (8003268 <LCD_IO_Init+0xe8>)
 80031ca:	f002 f939 	bl	8005440 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 80031ce:	2300      	movs	r3, #0
 80031d0:	607b      	str	r3, [r7, #4]
 80031d2:	4b24      	ldr	r3, [pc, #144]	; (8003264 <LCD_IO_Init+0xe4>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d6:	4a23      	ldr	r2, [pc, #140]	; (8003264 <LCD_IO_Init+0xe4>)
 80031d8:	f043 0308 	orr.w	r3, r3, #8
 80031dc:	6313      	str	r3, [r2, #48]	; 0x30
 80031de:	4b21      	ldr	r3, [pc, #132]	; (8003264 <LCD_IO_Init+0xe4>)
 80031e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	607b      	str	r3, [r7, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80031ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031ee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80031f0:	2301      	movs	r3, #1
 80031f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80031f4:	2300      	movs	r3, #0
 80031f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80031f8:	2302      	movs	r3, #2
 80031fa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80031fc:	f107 030c 	add.w	r3, r7, #12
 8003200:	4619      	mov	r1, r3
 8003202:	4819      	ldr	r0, [pc, #100]	; (8003268 <LCD_IO_Init+0xe8>)
 8003204:	f002 f91c 	bl	8005440 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8003208:	2300      	movs	r3, #0
 800320a:	603b      	str	r3, [r7, #0]
 800320c:	4b15      	ldr	r3, [pc, #84]	; (8003264 <LCD_IO_Init+0xe4>)
 800320e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003210:	4a14      	ldr	r2, [pc, #80]	; (8003264 <LCD_IO_Init+0xe4>)
 8003212:	f043 0304 	orr.w	r3, r3, #4
 8003216:	6313      	str	r3, [r2, #48]	; 0x30
 8003218:	4b12      	ldr	r3, [pc, #72]	; (8003264 <LCD_IO_Init+0xe4>)
 800321a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321c:	f003 0304 	and.w	r3, r3, #4
 8003220:	603b      	str	r3, [r7, #0]
 8003222:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8003224:	2304      	movs	r3, #4
 8003226:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003228:	2301      	movs	r3, #1
 800322a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800322c:	2300      	movs	r3, #0
 800322e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003230:	2302      	movs	r3, #2
 8003232:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8003234:	f107 030c 	add.w	r3, r7, #12
 8003238:	4619      	mov	r1, r3
 800323a:	480c      	ldr	r0, [pc, #48]	; (800326c <LCD_IO_Init+0xec>)
 800323c:	f002 f900 	bl	8005440 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8003240:	2200      	movs	r2, #0
 8003242:	2104      	movs	r1, #4
 8003244:	4809      	ldr	r0, [pc, #36]	; (800326c <LCD_IO_Init+0xec>)
 8003246:	f002 fbb3 	bl	80059b0 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800324a:	2201      	movs	r2, #1
 800324c:	2104      	movs	r1, #4
 800324e:	4807      	ldr	r0, [pc, #28]	; (800326c <LCD_IO_Init+0xec>)
 8003250:	f002 fbae 	bl	80059b0 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8003254:	f7ff fed6 	bl	8003004 <SPIx_Init>
  }
}
 8003258:	bf00      	nop
 800325a:	3720      	adds	r7, #32
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	20000814 	.word	0x20000814
 8003264:	40023800 	.word	0x40023800
 8003268:	40020c00 	.word	0x40020c00
 800326c:	40020800 	.word	0x40020800

08003270 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800327a:	2201      	movs	r2, #1
 800327c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003280:	480a      	ldr	r0, [pc, #40]	; (80032ac <LCD_IO_WriteData+0x3c>)
 8003282:	f002 fb95 	bl	80059b0 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8003286:	2200      	movs	r2, #0
 8003288:	2104      	movs	r1, #4
 800328a:	4809      	ldr	r0, [pc, #36]	; (80032b0 <LCD_IO_WriteData+0x40>)
 800328c:	f002 fb90 	bl	80059b0 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8003290:	88fb      	ldrh	r3, [r7, #6]
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff ff10 	bl	80030b8 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003298:	2201      	movs	r2, #1
 800329a:	2104      	movs	r1, #4
 800329c:	4804      	ldr	r0, [pc, #16]	; (80032b0 <LCD_IO_WriteData+0x40>)
 800329e:	f002 fb87 	bl	80059b0 <HAL_GPIO_WritePin>
}
 80032a2:	bf00      	nop
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	40020c00 	.word	0x40020c00
 80032b0:	40020800 	.word	0x40020800

080032b4 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	4603      	mov	r3, r0
 80032bc:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80032be:	2200      	movs	r2, #0
 80032c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032c4:	480a      	ldr	r0, [pc, #40]	; (80032f0 <LCD_IO_WriteReg+0x3c>)
 80032c6:	f002 fb73 	bl	80059b0 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80032ca:	2200      	movs	r2, #0
 80032cc:	2104      	movs	r1, #4
 80032ce:	4809      	ldr	r0, [pc, #36]	; (80032f4 <LCD_IO_WriteReg+0x40>)
 80032d0:	f002 fb6e 	bl	80059b0 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80032d4:	79fb      	ldrb	r3, [r7, #7]
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff feed 	bl	80030b8 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80032de:	2201      	movs	r2, #1
 80032e0:	2104      	movs	r1, #4
 80032e2:	4804      	ldr	r0, [pc, #16]	; (80032f4 <LCD_IO_WriteReg+0x40>)
 80032e4:	f002 fb64 	bl	80059b0 <HAL_GPIO_WritePin>
}
 80032e8:	bf00      	nop
 80032ea:	3708      	adds	r7, #8
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40020c00 	.word	0x40020c00
 80032f4:	40020800 	.word	0x40020800

080032f8 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	460a      	mov	r2, r1
 8003302:	80fb      	strh	r3, [r7, #6]
 8003304:	4613      	mov	r3, r2
 8003306:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8003308:	2300      	movs	r3, #0
 800330a:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 800330c:	2200      	movs	r2, #0
 800330e:	2104      	movs	r1, #4
 8003310:	4810      	ldr	r0, [pc, #64]	; (8003354 <LCD_IO_ReadData+0x5c>)
 8003312:	f002 fb4d 	bl	80059b0 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8003316:	2200      	movs	r2, #0
 8003318:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800331c:	480e      	ldr	r0, [pc, #56]	; (8003358 <LCD_IO_ReadData+0x60>)
 800331e:	f002 fb47 	bl	80059b0 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8003322:	88fb      	ldrh	r3, [r7, #6]
 8003324:	4618      	mov	r0, r3
 8003326:	f7ff fec7 	bl	80030b8 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 800332a:	797b      	ldrb	r3, [r7, #5]
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff fea3 	bl	8003078 <SPIx_Read>
 8003332:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8003334:	2201      	movs	r2, #1
 8003336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800333a:	4807      	ldr	r0, [pc, #28]	; (8003358 <LCD_IO_ReadData+0x60>)
 800333c:	f002 fb38 	bl	80059b0 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003340:	2201      	movs	r2, #1
 8003342:	2104      	movs	r1, #4
 8003344:	4803      	ldr	r0, [pc, #12]	; (8003354 <LCD_IO_ReadData+0x5c>)
 8003346:	f002 fb33 	bl	80059b0 <HAL_GPIO_WritePin>
  
  return readvalue;
 800334a:	68fb      	ldr	r3, [r7, #12]
}
 800334c:	4618      	mov	r0, r3
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	40020800 	.word	0x40020800
 8003358:	40020c00 	.word	0x40020c00

0800335c <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f001 f809 	bl	800437c <HAL_Delay>
}
 800336a:	bf00      	nop
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 8003372:	b580      	push	{r7, lr}
 8003374:	af00      	add	r7, sp, #0
  I2Cx_Init();
 8003376:	f7ff fd53 	bl	8002e20 <I2Cx_Init>
}
 800337a:	bf00      	nop
 800337c:	bd80      	pop	{r7, pc}

0800337e <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 8003382:	f7ff fd7f 	bl	8002e84 <I2Cx_ITConfig>
}
 8003386:	bf00      	nop
 8003388:	bd80      	pop	{r7, pc}

0800338a <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800338a:	b580      	push	{r7, lr}
 800338c:	b082      	sub	sp, #8
 800338e:	af00      	add	r7, sp, #0
 8003390:	4603      	mov	r3, r0
 8003392:	71fb      	strb	r3, [r7, #7]
 8003394:	460b      	mov	r3, r1
 8003396:	71bb      	strb	r3, [r7, #6]
 8003398:	4613      	mov	r3, r2
 800339a:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 800339c:	797a      	ldrb	r2, [r7, #5]
 800339e:	79b9      	ldrb	r1, [r7, #6]
 80033a0:	79fb      	ldrb	r3, [r7, #7]
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7ff fd9e 	bl	8002ee4 <I2Cx_WriteData>
}
 80033a8:	bf00      	nop
 80033aa:	3708      	adds	r7, #8
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	4603      	mov	r3, r0
 80033b8:	460a      	mov	r2, r1
 80033ba:	71fb      	strb	r3, [r7, #7]
 80033bc:	4613      	mov	r3, r2
 80033be:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 80033c0:	79ba      	ldrb	r2, [r7, #6]
 80033c2:	79fb      	ldrb	r3, [r7, #7]
 80033c4:	4611      	mov	r1, r2
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff fdb6 	bl	8002f38 <I2Cx_ReadData>
 80033cc:	4603      	mov	r3, r0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b082      	sub	sp, #8
 80033da:	af00      	add	r7, sp, #0
 80033dc:	603a      	str	r2, [r7, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	4603      	mov	r3, r0
 80033e2:	71fb      	strb	r3, [r7, #7]
 80033e4:	460b      	mov	r3, r1
 80033e6:	71bb      	strb	r3, [r7, #6]
 80033e8:	4613      	mov	r3, r2
 80033ea:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 80033ec:	88bb      	ldrh	r3, [r7, #4]
 80033ee:	79b9      	ldrb	r1, [r7, #6]
 80033f0:	79f8      	ldrb	r0, [r7, #7]
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	f7ff fdcc 	bl	8002f90 <I2Cx_ReadBuffer>
 80033f8:	4603      	mov	r3, r0
 80033fa:	b29b      	uxth	r3, r3
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3708      	adds	r7, #8
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 ffb5 	bl	800437c <HAL_Delay>
}
 8003412:	bf00      	nop
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
	...

0800341c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8003420:	4b2d      	ldr	r3, [pc, #180]	; (80034d8 <BSP_LCD_Init+0xbc>)
 8003422:	4a2e      	ldr	r2, [pc, #184]	; (80034dc <BSP_LCD_Init+0xc0>)
 8003424:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8003426:	4b2c      	ldr	r3, [pc, #176]	; (80034d8 <BSP_LCD_Init+0xbc>)
 8003428:	2209      	movs	r2, #9
 800342a:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 800342c:	4b2a      	ldr	r3, [pc, #168]	; (80034d8 <BSP_LCD_Init+0xbc>)
 800342e:	2201      	movs	r2, #1
 8003430:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8003432:	4b29      	ldr	r3, [pc, #164]	; (80034d8 <BSP_LCD_Init+0xbc>)
 8003434:	221d      	movs	r2, #29
 8003436:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8003438:	4b27      	ldr	r3, [pc, #156]	; (80034d8 <BSP_LCD_Init+0xbc>)
 800343a:	2203      	movs	r2, #3
 800343c:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 800343e:	4b26      	ldr	r3, [pc, #152]	; (80034d8 <BSP_LCD_Init+0xbc>)
 8003440:	f240 120d 	movw	r2, #269	; 0x10d
 8003444:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8003446:	4b24      	ldr	r3, [pc, #144]	; (80034d8 <BSP_LCD_Init+0xbc>)
 8003448:	f240 1243 	movw	r2, #323	; 0x143
 800344c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 800344e:	4b22      	ldr	r3, [pc, #136]	; (80034d8 <BSP_LCD_Init+0xbc>)
 8003450:	f240 1217 	movw	r2, #279	; 0x117
 8003454:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8003456:	4b20      	ldr	r3, [pc, #128]	; (80034d8 <BSP_LCD_Init+0xbc>)
 8003458:	f240 1247 	movw	r2, #327	; 0x147
 800345c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 800345e:	4b1e      	ldr	r3, [pc, #120]	; (80034d8 <BSP_LCD_Init+0xbc>)
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8003466:	4b1c      	ldr	r3, [pc, #112]	; (80034d8 <BSP_LCD_Init+0xbc>)
 8003468:	2200      	movs	r2, #0
 800346a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 800346e:	4b1a      	ldr	r3, [pc, #104]	; (80034d8 <BSP_LCD_Init+0xbc>)
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003476:	4b1a      	ldr	r3, [pc, #104]	; (80034e0 <BSP_LCD_Init+0xc4>)
 8003478:	2208      	movs	r2, #8
 800347a:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800347c:	4b18      	ldr	r3, [pc, #96]	; (80034e0 <BSP_LCD_Init+0xc4>)
 800347e:	22c0      	movs	r2, #192	; 0xc0
 8003480:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8003482:	4b17      	ldr	r3, [pc, #92]	; (80034e0 <BSP_LCD_Init+0xc4>)
 8003484:	2204      	movs	r2, #4
 8003486:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8003488:	4b15      	ldr	r3, [pc, #84]	; (80034e0 <BSP_LCD_Init+0xc4>)
 800348a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800348e:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8003490:	4813      	ldr	r0, [pc, #76]	; (80034e0 <BSP_LCD_Init+0xc4>)
 8003492:	f005 fd19 	bl	8008ec8 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8003496:	4b10      	ldr	r3, [pc, #64]	; (80034d8 <BSP_LCD_Init+0xbc>)
 8003498:	2200      	movs	r2, #0
 800349a:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800349c:	4b0e      	ldr	r3, [pc, #56]	; (80034d8 <BSP_LCD_Init+0xbc>)
 800349e:	2200      	movs	r2, #0
 80034a0:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80034a2:	4b0d      	ldr	r3, [pc, #52]	; (80034d8 <BSP_LCD_Init+0xbc>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80034a8:	4b0b      	ldr	r3, [pc, #44]	; (80034d8 <BSP_LCD_Init+0xbc>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 80034ae:	f000 fa7f 	bl	80039b0 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 80034b2:	4809      	ldr	r0, [pc, #36]	; (80034d8 <BSP_LCD_Init+0xbc>)
 80034b4:	f004 fcf0 	bl	8007e98 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 80034b8:	4b0a      	ldr	r3, [pc, #40]	; (80034e4 <BSP_LCD_Init+0xc8>)
 80034ba:	4a0b      	ldr	r2, [pc, #44]	; (80034e8 <BSP_LCD_Init+0xcc>)
 80034bc:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 80034be:	4b09      	ldr	r3, [pc, #36]	; (80034e4 <BSP_LCD_Init+0xc8>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 80034c6:	f000 fc61 	bl	8003d8c <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80034ca:	4808      	ldr	r0, [pc, #32]	; (80034ec <BSP_LCD_Init+0xd0>)
 80034cc:	f000 f8ee 	bl	80036ac <BSP_LCD_SetFont>

  return LCD_OK;
 80034d0:	2300      	movs	r3, #0
}  
 80034d2:	4618      	mov	r0, r3
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	20000818 	.word	0x20000818
 80034dc:	40016800 	.word	0x40016800
 80034e0:	20000900 	.word	0x20000900
 80034e4:	2000094c 	.word	0x2000094c
 80034e8:	2000000c 	.word	0x2000000c
 80034ec:	2000007c 	.word	0x2000007c

080034f0 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80034f4:	4b03      	ldr	r3, [pc, #12]	; (8003504 <BSP_LCD_GetXSize+0x14>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fa:	4798      	blx	r3
 80034fc:	4603      	mov	r3, r0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	2000094c 	.word	0x2000094c

08003508 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 800350c:	4b03      	ldr	r3, [pc, #12]	; (800351c <BSP_LCD_GetYSize+0x14>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003512:	4798      	blx	r3
 8003514:	4603      	mov	r3, r0
}
 8003516:	4618      	mov	r0, r3
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	2000094c 	.word	0x2000094c

08003520 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8003520:	b580      	push	{r7, lr}
 8003522:	b090      	sub	sp, #64	; 0x40
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	6039      	str	r1, [r7, #0]
 800352a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 800352c:	2300      	movs	r3, #0
 800352e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8003530:	f7ff ffde 	bl	80034f0 <BSP_LCD_GetXSize>
 8003534:	4603      	mov	r3, r0
 8003536:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8003538:	2300      	movs	r3, #0
 800353a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 800353c:	f7ff ffe4 	bl	8003508 <BSP_LCD_GetYSize>
 8003540:	4603      	mov	r3, r0
 8003542:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8003544:	2300      	movs	r3, #0
 8003546:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 800354c:	23ff      	movs	r3, #255	; 0xff
 800354e:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8003550:	2300      	movs	r3, #0
 8003552:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8003554:	2300      	movs	r3, #0
 8003556:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 800355a:	2300      	movs	r3, #0
 800355c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8003560:	2300      	movs	r3, #0
 8003562:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8003566:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800356a:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800356c:	2307      	movs	r3, #7
 800356e:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8003570:	f7ff ffbe 	bl	80034f0 <BSP_LCD_GetXSize>
 8003574:	4603      	mov	r3, r0
 8003576:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8003578:	f7ff ffc6 	bl	8003508 <BSP_LCD_GetYSize>
 800357c:	4603      	mov	r3, r0
 800357e:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8003580:	88fa      	ldrh	r2, [r7, #6]
 8003582:	f107 030c 	add.w	r3, r7, #12
 8003586:	4619      	mov	r1, r3
 8003588:	4814      	ldr	r0, [pc, #80]	; (80035dc <BSP_LCD_LayerDefaultInit+0xbc>)
 800358a:	f004 fd55 	bl	8008038 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800358e:	88fa      	ldrh	r2, [r7, #6]
 8003590:	4913      	ldr	r1, [pc, #76]	; (80035e0 <BSP_LCD_LayerDefaultInit+0xc0>)
 8003592:	4613      	mov	r3, r2
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	4413      	add	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	440b      	add	r3, r1
 800359c:	3304      	adds	r3, #4
 800359e:	f04f 32ff 	mov.w	r2, #4294967295
 80035a2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80035a4:	88fa      	ldrh	r2, [r7, #6]
 80035a6:	490e      	ldr	r1, [pc, #56]	; (80035e0 <BSP_LCD_LayerDefaultInit+0xc0>)
 80035a8:	4613      	mov	r3, r2
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	4413      	add	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	440b      	add	r3, r1
 80035b2:	3308      	adds	r3, #8
 80035b4:	4a0b      	ldr	r2, [pc, #44]	; (80035e4 <BSP_LCD_LayerDefaultInit+0xc4>)
 80035b6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80035b8:	88fa      	ldrh	r2, [r7, #6]
 80035ba:	4909      	ldr	r1, [pc, #36]	; (80035e0 <BSP_LCD_LayerDefaultInit+0xc0>)
 80035bc:	4613      	mov	r3, r2
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	4413      	add	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	440b      	add	r3, r1
 80035c6:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80035ca:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80035cc:	4803      	ldr	r0, [pc, #12]	; (80035dc <BSP_LCD_LayerDefaultInit+0xbc>)
 80035ce:	f004 fdef 	bl	80081b0 <HAL_LTDC_EnableDither>
}
 80035d2:	bf00      	nop
 80035d4:	3740      	adds	r7, #64	; 0x40
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	20000818 	.word	0x20000818
 80035e0:	20000934 	.word	0x20000934
 80035e4:	2000007c 	.word	0x2000007c

080035e8 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80035f0:	4a04      	ldr	r2, [pc, #16]	; (8003604 <BSP_LCD_SelectLayer+0x1c>)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6013      	str	r3, [r2, #0]
}
 80035f6:	bf00      	nop
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	20000930 	.word	0x20000930

08003608 <BSP_LCD_SetLayerVisible>:
  * @param  LayerIndex: the visible Layer.
  * @param  state: new state of the specified layer.
  *    This parameter can be: ENABLE or DISABLE.  
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState state)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	460b      	mov	r3, r1
 8003612:	70fb      	strb	r3, [r7, #3]
  if(state == ENABLE)
 8003614:	78fb      	ldrb	r3, [r7, #3]
 8003616:	2b01      	cmp	r3, #1
 8003618:	d112      	bne.n	8003640 <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 800361a:	4b19      	ldr	r3, [pc, #100]	; (8003680 <BSP_LCD_SetLayerVisible+0x78>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	461a      	mov	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	01db      	lsls	r3, r3, #7
 8003624:	4413      	add	r3, r2
 8003626:	3384      	adds	r3, #132	; 0x84
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a15      	ldr	r2, [pc, #84]	; (8003680 <BSP_LCD_SetLayerVisible+0x78>)
 800362c:	6812      	ldr	r2, [r2, #0]
 800362e:	4611      	mov	r1, r2
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	01d2      	lsls	r2, r2, #7
 8003634:	440a      	add	r2, r1
 8003636:	3284      	adds	r2, #132	; 0x84
 8003638:	f043 0301 	orr.w	r3, r3, #1
 800363c:	6013      	str	r3, [r2, #0]
 800363e:	e011      	b.n	8003664 <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 8003640:	4b0f      	ldr	r3, [pc, #60]	; (8003680 <BSP_LCD_SetLayerVisible+0x78>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	461a      	mov	r2, r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	01db      	lsls	r3, r3, #7
 800364a:	4413      	add	r3, r2
 800364c:	3384      	adds	r3, #132	; 0x84
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a0b      	ldr	r2, [pc, #44]	; (8003680 <BSP_LCD_SetLayerVisible+0x78>)
 8003652:	6812      	ldr	r2, [r2, #0]
 8003654:	4611      	mov	r1, r2
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	01d2      	lsls	r2, r2, #7
 800365a:	440a      	add	r2, r1
 800365c:	3284      	adds	r2, #132	; 0x84
 800365e:	f023 0301 	bic.w	r3, r3, #1
 8003662:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&LtdcHandler);
 8003664:	4b06      	ldr	r3, [pc, #24]	; (8003680 <BSP_LCD_SetLayerVisible+0x78>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800366a:	4b05      	ldr	r3, [pc, #20]	; (8003680 <BSP_LCD_SetLayerVisible+0x78>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0201 	orr.w	r2, r2, #1
 8003672:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr
 8003680:	20000818 	.word	0x20000818

08003684 <BSP_LCD_SetColorKeying>:
  * @brief  Configures and sets the color Keying.
  * @param  LayerIndex: the Layer foreground or background
  * @param  RGBValue: the Color reference
  */
void BSP_LCD_SetColorKeying(uint32_t LayerIndex, uint32_t RGBValue)
{  
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6839      	ldr	r1, [r7, #0]
 8003692:	4805      	ldr	r0, [pc, #20]	; (80036a8 <BSP_LCD_SetColorKeying+0x24>)
 8003694:	f004 fd0e 	bl	80080b4 <HAL_LTDC_ConfigColorKeying>
  HAL_LTDC_EnableColorKeying(&LtdcHandler, LayerIndex);
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	4803      	ldr	r0, [pc, #12]	; (80036a8 <BSP_LCD_SetColorKeying+0x24>)
 800369c:	f004 fd4e 	bl	800813c <HAL_LTDC_EnableColorKeying>
}
 80036a0:	bf00      	nop
 80036a2:	3708      	adds	r7, #8
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	20000818 	.word	0x20000818

080036ac <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 80036b4:	4b08      	ldr	r3, [pc, #32]	; (80036d8 <BSP_LCD_SetFont+0x2c>)
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	4908      	ldr	r1, [pc, #32]	; (80036dc <BSP_LCD_SetFont+0x30>)
 80036ba:	4613      	mov	r3, r2
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	4413      	add	r3, r2
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	440b      	add	r3, r1
 80036c4:	3308      	adds	r3, #8
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	601a      	str	r2, [r3, #0]
}
 80036ca:	bf00      	nop
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	20000930 	.word	0x20000930
 80036dc:	20000934 	.word	0x20000934

080036e0 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the Text Font.
  * @retval Layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 80036e4:	4b07      	ldr	r3, [pc, #28]	; (8003704 <BSP_LCD_GetFont+0x24>)
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	4907      	ldr	r1, [pc, #28]	; (8003708 <BSP_LCD_GetFont+0x28>)
 80036ea:	4613      	mov	r3, r2
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	4413      	add	r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	440b      	add	r3, r1
 80036f4:	3308      	adds	r3, #8
 80036f6:	681b      	ldr	r3, [r3, #0]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	20000930 	.word	0x20000930
 8003708:	20000934 	.word	0x20000934

0800370c <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 800370c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800370e:	b085      	sub	sp, #20
 8003710:	af02      	add	r7, sp, #8
 8003712:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8003714:	4b0f      	ldr	r3, [pc, #60]	; (8003754 <BSP_LCD_Clear+0x48>)
 8003716:	681c      	ldr	r4, [r3, #0]
 8003718:	4b0e      	ldr	r3, [pc, #56]	; (8003754 <BSP_LCD_Clear+0x48>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a0e      	ldr	r2, [pc, #56]	; (8003758 <BSP_LCD_Clear+0x4c>)
 800371e:	2134      	movs	r1, #52	; 0x34
 8003720:	fb01 f303 	mul.w	r3, r1, r3
 8003724:	4413      	add	r3, r2
 8003726:	335c      	adds	r3, #92	; 0x5c
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	461e      	mov	r6, r3
 800372c:	f7ff fee0 	bl	80034f0 <BSP_LCD_GetXSize>
 8003730:	4605      	mov	r5, r0
 8003732:	f7ff fee9 	bl	8003508 <BSP_LCD_GetYSize>
 8003736:	4602      	mov	r2, r0
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	9301      	str	r3, [sp, #4]
 800373c:	2300      	movs	r3, #0
 800373e:	9300      	str	r3, [sp, #0]
 8003740:	4613      	mov	r3, r2
 8003742:	462a      	mov	r2, r5
 8003744:	4631      	mov	r1, r6
 8003746:	4620      	mov	r0, r4
 8003748:	f000 fae8 	bl	8003d1c <FillBuffer>
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003754:	20000930 	.word	0x20000930
 8003758:	20000818 	.word	0x20000818

0800375c <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 800375c:	b590      	push	{r4, r7, lr}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	4603      	mov	r3, r0
 8003764:	80fb      	strh	r3, [r7, #6]
 8003766:	460b      	mov	r3, r1
 8003768:	80bb      	strh	r3, [r7, #4]
 800376a:	4613      	mov	r3, r2
 800376c:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800376e:	4b1b      	ldr	r3, [pc, #108]	; (80037dc <BSP_LCD_DisplayChar+0x80>)
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	491b      	ldr	r1, [pc, #108]	; (80037e0 <BSP_LCD_DisplayChar+0x84>)
 8003774:	4613      	mov	r3, r2
 8003776:	005b      	lsls	r3, r3, #1
 8003778:	4413      	add	r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	3308      	adds	r3, #8
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6819      	ldr	r1, [r3, #0]
 8003784:	78fb      	ldrb	r3, [r7, #3]
 8003786:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800378a:	4b14      	ldr	r3, [pc, #80]	; (80037dc <BSP_LCD_DisplayChar+0x80>)
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	4c14      	ldr	r4, [pc, #80]	; (80037e0 <BSP_LCD_DisplayChar+0x84>)
 8003790:	4613      	mov	r3, r2
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	4413      	add	r3, r2
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	4423      	add	r3, r4
 800379a:	3308      	adds	r3, #8
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80037a0:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80037a4:	4b0d      	ldr	r3, [pc, #52]	; (80037dc <BSP_LCD_DisplayChar+0x80>)
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	4c0d      	ldr	r4, [pc, #52]	; (80037e0 <BSP_LCD_DisplayChar+0x84>)
 80037aa:	4613      	mov	r3, r2
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	4413      	add	r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	4423      	add	r3, r4
 80037b4:	3308      	adds	r3, #8
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	889b      	ldrh	r3, [r3, #4]
 80037ba:	3307      	adds	r3, #7
 80037bc:	2b00      	cmp	r3, #0
 80037be:	da00      	bge.n	80037c2 <BSP_LCD_DisplayChar+0x66>
 80037c0:	3307      	adds	r3, #7
 80037c2:	10db      	asrs	r3, r3, #3
 80037c4:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80037c8:	18ca      	adds	r2, r1, r3
 80037ca:	88b9      	ldrh	r1, [r7, #4]
 80037cc:	88fb      	ldrh	r3, [r7, #6]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 f9ea 	bl	8003ba8 <DrawChar>
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd90      	pop	{r4, r7, pc}
 80037dc:	20000930 	.word	0x20000930
 80037e0:	20000934 	.word	0x20000934

080037e4 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 80037e4:	b5b0      	push	{r4, r5, r7, lr}
 80037e6:	b088      	sub	sp, #32
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60ba      	str	r2, [r7, #8]
 80037ec:	461a      	mov	r2, r3
 80037ee:	4603      	mov	r3, r0
 80037f0:	81fb      	strh	r3, [r7, #14]
 80037f2:	460b      	mov	r3, r1
 80037f4:	81bb      	strh	r3, [r7, #12]
 80037f6:	4613      	mov	r3, r2
 80037f8:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80037fa:	2301      	movs	r3, #1
 80037fc:	83fb      	strh	r3, [r7, #30]
 80037fe:	2300      	movs	r3, #0
 8003800:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8003802:	2300      	movs	r3, #0
 8003804:	61bb      	str	r3, [r7, #24]
 8003806:	2300      	movs	r3, #0
 8003808:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800380e:	e002      	b.n	8003816 <BSP_LCD_DisplayStringAt+0x32>
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	3301      	adds	r3, #1
 8003814:	61bb      	str	r3, [r7, #24]
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	1c5a      	adds	r2, r3, #1
 800381a:	617a      	str	r2, [r7, #20]
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1f6      	bne.n	8003810 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8003822:	f7ff fe65 	bl	80034f0 <BSP_LCD_GetXSize>
 8003826:	4601      	mov	r1, r0
 8003828:	4b4b      	ldr	r3, [pc, #300]	; (8003958 <BSP_LCD_DisplayStringAt+0x174>)
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	484b      	ldr	r0, [pc, #300]	; (800395c <BSP_LCD_DisplayStringAt+0x178>)
 800382e:	4613      	mov	r3, r2
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	4413      	add	r3, r2
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	4403      	add	r3, r0
 8003838:	3308      	adds	r3, #8
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	889b      	ldrh	r3, [r3, #4]
 800383e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003842:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8003844:	79fb      	ldrb	r3, [r7, #7]
 8003846:	2b03      	cmp	r3, #3
 8003848:	d01c      	beq.n	8003884 <BSP_LCD_DisplayStringAt+0xa0>
 800384a:	2b03      	cmp	r3, #3
 800384c:	dc33      	bgt.n	80038b6 <BSP_LCD_DisplayStringAt+0xd2>
 800384e:	2b01      	cmp	r3, #1
 8003850:	d002      	beq.n	8003858 <BSP_LCD_DisplayStringAt+0x74>
 8003852:	2b02      	cmp	r3, #2
 8003854:	d019      	beq.n	800388a <BSP_LCD_DisplayStringAt+0xa6>
 8003856:	e02e      	b.n	80038b6 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8003858:	693a      	ldr	r2, [r7, #16]
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	1ad1      	subs	r1, r2, r3
 800385e:	4b3e      	ldr	r3, [pc, #248]	; (8003958 <BSP_LCD_DisplayStringAt+0x174>)
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	483e      	ldr	r0, [pc, #248]	; (800395c <BSP_LCD_DisplayStringAt+0x178>)
 8003864:	4613      	mov	r3, r2
 8003866:	005b      	lsls	r3, r3, #1
 8003868:	4413      	add	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4403      	add	r3, r0
 800386e:	3308      	adds	r3, #8
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	889b      	ldrh	r3, [r3, #4]
 8003874:	fb01 f303 	mul.w	r3, r1, r3
 8003878:	085b      	lsrs	r3, r3, #1
 800387a:	b29a      	uxth	r2, r3
 800387c:	89fb      	ldrh	r3, [r7, #14]
 800387e:	4413      	add	r3, r2
 8003880:	83fb      	strh	r3, [r7, #30]
      break;
 8003882:	e01b      	b.n	80038bc <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8003884:	89fb      	ldrh	r3, [r7, #14]
 8003886:	83fb      	strh	r3, [r7, #30]
      break;
 8003888:	e018      	b.n	80038bc <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	b299      	uxth	r1, r3
 8003892:	4b31      	ldr	r3, [pc, #196]	; (8003958 <BSP_LCD_DisplayStringAt+0x174>)
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	4831      	ldr	r0, [pc, #196]	; (800395c <BSP_LCD_DisplayStringAt+0x178>)
 8003898:	4613      	mov	r3, r2
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	4413      	add	r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	4403      	add	r3, r0
 80038a2:	3308      	adds	r3, #8
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	889b      	ldrh	r3, [r3, #4]
 80038a8:	fb11 f303 	smulbb	r3, r1, r3
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	89fb      	ldrh	r3, [r7, #14]
 80038b0:	4413      	add	r3, r2
 80038b2:	83fb      	strh	r3, [r7, #30]
      break;
 80038b4:	e002      	b.n	80038bc <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 80038b6:	89fb      	ldrh	r3, [r7, #14]
 80038b8:	83fb      	strh	r3, [r7, #30]
      break;
 80038ba:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80038bc:	e01a      	b.n	80038f4 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	781a      	ldrb	r2, [r3, #0]
 80038c2:	89b9      	ldrh	r1, [r7, #12]
 80038c4:	8bfb      	ldrh	r3, [r7, #30]
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7ff ff48 	bl	800375c <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80038cc:	4b22      	ldr	r3, [pc, #136]	; (8003958 <BSP_LCD_DisplayStringAt+0x174>)
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	4922      	ldr	r1, [pc, #136]	; (800395c <BSP_LCD_DisplayStringAt+0x178>)
 80038d2:	4613      	mov	r3, r2
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	4413      	add	r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	440b      	add	r3, r1
 80038dc:	3308      	adds	r3, #8
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	889a      	ldrh	r2, [r3, #4]
 80038e2:	8bfb      	ldrh	r3, [r7, #30]
 80038e4:	4413      	add	r3, r2
 80038e6:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	3301      	adds	r3, #1
 80038ec:	60bb      	str	r3, [r7, #8]
    i++;
 80038ee:	8bbb      	ldrh	r3, [r7, #28]
 80038f0:	3301      	adds	r3, #1
 80038f2:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	bf14      	ite	ne
 80038fc:	2301      	movne	r3, #1
 80038fe:	2300      	moveq	r3, #0
 8003900:	b2dc      	uxtb	r4, r3
 8003902:	f7ff fdf5 	bl	80034f0 <BSP_LCD_GetXSize>
 8003906:	8bb9      	ldrh	r1, [r7, #28]
 8003908:	4b13      	ldr	r3, [pc, #76]	; (8003958 <BSP_LCD_DisplayStringAt+0x174>)
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	4d13      	ldr	r5, [pc, #76]	; (800395c <BSP_LCD_DisplayStringAt+0x178>)
 800390e:	4613      	mov	r3, r2
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	4413      	add	r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	442b      	add	r3, r5
 8003918:	3308      	adds	r3, #8
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	889b      	ldrh	r3, [r3, #4]
 800391e:	fb01 f303 	mul.w	r3, r1, r3
 8003922:	1ac3      	subs	r3, r0, r3
 8003924:	b299      	uxth	r1, r3
 8003926:	4b0c      	ldr	r3, [pc, #48]	; (8003958 <BSP_LCD_DisplayStringAt+0x174>)
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	480c      	ldr	r0, [pc, #48]	; (800395c <BSP_LCD_DisplayStringAt+0x178>)
 800392c:	4613      	mov	r3, r2
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	4413      	add	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4403      	add	r3, r0
 8003936:	3308      	adds	r3, #8
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	889b      	ldrh	r3, [r3, #4]
 800393c:	4299      	cmp	r1, r3
 800393e:	bf2c      	ite	cs
 8003940:	2301      	movcs	r3, #1
 8003942:	2300      	movcc	r3, #0
 8003944:	b2db      	uxtb	r3, r3
 8003946:	4023      	ands	r3, r4
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1b7      	bne.n	80038be <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 800394e:	bf00      	nop
 8003950:	bf00      	nop
 8003952:	3720      	adds	r7, #32
 8003954:	46bd      	mov	sp, r7
 8003956:	bdb0      	pop	{r4, r5, r7, pc}
 8003958:	20000930 	.word	0x20000930
 800395c:	20000934 	.word	0x20000934

08003960 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 20 char on the LCD.
  * @param  Line: the Line where to display the character shape
  * @param  ptr: pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	4603      	mov	r3, r0
 8003968:	6039      	str	r1, [r7, #0]
 800396a:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 800396c:	f7ff feb8 	bl	80036e0 <BSP_LCD_GetFont>
 8003970:	4603      	mov	r3, r0
 8003972:	88db      	ldrh	r3, [r3, #6]
 8003974:	88fa      	ldrh	r2, [r7, #6]
 8003976:	fb12 f303 	smulbb	r3, r2, r3
 800397a:	b299      	uxth	r1, r3
 800397c:	2303      	movs	r3, #3
 800397e:	683a      	ldr	r2, [r7, #0]
 8003980:	2000      	movs	r0, #0
 8003982:	f7ff ff2f 	bl	80037e4 <BSP_LCD_DisplayStringAt>
}
 8003986:	bf00      	nop
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
	...

08003990 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8003994:	4b05      	ldr	r3, [pc, #20]	; (80039ac <BSP_LCD_DisplayOn+0x1c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 800399e:	4b03      	ldr	r3, [pc, #12]	; (80039ac <BSP_LCD_DisplayOn+0x1c>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	4798      	blx	r3
  }
}
 80039a6:	bf00      	nop
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	2000094c 	.word	0x2000094c

080039b0 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b08e      	sub	sp, #56	; 0x38
 80039b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80039b6:	2300      	movs	r3, #0
 80039b8:	623b      	str	r3, [r7, #32]
 80039ba:	4b61      	ldr	r3, [pc, #388]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 80039bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039be:	4a60      	ldr	r2, [pc, #384]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 80039c0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80039c4:	6453      	str	r3, [r2, #68]	; 0x44
 80039c6:	4b5e      	ldr	r3, [pc, #376]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 80039c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80039ce:	623b      	str	r3, [r7, #32]
 80039d0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 80039d2:	2300      	movs	r3, #0
 80039d4:	61fb      	str	r3, [r7, #28]
 80039d6:	4b5a      	ldr	r3, [pc, #360]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	4a59      	ldr	r2, [pc, #356]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 80039dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80039e0:	6313      	str	r3, [r2, #48]	; 0x30
 80039e2:	4b57      	ldr	r3, [pc, #348]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039ea:	61fb      	str	r3, [r7, #28]
 80039ec:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ee:	2300      	movs	r3, #0
 80039f0:	61bb      	str	r3, [r7, #24]
 80039f2:	4b53      	ldr	r3, [pc, #332]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 80039f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f6:	4a52      	ldr	r2, [pc, #328]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 80039f8:	f043 0301 	orr.w	r3, r3, #1
 80039fc:	6313      	str	r3, [r2, #48]	; 0x30
 80039fe:	4b50      	ldr	r3, [pc, #320]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a02:	f003 0301 	and.w	r3, r3, #1
 8003a06:	61bb      	str	r3, [r7, #24]
 8003a08:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	617b      	str	r3, [r7, #20]
 8003a0e:	4b4c      	ldr	r3, [pc, #304]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a12:	4a4b      	ldr	r2, [pc, #300]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a14:	f043 0302 	orr.w	r3, r3, #2
 8003a18:	6313      	str	r3, [r2, #48]	; 0x30
 8003a1a:	4b49      	ldr	r3, [pc, #292]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	617b      	str	r3, [r7, #20]
 8003a24:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a26:	2300      	movs	r3, #0
 8003a28:	613b      	str	r3, [r7, #16]
 8003a2a:	4b45      	ldr	r3, [pc, #276]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2e:	4a44      	ldr	r2, [pc, #272]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a30:	f043 0304 	orr.w	r3, r3, #4
 8003a34:	6313      	str	r3, [r2, #48]	; 0x30
 8003a36:	4b42      	ldr	r3, [pc, #264]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3a:	f003 0304 	and.w	r3, r3, #4
 8003a3e:	613b      	str	r3, [r7, #16]
 8003a40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a42:	2300      	movs	r3, #0
 8003a44:	60fb      	str	r3, [r7, #12]
 8003a46:	4b3e      	ldr	r3, [pc, #248]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4a:	4a3d      	ldr	r2, [pc, #244]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a4c:	f043 0308 	orr.w	r3, r3, #8
 8003a50:	6313      	str	r3, [r2, #48]	; 0x30
 8003a52:	4b3b      	ldr	r3, [pc, #236]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a56:	f003 0308 	and.w	r3, r3, #8
 8003a5a:	60fb      	str	r3, [r7, #12]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003a5e:	2300      	movs	r3, #0
 8003a60:	60bb      	str	r3, [r7, #8]
 8003a62:	4b37      	ldr	r3, [pc, #220]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a66:	4a36      	ldr	r2, [pc, #216]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a68:	f043 0320 	orr.w	r3, r3, #32
 8003a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a6e:	4b34      	ldr	r3, [pc, #208]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a72:	f003 0320 	and.w	r3, r3, #32
 8003a76:	60bb      	str	r3, [r7, #8]
 8003a78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	607b      	str	r3, [r7, #4]
 8003a7e:	4b30      	ldr	r3, [pc, #192]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a82:	4a2f      	ldr	r2, [pc, #188]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a88:	6313      	str	r3, [r2, #48]	; 0x30
 8003a8a:	4b2d      	ldr	r3, [pc, #180]	; (8003b40 <BSP_LCD_MspInit+0x190>)
 8003a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a92:	607b      	str	r3, [r7, #4]
 8003a94:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8003a96:	f641 0358 	movw	r3, #6232	; 0x1858
 8003a9a:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003aa4:	2302      	movs	r3, #2
 8003aa6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8003aa8:	230e      	movs	r3, #14
 8003aaa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003aac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	4824      	ldr	r0, [pc, #144]	; (8003b44 <BSP_LCD_MspInit+0x194>)
 8003ab4:	f001 fcc4 	bl	8005440 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8003ab8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003abc:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003abe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	4820      	ldr	r0, [pc, #128]	; (8003b48 <BSP_LCD_MspInit+0x198>)
 8003ac6:	f001 fcbb 	bl	8005440 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8003aca:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8003ace:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003ad0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	481d      	ldr	r0, [pc, #116]	; (8003b4c <BSP_LCD_MspInit+0x19c>)
 8003ad8:	f001 fcb2 	bl	8005440 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8003adc:	2348      	movs	r3, #72	; 0x48
 8003ade:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003ae0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	481a      	ldr	r0, [pc, #104]	; (8003b50 <BSP_LCD_MspInit+0x1a0>)
 8003ae8:	f001 fcaa 	bl	8005440 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003aec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003af0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8003af2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003af6:	4619      	mov	r1, r3
 8003af8:	4816      	ldr	r0, [pc, #88]	; (8003b54 <BSP_LCD_MspInit+0x1a4>)
 8003afa:	f001 fca1 	bl	8005440 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8003afe:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8003b02:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003b04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b08:	4619      	mov	r1, r3
 8003b0a:	4813      	ldr	r0, [pc, #76]	; (8003b58 <BSP_LCD_MspInit+0x1a8>)
 8003b0c:	f001 fc98 	bl	8005440 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003b10:	2303      	movs	r3, #3
 8003b12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8003b14:	2309      	movs	r3, #9
 8003b16:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003b18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	480a      	ldr	r0, [pc, #40]	; (8003b48 <BSP_LCD_MspInit+0x198>)
 8003b20:	f001 fc8e 	bl	8005440 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8003b24:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003b28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003b2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b2e:	4619      	mov	r1, r3
 8003b30:	4809      	ldr	r0, [pc, #36]	; (8003b58 <BSP_LCD_MspInit+0x1a8>)
 8003b32:	f001 fc85 	bl	8005440 <HAL_GPIO_Init>
}
 8003b36:	bf00      	nop
 8003b38:	3738      	adds	r7, #56	; 0x38
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	40023800 	.word	0x40023800
 8003b44:	40020000 	.word	0x40020000
 8003b48:	40020400 	.word	0x40020400
 8003b4c:	40020800 	.word	0x40020800
 8003b50:	40020c00 	.word	0x40020c00
 8003b54:	40021400 	.word	0x40021400
 8003b58:	40021800 	.word	0x40021800

08003b5c <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8003b5c:	b5b0      	push	{r4, r5, r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	4603      	mov	r3, r0
 8003b64:	603a      	str	r2, [r7, #0]
 8003b66:	80fb      	strh	r3, [r7, #6]
 8003b68:	460b      	mov	r3, r1
 8003b6a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003b6c:	4b0c      	ldr	r3, [pc, #48]	; (8003ba0 <BSP_LCD_DrawPixel+0x44>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a0c      	ldr	r2, [pc, #48]	; (8003ba4 <BSP_LCD_DrawPixel+0x48>)
 8003b72:	2134      	movs	r1, #52	; 0x34
 8003b74:	fb01 f303 	mul.w	r3, r1, r3
 8003b78:	4413      	add	r3, r2
 8003b7a:	335c      	adds	r3, #92	; 0x5c
 8003b7c:	681c      	ldr	r4, [r3, #0]
 8003b7e:	88bd      	ldrh	r5, [r7, #4]
 8003b80:	f7ff fcb6 	bl	80034f0 <BSP_LCD_GetXSize>
 8003b84:	4603      	mov	r3, r0
 8003b86:	fb03 f205 	mul.w	r2, r3, r5
 8003b8a:	88fb      	ldrh	r3, [r7, #6]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4423      	add	r3, r4
 8003b92:	461a      	mov	r2, r3
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	6013      	str	r3, [r2, #0]
}
 8003b98:	bf00      	nop
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bdb0      	pop	{r4, r5, r7, pc}
 8003ba0:	20000930 	.word	0x20000930
 8003ba4:	20000818 	.word	0x20000818

08003ba8 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b088      	sub	sp, #32
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	4603      	mov	r3, r0
 8003bb0:	603a      	str	r2, [r7, #0]
 8003bb2:	80fb      	strh	r3, [r7, #6]
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	61fb      	str	r3, [r7, #28]
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8003bc4:	4b53      	ldr	r3, [pc, #332]	; (8003d14 <DrawChar+0x16c>)
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	4953      	ldr	r1, [pc, #332]	; (8003d18 <DrawChar+0x170>)
 8003bca:	4613      	mov	r3, r2
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	4413      	add	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	440b      	add	r3, r1
 8003bd4:	3308      	adds	r3, #8
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	88db      	ldrh	r3, [r3, #6]
 8003bda:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003bdc:	4b4d      	ldr	r3, [pc, #308]	; (8003d14 <DrawChar+0x16c>)
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	494d      	ldr	r1, [pc, #308]	; (8003d18 <DrawChar+0x170>)
 8003be2:	4613      	mov	r3, r2
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	4413      	add	r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	440b      	add	r3, r1
 8003bec:	3308      	adds	r3, #8
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	889b      	ldrh	r3, [r3, #4]
 8003bf2:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8003bf4:	8a3b      	ldrh	r3, [r7, #16]
 8003bf6:	3307      	adds	r3, #7
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	da00      	bge.n	8003bfe <DrawChar+0x56>
 8003bfc:	3307      	adds	r3, #7
 8003bfe:	10db      	asrs	r3, r3, #3
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	b2da      	uxtb	r2, r3
 8003c06:	8a3b      	ldrh	r3, [r7, #16]
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8003c0e:	2300      	movs	r3, #0
 8003c10:	61fb      	str	r3, [r7, #28]
 8003c12:	e076      	b.n	8003d02 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003c14:	8a3b      	ldrh	r3, [r7, #16]
 8003c16:	3307      	adds	r3, #7
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	da00      	bge.n	8003c1e <DrawChar+0x76>
 8003c1c:	3307      	adds	r3, #7
 8003c1e:	10db      	asrs	r3, r3, #3
 8003c20:	461a      	mov	r2, r3
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	fb02 f303 	mul.w	r3, r2, r3
 8003c28:	683a      	ldr	r2, [r7, #0]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8003c2e:	8a3b      	ldrh	r3, [r7, #16]
 8003c30:	3307      	adds	r3, #7
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	da00      	bge.n	8003c38 <DrawChar+0x90>
 8003c36:	3307      	adds	r3, #7
 8003c38:	10db      	asrs	r3, r3, #3
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d002      	beq.n	8003c44 <DrawChar+0x9c>
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d004      	beq.n	8003c4c <DrawChar+0xa4>
 8003c42:	e00c      	b.n	8003c5e <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	617b      	str	r3, [r7, #20]
      break;
 8003c4a:	e016      	b.n	8003c7a <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	021b      	lsls	r3, r3, #8
 8003c52:	68ba      	ldr	r2, [r7, #8]
 8003c54:	3201      	adds	r2, #1
 8003c56:	7812      	ldrb	r2, [r2, #0]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	617b      	str	r3, [r7, #20]
      break;
 8003c5c:	e00d      	b.n	8003c7a <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	041a      	lsls	r2, r3, #16
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	3301      	adds	r3, #1
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	021b      	lsls	r3, r3, #8
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	3202      	adds	r2, #2
 8003c72:	7812      	ldrb	r2, [r2, #0]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	617b      	str	r3, [r7, #20]
      break;
 8003c78:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61bb      	str	r3, [r7, #24]
 8003c7e:	e036      	b.n	8003cee <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003c80:	8a3a      	ldrh	r2, [r7, #16]
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	1ad2      	subs	r2, r2, r3
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
 8003c88:	4413      	add	r3, r2
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	461a      	mov	r2, r3
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	4013      	ands	r3, r2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d012      	beq.n	8003cc2 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	88fb      	ldrh	r3, [r7, #6]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	b298      	uxth	r0, r3
 8003ca6:	4b1b      	ldr	r3, [pc, #108]	; (8003d14 <DrawChar+0x16c>)
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	491b      	ldr	r1, [pc, #108]	; (8003d18 <DrawChar+0x170>)
 8003cac:	4613      	mov	r3, r2
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	4413      	add	r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	88bb      	ldrh	r3, [r7, #4]
 8003cba:	4619      	mov	r1, r3
 8003cbc:	f7ff ff4e 	bl	8003b5c <BSP_LCD_DrawPixel>
 8003cc0:	e012      	b.n	8003ce8 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003cc2:	69bb      	ldr	r3, [r7, #24]
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	88fb      	ldrh	r3, [r7, #6]
 8003cc8:	4413      	add	r3, r2
 8003cca:	b298      	uxth	r0, r3
 8003ccc:	4b11      	ldr	r3, [pc, #68]	; (8003d14 <DrawChar+0x16c>)
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	4911      	ldr	r1, [pc, #68]	; (8003d18 <DrawChar+0x170>)
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	4413      	add	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	440b      	add	r3, r1
 8003cdc:	3304      	adds	r3, #4
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	88bb      	ldrh	r3, [r7, #4]
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	f7ff ff3a 	bl	8003b5c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	3301      	adds	r3, #1
 8003cec:	61bb      	str	r3, [r7, #24]
 8003cee:	8a3b      	ldrh	r3, [r7, #16]
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d3c4      	bcc.n	8003c80 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8003cf6:	88bb      	ldrh	r3, [r7, #4]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	3301      	adds	r3, #1
 8003d00:	61fb      	str	r3, [r7, #28]
 8003d02:	8a7b      	ldrh	r3, [r7, #18]
 8003d04:	69fa      	ldr	r2, [r7, #28]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d384      	bcc.n	8003c14 <DrawChar+0x6c>
  }
}
 8003d0a:	bf00      	nop
 8003d0c:	bf00      	nop
 8003d0e:	3720      	adds	r7, #32
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	20000930 	.word	0x20000930
 8003d18:	20000934 	.word	0x20000934

08003d1c <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b086      	sub	sp, #24
 8003d20:	af02      	add	r7, sp, #8
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	607a      	str	r2, [r7, #4]
 8003d28:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8003d2a:	4b16      	ldr	r3, [pc, #88]	; (8003d84 <FillBuffer+0x68>)
 8003d2c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003d30:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003d32:	4b14      	ldr	r3, [pc, #80]	; (8003d84 <FillBuffer+0x68>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8003d38:	4a12      	ldr	r2, [pc, #72]	; (8003d84 <FillBuffer+0x68>)
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8003d3e:	4b11      	ldr	r3, [pc, #68]	; (8003d84 <FillBuffer+0x68>)
 8003d40:	4a11      	ldr	r2, [pc, #68]	; (8003d88 <FillBuffer+0x6c>)
 8003d42:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8003d44:	480f      	ldr	r0, [pc, #60]	; (8003d84 <FillBuffer+0x68>)
 8003d46:	f000 fdf9 	bl	800493c <HAL_DMA2D_Init>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d115      	bne.n	8003d7c <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8003d50:	68f9      	ldr	r1, [r7, #12]
 8003d52:	480c      	ldr	r0, [pc, #48]	; (8003d84 <FillBuffer+0x68>)
 8003d54:	f000 ff50 	bl	8004bf8 <HAL_DMA2D_ConfigLayer>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d10e      	bne.n	8003d7c <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003d5e:	68ba      	ldr	r2, [r7, #8]
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	9300      	str	r3, [sp, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	69f9      	ldr	r1, [r7, #28]
 8003d68:	4806      	ldr	r0, [pc, #24]	; (8003d84 <FillBuffer+0x68>)
 8003d6a:	f000 fe30 	bl	80049ce <HAL_DMA2D_Start>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d103      	bne.n	8003d7c <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003d74:	210a      	movs	r1, #10
 8003d76:	4803      	ldr	r0, [pc, #12]	; (8003d84 <FillBuffer+0x68>)
 8003d78:	f000 fe54 	bl	8004a24 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003d7c:	bf00      	nop
 8003d7e:	3710      	adds	r7, #16
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	200008c0 	.word	0x200008c0
 8003d88:	4002b000 	.word	0x4002b000

08003d8c <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003d90:	4b29      	ldr	r3, [pc, #164]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003d92:	4a2a      	ldr	r2, [pc, #168]	; (8003e3c <BSP_SDRAM_Init+0xb0>)
 8003d94:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003d96:	4b2a      	ldr	r3, [pc, #168]	; (8003e40 <BSP_SDRAM_Init+0xb4>)
 8003d98:	2202      	movs	r2, #2
 8003d9a:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003d9c:	4b28      	ldr	r3, [pc, #160]	; (8003e40 <BSP_SDRAM_Init+0xb4>)
 8003d9e:	2207      	movs	r2, #7
 8003da0:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8003da2:	4b27      	ldr	r3, [pc, #156]	; (8003e40 <BSP_SDRAM_Init+0xb4>)
 8003da4:	2204      	movs	r2, #4
 8003da6:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003da8:	4b25      	ldr	r3, [pc, #148]	; (8003e40 <BSP_SDRAM_Init+0xb4>)
 8003daa:	2207      	movs	r2, #7
 8003dac:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8003dae:	4b24      	ldr	r3, [pc, #144]	; (8003e40 <BSP_SDRAM_Init+0xb4>)
 8003db0:	2202      	movs	r2, #2
 8003db2:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8003db4:	4b22      	ldr	r3, [pc, #136]	; (8003e40 <BSP_SDRAM_Init+0xb4>)
 8003db6:	2202      	movs	r2, #2
 8003db8:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8003dba:	4b21      	ldr	r3, [pc, #132]	; (8003e40 <BSP_SDRAM_Init+0xb4>)
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8003dc0:	4b1d      	ldr	r3, [pc, #116]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003dc6:	4b1c      	ldr	r3, [pc, #112]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003dcc:	4b1a      	ldr	r3, [pc, #104]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003dce:	2204      	movs	r2, #4
 8003dd0:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003dd2:	4b19      	ldr	r3, [pc, #100]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003dd4:	2210      	movs	r2, #16
 8003dd6:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003dd8:	4b17      	ldr	r3, [pc, #92]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003dda:	2240      	movs	r2, #64	; 0x40
 8003ddc:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8003dde:	4b16      	ldr	r3, [pc, #88]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003de0:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003de4:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003de6:	4b14      	ldr	r3, [pc, #80]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003dec:	4b12      	ldr	r3, [pc, #72]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003dee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003df2:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8003df4:	4b10      	ldr	r3, [pc, #64]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8003dfa:	4b0f      	ldr	r3, [pc, #60]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003dfc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e00:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8003e02:	2100      	movs	r1, #0
 8003e04:	480c      	ldr	r0, [pc, #48]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003e06:	f000 f87f 	bl	8003f08 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8003e0a:	490d      	ldr	r1, [pc, #52]	; (8003e40 <BSP_SDRAM_Init+0xb4>)
 8003e0c:	480a      	ldr	r0, [pc, #40]	; (8003e38 <BSP_SDRAM_Init+0xac>)
 8003e0e:	f005 fa1b 	bl	8009248 <HAL_SDRAM_Init>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d003      	beq.n	8003e20 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003e18:	4b0a      	ldr	r3, [pc, #40]	; (8003e44 <BSP_SDRAM_Init+0xb8>)
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	701a      	strb	r2, [r3, #0]
 8003e1e:	e002      	b.n	8003e26 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003e20:	4b08      	ldr	r3, [pc, #32]	; (8003e44 <BSP_SDRAM_Init+0xb8>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003e26:	f240 506a 	movw	r0, #1386	; 0x56a
 8003e2a:	f000 f80d 	bl	8003e48 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8003e2e:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <BSP_SDRAM_Init+0xb8>)
 8003e30:	781b      	ldrb	r3, [r3, #0]
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20000950 	.word	0x20000950
 8003e3c:	a0000140 	.word	0xa0000140
 8003e40:	20000984 	.word	0x20000984
 8003e44:	20000084 	.word	0x20000084

08003e48 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8003e50:	2300      	movs	r3, #0
 8003e52:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003e54:	4b2a      	ldr	r3, [pc, #168]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e56:	2201      	movs	r2, #1
 8003e58:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003e5a:	4b29      	ldr	r3, [pc, #164]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e5c:	2208      	movs	r2, #8
 8003e5e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003e60:	4b27      	ldr	r3, [pc, #156]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e62:	2201      	movs	r2, #1
 8003e64:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003e66:	4b26      	ldr	r3, [pc, #152]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003e6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e70:	4923      	ldr	r1, [pc, #140]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e72:	4824      	ldr	r0, [pc, #144]	; (8003f04 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e74:	f005 fa1c 	bl	80092b0 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003e78:	2001      	movs	r0, #1
 8003e7a:	f000 fa7f 	bl	800437c <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8003e7e:	4b20      	ldr	r3, [pc, #128]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e80:	2202      	movs	r2, #2
 8003e82:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003e84:	4b1e      	ldr	r3, [pc, #120]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e86:	2208      	movs	r2, #8
 8003e88:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003e8a:	4b1d      	ldr	r3, [pc, #116]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003e90:	4b1b      	ldr	r3, [pc, #108]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8003e96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e9a:	4919      	ldr	r1, [pc, #100]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e9c:	4819      	ldr	r0, [pc, #100]	; (8003f04 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e9e:	f005 fa07 	bl	80092b0 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003ea2:	4b17      	ldr	r3, [pc, #92]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ea4:	2203      	movs	r2, #3
 8003ea6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003ea8:	4b15      	ldr	r3, [pc, #84]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003eaa:	2208      	movs	r2, #8
 8003eac:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003eae:	4b14      	ldr	r3, [pc, #80]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003eb0:	2204      	movs	r2, #4
 8003eb2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003eb4:	4b12      	ldr	r3, [pc, #72]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003eba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ebe:	4910      	ldr	r1, [pc, #64]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ec0:	4810      	ldr	r0, [pc, #64]	; (8003f04 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003ec2:	f005 f9f5 	bl	80092b0 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003ec6:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003eca:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003ecc:	4b0c      	ldr	r3, [pc, #48]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ece:	2204      	movs	r2, #4
 8003ed0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003ed2:	4b0b      	ldr	r3, [pc, #44]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ed4:	2208      	movs	r2, #8
 8003ed6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003ed8:	4b09      	ldr	r3, [pc, #36]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003eda:	2201      	movs	r2, #1
 8003edc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	4a07      	ldr	r2, [pc, #28]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ee2:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003ee4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ee8:	4905      	ldr	r1, [pc, #20]	; (8003f00 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003eea:	4806      	ldr	r0, [pc, #24]	; (8003f04 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003eec:	f005 f9e0 	bl	80092b0 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	4804      	ldr	r0, [pc, #16]	; (8003f04 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003ef4:	f005 fa11 	bl	800931a <HAL_SDRAM_ProgramRefreshRate>
}
 8003ef8:	bf00      	nop
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	200009a0 	.word	0x200009a0
 8003f04:	20000950 	.word	0x20000950

08003f08 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b090      	sub	sp, #64	; 0x40
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f000 80ec 	beq.w	80040f2 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f1e:	4b77      	ldr	r3, [pc, #476]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f22:	4a76      	ldr	r2, [pc, #472]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f24:	f043 0301 	orr.w	r3, r3, #1
 8003f28:	6393      	str	r3, [r2, #56]	; 0x38
 8003f2a:	4b74      	ldr	r3, [pc, #464]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f34:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003f36:	2300      	movs	r3, #0
 8003f38:	627b      	str	r3, [r7, #36]	; 0x24
 8003f3a:	4b70      	ldr	r3, [pc, #448]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3e:	4a6f      	ldr	r2, [pc, #444]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f44:	6313      	str	r3, [r2, #48]	; 0x30
 8003f46:	4b6d      	ldr	r3, [pc, #436]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f4e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f52:	2300      	movs	r3, #0
 8003f54:	623b      	str	r3, [r7, #32]
 8003f56:	4b69      	ldr	r3, [pc, #420]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f5a:	4a68      	ldr	r2, [pc, #416]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f5c:	f043 0302 	orr.w	r3, r3, #2
 8003f60:	6313      	str	r3, [r2, #48]	; 0x30
 8003f62:	4b66      	ldr	r3, [pc, #408]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	623b      	str	r3, [r7, #32]
 8003f6c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f6e:	2300      	movs	r3, #0
 8003f70:	61fb      	str	r3, [r7, #28]
 8003f72:	4b62      	ldr	r3, [pc, #392]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f76:	4a61      	ldr	r2, [pc, #388]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f78:	f043 0304 	orr.w	r3, r3, #4
 8003f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f7e:	4b5f      	ldr	r3, [pc, #380]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f82:	f003 0304 	and.w	r3, r3, #4
 8003f86:	61fb      	str	r3, [r7, #28]
 8003f88:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	61bb      	str	r3, [r7, #24]
 8003f8e:	4b5b      	ldr	r3, [pc, #364]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f92:	4a5a      	ldr	r2, [pc, #360]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f94:	f043 0308 	orr.w	r3, r3, #8
 8003f98:	6313      	str	r3, [r2, #48]	; 0x30
 8003f9a:	4b58      	ldr	r3, [pc, #352]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9e:	f003 0308 	and.w	r3, r3, #8
 8003fa2:	61bb      	str	r3, [r7, #24]
 8003fa4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	617b      	str	r3, [r7, #20]
 8003faa:	4b54      	ldr	r3, [pc, #336]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fae:	4a53      	ldr	r2, [pc, #332]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003fb0:	f043 0310 	orr.w	r3, r3, #16
 8003fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fb6:	4b51      	ldr	r3, [pc, #324]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fba:	f003 0310 	and.w	r3, r3, #16
 8003fbe:	617b      	str	r3, [r7, #20]
 8003fc0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	613b      	str	r3, [r7, #16]
 8003fc6:	4b4d      	ldr	r3, [pc, #308]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fca:	4a4c      	ldr	r2, [pc, #304]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003fcc:	f043 0320 	orr.w	r3, r3, #32
 8003fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8003fd2:	4b4a      	ldr	r3, [pc, #296]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd6:	f003 0320 	and.w	r3, r3, #32
 8003fda:	613b      	str	r3, [r7, #16]
 8003fdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60fb      	str	r3, [r7, #12]
 8003fe2:	4b46      	ldr	r3, [pc, #280]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe6:	4a45      	ldr	r2, [pc, #276]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003fe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fec:	6313      	str	r3, [r2, #48]	; 0x30
 8003fee:	4b43      	ldr	r3, [pc, #268]	; (80040fc <BSP_SDRAM_MspInit+0x1f4>)
 8003ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ff6:	60fb      	str	r3, [r7, #12]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8003ffa:	2302      	movs	r3, #2
 8003ffc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003ffe:	2302      	movs	r3, #2
 8004000:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004002:	2300      	movs	r3, #0
 8004004:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8004006:	230c      	movs	r3, #12
 8004008:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 800400a:	2360      	movs	r3, #96	; 0x60
 800400c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 800400e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004012:	4619      	mov	r1, r3
 8004014:	483a      	ldr	r0, [pc, #232]	; (8004100 <BSP_SDRAM_MspInit+0x1f8>)
 8004016:	f001 fa13 	bl	8005440 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 800401a:	2301      	movs	r3, #1
 800401c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 800401e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004022:	4619      	mov	r1, r3
 8004024:	4837      	ldr	r0, [pc, #220]	; (8004104 <BSP_SDRAM_MspInit+0x1fc>)
 8004026:	f001 fa0b 	bl	8005440 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 800402a:	f24c 7303 	movw	r3, #50947	; 0xc703
 800402e:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8004030:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004034:	4619      	mov	r1, r3
 8004036:	4834      	ldr	r0, [pc, #208]	; (8004108 <BSP_SDRAM_MspInit+0x200>)
 8004038:	f001 fa02 	bl	8005440 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 800403c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8004040:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8004042:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004046:	4619      	mov	r1, r3
 8004048:	4830      	ldr	r0, [pc, #192]	; (800410c <BSP_SDRAM_MspInit+0x204>)
 800404a:	f001 f9f9 	bl	8005440 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 800404e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8004052:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8004054:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004058:	4619      	mov	r1, r3
 800405a:	482d      	ldr	r0, [pc, #180]	; (8004110 <BSP_SDRAM_MspInit+0x208>)
 800405c:	f001 f9f0 	bl	8005440 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8004060:	f248 1333 	movw	r3, #33075	; 0x8133
 8004064:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8004066:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800406a:	4619      	mov	r1, r3
 800406c:	4829      	ldr	r0, [pc, #164]	; (8004114 <BSP_SDRAM_MspInit+0x20c>)
 800406e:	f001 f9e7 	bl	8005440 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8004072:	4b29      	ldr	r3, [pc, #164]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 8004074:	2200      	movs	r2, #0
 8004076:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8004078:	4b27      	ldr	r3, [pc, #156]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 800407a:	2280      	movs	r2, #128	; 0x80
 800407c:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800407e:	4b26      	ldr	r3, [pc, #152]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 8004080:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004084:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8004086:	4b24      	ldr	r3, [pc, #144]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 8004088:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800408c:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800408e:	4b22      	ldr	r3, [pc, #136]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 8004090:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004094:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8004096:	4b20      	ldr	r3, [pc, #128]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 8004098:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800409c:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 800409e:	4b1e      	ldr	r3, [pc, #120]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 80040a4:	4b1c      	ldr	r3, [pc, #112]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 80040a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80040aa:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80040ac:	4b1a      	ldr	r3, [pc, #104]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 80040ae:	2200      	movs	r2, #0
 80040b0:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80040b2:	4b19      	ldr	r3, [pc, #100]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 80040b4:	2203      	movs	r2, #3
 80040b6:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80040b8:	4b17      	ldr	r3, [pc, #92]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 80040ba:	2200      	movs	r2, #0
 80040bc:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80040be:	4b16      	ldr	r3, [pc, #88]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 80040c4:	4b14      	ldr	r3, [pc, #80]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 80040c6:	4a15      	ldr	r2, [pc, #84]	; (800411c <BSP_SDRAM_MspInit+0x214>)
 80040c8:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a12      	ldr	r2, [pc, #72]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 80040ce:	631a      	str	r2, [r3, #48]	; 0x30
 80040d0:	4a11      	ldr	r2, [pc, #68]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 80040d6:	4810      	ldr	r0, [pc, #64]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 80040d8:	f000 fb20 	bl	800471c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 80040dc:	480e      	ldr	r0, [pc, #56]	; (8004118 <BSP_SDRAM_MspInit+0x210>)
 80040de:	f000 fa6f 	bl	80045c0 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80040e2:	2200      	movs	r2, #0
 80040e4:	210f      	movs	r1, #15
 80040e6:	2038      	movs	r0, #56	; 0x38
 80040e8:	f000 fa24 	bl	8004534 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80040ec:	2038      	movs	r0, #56	; 0x38
 80040ee:	f000 fa3d 	bl	800456c <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 80040f2:	bf00      	nop
 80040f4:	3740      	adds	r7, #64	; 0x40
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	40023800 	.word	0x40023800
 8004100:	40020400 	.word	0x40020400
 8004104:	40020800 	.word	0x40020800
 8004108:	40020c00 	.word	0x40020c00
 800410c:	40021000 	.word	0x40021000
 8004110:	40021400 	.word	0x40021400
 8004114:	40021800 	.word	0x40021800
 8004118:	200009b0 	.word	0x200009b0
 800411c:	40026410 	.word	0x40026410

08004120 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	4603      	mov	r3, r0
 8004128:	460a      	mov	r2, r1
 800412a:	80fb      	strh	r3, [r7, #6]
 800412c:	4613      	mov	r3, r2
 800412e:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 8004134:	4a13      	ldr	r2, [pc, #76]	; (8004184 <BSP_TS_Init+0x64>)
 8004136:	88fb      	ldrh	r3, [r7, #6]
 8004138:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 800413a:	4a13      	ldr	r2, [pc, #76]	; (8004188 <BSP_TS_Init+0x68>)
 800413c:	88bb      	ldrh	r3, [r7, #4]
 800413e:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 8004140:	4b12      	ldr	r3, [pc, #72]	; (800418c <BSP_TS_Init+0x6c>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2082      	movs	r0, #130	; 0x82
 8004146:	4798      	blx	r3
 8004148:	4603      	mov	r3, r0
 800414a:	461a      	mov	r2, r3
 800414c:	f640 0311 	movw	r3, #2065	; 0x811
 8004150:	429a      	cmp	r2, r3
 8004152:	d104      	bne.n	800415e <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8004154:	4b0e      	ldr	r3, [pc, #56]	; (8004190 <BSP_TS_Init+0x70>)
 8004156:	4a0d      	ldr	r2, [pc, #52]	; (800418c <BSP_TS_Init+0x6c>)
 8004158:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 800415a:	2300      	movs	r3, #0
 800415c:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 800415e:	7bfb      	ldrb	r3, [r7, #15]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d109      	bne.n	8004178 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8004164:	4b0a      	ldr	r3, [pc, #40]	; (8004190 <BSP_TS_Init+0x70>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2082      	movs	r0, #130	; 0x82
 800416c:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 800416e:	4b08      	ldr	r3, [pc, #32]	; (8004190 <BSP_TS_Init+0x70>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	2082      	movs	r0, #130	; 0x82
 8004176:	4798      	blx	r3
  }

  return ret;
 8004178:	7bfb      	ldrb	r3, [r7, #15]
}
 800417a:	4618      	mov	r0, r3
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	20000a14 	.word	0x20000a14
 8004188:	20000a16 	.word	0x20000a16
 800418c:	20000044 	.word	0x20000044
 8004190:	20000a10 	.word	0x20000a10

08004194 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 800419c:	4b4f      	ldr	r3, [pc, #316]	; (80042dc <BSP_TS_GetState+0x148>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	2082      	movs	r0, #130	; 0x82
 80041a4:	4798      	blx	r3
 80041a6:	4603      	mov	r3, r0
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	881b      	ldrh	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 808d 	beq.w	80042d2 <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 80041b8:	4b48      	ldr	r3, [pc, #288]	; (80042dc <BSP_TS_GetState+0x148>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	f107 020c 	add.w	r2, r7, #12
 80041c2:	f107 010e 	add.w	r1, r7, #14
 80041c6:	2082      	movs	r0, #130	; 0x82
 80041c8:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 80041ca:	89bb      	ldrh	r3, [r7, #12]
 80041cc:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 80041d4:	89bb      	ldrh	r3, [r7, #12]
 80041d6:	4a42      	ldr	r2, [pc, #264]	; (80042e0 <BSP_TS_GetState+0x14c>)
 80041d8:	fba2 2303 	umull	r2, r3, r2, r3
 80041dc:	08db      	lsrs	r3, r3, #3
 80041de:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 80041e0:	8abb      	ldrh	r3, [r7, #20]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d102      	bne.n	80041ec <BSP_TS_GetState+0x58>
    {
      yr = 0;
 80041e6:	2300      	movs	r3, #0
 80041e8:	82bb      	strh	r3, [r7, #20]
 80041ea:	e008      	b.n	80041fe <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 80041ec:	4b3d      	ldr	r3, [pc, #244]	; (80042e4 <BSP_TS_GetState+0x150>)
 80041ee:	881b      	ldrh	r3, [r3, #0]
 80041f0:	8aba      	ldrh	r2, [r7, #20]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d903      	bls.n	80041fe <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 80041f6:	4b3b      	ldr	r3, [pc, #236]	; (80042e4 <BSP_TS_GetState+0x150>)
 80041f8:	881b      	ldrh	r3, [r3, #0]
 80041fa:	3b01      	subs	r3, #1
 80041fc:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 80041fe:	8abb      	ldrh	r3, [r7, #20]
 8004200:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 8004202:	89fb      	ldrh	r3, [r7, #14]
 8004204:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8004208:	4293      	cmp	r3, r2
 800420a:	d806      	bhi.n	800421a <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 800420c:	89fb      	ldrh	r3, [r7, #14]
 800420e:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 8004212:	330e      	adds	r3, #14
 8004214:	b29b      	uxth	r3, r3
 8004216:	81fb      	strh	r3, [r7, #14]
 8004218:	e005      	b.n	8004226 <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 800421a:	89fb      	ldrh	r3, [r7, #14]
 800421c:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 8004220:	3308      	adds	r3, #8
 8004222:	b29b      	uxth	r3, r3
 8004224:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 8004226:	89fb      	ldrh	r3, [r7, #14]
 8004228:	4a2f      	ldr	r2, [pc, #188]	; (80042e8 <BSP_TS_GetState+0x154>)
 800422a:	fba2 2303 	umull	r2, r3, r2, r3
 800422e:	08db      	lsrs	r3, r3, #3
 8004230:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 8004232:	8afb      	ldrh	r3, [r7, #22]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d102      	bne.n	800423e <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 8004238:	2300      	movs	r3, #0
 800423a:	82fb      	strh	r3, [r7, #22]
 800423c:	e008      	b.n	8004250 <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 800423e:	4b2b      	ldr	r3, [pc, #172]	; (80042ec <BSP_TS_GetState+0x158>)
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	8afa      	ldrh	r2, [r7, #22]
 8004244:	429a      	cmp	r2, r3
 8004246:	d903      	bls.n	8004250 <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 8004248:	4b28      	ldr	r3, [pc, #160]	; (80042ec <BSP_TS_GetState+0x158>)
 800424a:	881b      	ldrh	r3, [r3, #0]
 800424c:	3b01      	subs	r3, #1
 800424e:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 8004250:	8afb      	ldrh	r3, [r7, #22]
 8004252:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 8004254:	89fb      	ldrh	r3, [r7, #14]
 8004256:	461a      	mov	r2, r3
 8004258:	4b25      	ldr	r3, [pc, #148]	; (80042f0 <BSP_TS_GetState+0x15c>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	429a      	cmp	r2, r3
 800425e:	d906      	bls.n	800426e <BSP_TS_GetState+0xda>
 8004260:	89fa      	ldrh	r2, [r7, #14]
 8004262:	4b23      	ldr	r3, [pc, #140]	; (80042f0 <BSP_TS_GetState+0x15c>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	b29b      	uxth	r3, r3
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	b29b      	uxth	r3, r3
 800426c:	e005      	b.n	800427a <BSP_TS_GetState+0xe6>
 800426e:	4b20      	ldr	r3, [pc, #128]	; (80042f0 <BSP_TS_GetState+0x15c>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	b29a      	uxth	r2, r3
 8004274:	89fb      	ldrh	r3, [r7, #14]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	b29b      	uxth	r3, r3
 800427a:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 800427c:	89bb      	ldrh	r3, [r7, #12]
 800427e:	461a      	mov	r2, r3
 8004280:	4b1c      	ldr	r3, [pc, #112]	; (80042f4 <BSP_TS_GetState+0x160>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	429a      	cmp	r2, r3
 8004286:	d906      	bls.n	8004296 <BSP_TS_GetState+0x102>
 8004288:	89ba      	ldrh	r2, [r7, #12]
 800428a:	4b1a      	ldr	r3, [pc, #104]	; (80042f4 <BSP_TS_GetState+0x160>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	b29b      	uxth	r3, r3
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	b29b      	uxth	r3, r3
 8004294:	e005      	b.n	80042a2 <BSP_TS_GetState+0x10e>
 8004296:	4b17      	ldr	r3, [pc, #92]	; (80042f4 <BSP_TS_GetState+0x160>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	b29a      	uxth	r2, r3
 800429c:	89bb      	ldrh	r3, [r7, #12]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 80042a4:	8a7a      	ldrh	r2, [r7, #18]
 80042a6:	8a3b      	ldrh	r3, [r7, #16]
 80042a8:	4413      	add	r3, r2
 80042aa:	2b05      	cmp	r3, #5
 80042ac:	dd07      	ble.n	80042be <BSP_TS_GetState+0x12a>
    {
      _x = x;
 80042ae:	89fb      	ldrh	r3, [r7, #14]
 80042b0:	461a      	mov	r2, r3
 80042b2:	4b0f      	ldr	r3, [pc, #60]	; (80042f0 <BSP_TS_GetState+0x15c>)
 80042b4:	601a      	str	r2, [r3, #0]
      _y = y; 
 80042b6:	89bb      	ldrh	r3, [r7, #12]
 80042b8:	461a      	mov	r2, r3
 80042ba:	4b0e      	ldr	r3, [pc, #56]	; (80042f4 <BSP_TS_GetState+0x160>)
 80042bc:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 80042be:	4b0c      	ldr	r3, [pc, #48]	; (80042f0 <BSP_TS_GetState+0x15c>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	b29a      	uxth	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 80042c8:	4b0a      	ldr	r3, [pc, #40]	; (80042f4 <BSP_TS_GetState+0x160>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	b29a      	uxth	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	809a      	strh	r2, [r3, #4]
  }
}
 80042d2:	bf00      	nop
 80042d4:	3718      	adds	r7, #24
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	20000a10 	.word	0x20000a10
 80042e0:	ba2e8ba3 	.word	0xba2e8ba3
 80042e4:	20000a16 	.word	0x20000a16
 80042e8:	88888889 	.word	0x88888889
 80042ec:	20000a14 	.word	0x20000a14
 80042f0:	20000a18 	.word	0x20000a18
 80042f4:	20000a1c 	.word	0x20000a1c

080042f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80042fc:	4b0e      	ldr	r3, [pc, #56]	; (8004338 <HAL_Init+0x40>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a0d      	ldr	r2, [pc, #52]	; (8004338 <HAL_Init+0x40>)
 8004302:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004306:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004308:	4b0b      	ldr	r3, [pc, #44]	; (8004338 <HAL_Init+0x40>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a0a      	ldr	r2, [pc, #40]	; (8004338 <HAL_Init+0x40>)
 800430e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004312:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004314:	4b08      	ldr	r3, [pc, #32]	; (8004338 <HAL_Init+0x40>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a07      	ldr	r2, [pc, #28]	; (8004338 <HAL_Init+0x40>)
 800431a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800431e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004320:	2003      	movs	r0, #3
 8004322:	f000 f8fc 	bl	800451e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004326:	200f      	movs	r0, #15
 8004328:	f7fd fd76 	bl	8001e18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800432c:	f7fd fd4c 	bl	8001dc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	40023c00 	.word	0x40023c00

0800433c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800433c:	b480      	push	{r7}
 800433e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004340:	4b06      	ldr	r3, [pc, #24]	; (800435c <HAL_IncTick+0x20>)
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	461a      	mov	r2, r3
 8004346:	4b06      	ldr	r3, [pc, #24]	; (8004360 <HAL_IncTick+0x24>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4413      	add	r3, r2
 800434c:	4a04      	ldr	r2, [pc, #16]	; (8004360 <HAL_IncTick+0x24>)
 800434e:	6013      	str	r3, [r2, #0]
}
 8004350:	bf00      	nop
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	2000008c 	.word	0x2000008c
 8004360:	20000a20 	.word	0x20000a20

08004364 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004364:	b480      	push	{r7}
 8004366:	af00      	add	r7, sp, #0
  return uwTick;
 8004368:	4b03      	ldr	r3, [pc, #12]	; (8004378 <HAL_GetTick+0x14>)
 800436a:	681b      	ldr	r3, [r3, #0]
}
 800436c:	4618      	mov	r0, r3
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	20000a20 	.word	0x20000a20

0800437c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004384:	f7ff ffee 	bl	8004364 <HAL_GetTick>
 8004388:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004394:	d005      	beq.n	80043a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004396:	4b0a      	ldr	r3, [pc, #40]	; (80043c0 <HAL_Delay+0x44>)
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	461a      	mov	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4413      	add	r3, r2
 80043a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80043a2:	bf00      	nop
 80043a4:	f7ff ffde 	bl	8004364 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d8f7      	bhi.n	80043a4 <HAL_Delay+0x28>
  {
  }
}
 80043b4:	bf00      	nop
 80043b6:	bf00      	nop
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	2000008c 	.word	0x2000008c

080043c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b085      	sub	sp, #20
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f003 0307 	and.w	r3, r3, #7
 80043d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043d4:	4b0c      	ldr	r3, [pc, #48]	; (8004408 <__NVIC_SetPriorityGrouping+0x44>)
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043da:	68ba      	ldr	r2, [r7, #8]
 80043dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043e0:	4013      	ands	r3, r2
 80043e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80043f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043f6:	4a04      	ldr	r2, [pc, #16]	; (8004408 <__NVIC_SetPriorityGrouping+0x44>)
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	60d3      	str	r3, [r2, #12]
}
 80043fc:	bf00      	nop
 80043fe:	3714      	adds	r7, #20
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	e000ed00 	.word	0xe000ed00

0800440c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004410:	4b04      	ldr	r3, [pc, #16]	; (8004424 <__NVIC_GetPriorityGrouping+0x18>)
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	0a1b      	lsrs	r3, r3, #8
 8004416:	f003 0307 	and.w	r3, r3, #7
}
 800441a:	4618      	mov	r0, r3
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	e000ed00 	.word	0xe000ed00

08004428 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	4603      	mov	r3, r0
 8004430:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004436:	2b00      	cmp	r3, #0
 8004438:	db0b      	blt.n	8004452 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800443a:	79fb      	ldrb	r3, [r7, #7]
 800443c:	f003 021f 	and.w	r2, r3, #31
 8004440:	4907      	ldr	r1, [pc, #28]	; (8004460 <__NVIC_EnableIRQ+0x38>)
 8004442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004446:	095b      	lsrs	r3, r3, #5
 8004448:	2001      	movs	r0, #1
 800444a:	fa00 f202 	lsl.w	r2, r0, r2
 800444e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004452:	bf00      	nop
 8004454:	370c      	adds	r7, #12
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	e000e100 	.word	0xe000e100

08004464 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	4603      	mov	r3, r0
 800446c:	6039      	str	r1, [r7, #0]
 800446e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004470:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004474:	2b00      	cmp	r3, #0
 8004476:	db0a      	blt.n	800448e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	b2da      	uxtb	r2, r3
 800447c:	490c      	ldr	r1, [pc, #48]	; (80044b0 <__NVIC_SetPriority+0x4c>)
 800447e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004482:	0112      	lsls	r2, r2, #4
 8004484:	b2d2      	uxtb	r2, r2
 8004486:	440b      	add	r3, r1
 8004488:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800448c:	e00a      	b.n	80044a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	b2da      	uxtb	r2, r3
 8004492:	4908      	ldr	r1, [pc, #32]	; (80044b4 <__NVIC_SetPriority+0x50>)
 8004494:	79fb      	ldrb	r3, [r7, #7]
 8004496:	f003 030f 	and.w	r3, r3, #15
 800449a:	3b04      	subs	r3, #4
 800449c:	0112      	lsls	r2, r2, #4
 800449e:	b2d2      	uxtb	r2, r2
 80044a0:	440b      	add	r3, r1
 80044a2:	761a      	strb	r2, [r3, #24]
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr
 80044b0:	e000e100 	.word	0xe000e100
 80044b4:	e000ed00 	.word	0xe000ed00

080044b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b089      	sub	sp, #36	; 0x24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f003 0307 	and.w	r3, r3, #7
 80044ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f1c3 0307 	rsb	r3, r3, #7
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	bf28      	it	cs
 80044d6:	2304      	movcs	r3, #4
 80044d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	3304      	adds	r3, #4
 80044de:	2b06      	cmp	r3, #6
 80044e0:	d902      	bls.n	80044e8 <NVIC_EncodePriority+0x30>
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	3b03      	subs	r3, #3
 80044e6:	e000      	b.n	80044ea <NVIC_EncodePriority+0x32>
 80044e8:	2300      	movs	r3, #0
 80044ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044ec:	f04f 32ff 	mov.w	r2, #4294967295
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	fa02 f303 	lsl.w	r3, r2, r3
 80044f6:	43da      	mvns	r2, r3
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	401a      	ands	r2, r3
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004500:	f04f 31ff 	mov.w	r1, #4294967295
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	fa01 f303 	lsl.w	r3, r1, r3
 800450a:	43d9      	mvns	r1, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004510:	4313      	orrs	r3, r2
         );
}
 8004512:	4618      	mov	r0, r3
 8004514:	3724      	adds	r7, #36	; 0x24
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr

0800451e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800451e:	b580      	push	{r7, lr}
 8004520:	b082      	sub	sp, #8
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7ff ff4c 	bl	80043c4 <__NVIC_SetPriorityGrouping>
}
 800452c:	bf00      	nop
 800452e:	3708      	adds	r7, #8
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
 800453a:	4603      	mov	r3, r0
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	607a      	str	r2, [r7, #4]
 8004540:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004542:	2300      	movs	r3, #0
 8004544:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004546:	f7ff ff61 	bl	800440c <__NVIC_GetPriorityGrouping>
 800454a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	68b9      	ldr	r1, [r7, #8]
 8004550:	6978      	ldr	r0, [r7, #20]
 8004552:	f7ff ffb1 	bl	80044b8 <NVIC_EncodePriority>
 8004556:	4602      	mov	r2, r0
 8004558:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800455c:	4611      	mov	r1, r2
 800455e:	4618      	mov	r0, r3
 8004560:	f7ff ff80 	bl	8004464 <__NVIC_SetPriority>
}
 8004564:	bf00      	nop
 8004566:	3718      	adds	r7, #24
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
 8004572:	4603      	mov	r3, r0
 8004574:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800457a:	4618      	mov	r0, r3
 800457c:	f7ff ff54 	bl	8004428 <__NVIC_EnableIRQ>
}
 8004580:	bf00      	nop
 8004582:	3708      	adds	r7, #8
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d101      	bne.n	800459a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e00e      	b.n	80045b8 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	795b      	ldrb	r3, [r3, #5]
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d105      	bne.n	80045b0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7fc f80e 	bl	80005cc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3708      	adds	r7, #8
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80045c8:	2300      	movs	r3, #0
 80045ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80045cc:	f7ff feca 	bl	8004364 <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e099      	b.n	8004710 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2202      	movs	r2, #2
 80045e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f022 0201 	bic.w	r2, r2, #1
 80045fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045fc:	e00f      	b.n	800461e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045fe:	f7ff feb1 	bl	8004364 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	2b05      	cmp	r3, #5
 800460a:	d908      	bls.n	800461e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2220      	movs	r2, #32
 8004610:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2203      	movs	r2, #3
 8004616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e078      	b.n	8004710 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0301 	and.w	r3, r3, #1
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1e8      	bne.n	80045fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	4b38      	ldr	r3, [pc, #224]	; (8004718 <HAL_DMA_Init+0x158>)
 8004638:	4013      	ands	r3, r2
 800463a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800464a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004656:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004662:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a1b      	ldr	r3, [r3, #32]
 8004668:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800466a:	697a      	ldr	r2, [r7, #20]
 800466c:	4313      	orrs	r3, r2
 800466e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004674:	2b04      	cmp	r3, #4
 8004676:	d107      	bne.n	8004688 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004680:	4313      	orrs	r3, r2
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	4313      	orrs	r3, r2
 8004686:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f023 0307 	bic.w	r3, r3, #7
 800469e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ae:	2b04      	cmp	r3, #4
 80046b0:	d117      	bne.n	80046e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d00e      	beq.n	80046e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 f8bd 	bl	8004844 <DMA_CheckFifoParam>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d008      	beq.n	80046e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2240      	movs	r2, #64	; 0x40
 80046d4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80046de:	2301      	movs	r3, #1
 80046e0:	e016      	b.n	8004710 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f874 	bl	80047d8 <DMA_CalcBaseAndBitshift>
 80046f0:	4603      	mov	r3, r0
 80046f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046f8:	223f      	movs	r2, #63	; 0x3f
 80046fa:	409a      	lsls	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2201      	movs	r2, #1
 800470a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800470e:	2300      	movs	r3, #0
}
 8004710:	4618      	mov	r0, r3
 8004712:	3718      	adds	r7, #24
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	f010803f 	.word	0xf010803f

0800471c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e050      	b.n	80047d0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b02      	cmp	r3, #2
 8004738:	d101      	bne.n	800473e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800473a:	2302      	movs	r3, #2
 800473c:	e048      	b.n	80047d0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f022 0201 	bic.w	r2, r2, #1
 800474c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	2200      	movs	r2, #0
 8004754:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2200      	movs	r2, #0
 800475c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	2200      	movs	r2, #0
 8004764:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2200      	movs	r2, #0
 800476c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	2200      	movs	r2, #0
 8004774:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2221      	movs	r2, #33	; 0x21
 800477c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 f82a 	bl	80047d8 <DMA_CalcBaseAndBitshift>
 8004784:	4603      	mov	r3, r0
 8004786:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047b0:	223f      	movs	r2, #63	; 0x3f
 80047b2:	409a      	lsls	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3710      	adds	r7, #16
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	3b10      	subs	r3, #16
 80047e8:	4a14      	ldr	r2, [pc, #80]	; (800483c <DMA_CalcBaseAndBitshift+0x64>)
 80047ea:	fba2 2303 	umull	r2, r3, r2, r3
 80047ee:	091b      	lsrs	r3, r3, #4
 80047f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80047f2:	4a13      	ldr	r2, [pc, #76]	; (8004840 <DMA_CalcBaseAndBitshift+0x68>)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4413      	add	r3, r2
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	461a      	mov	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2b03      	cmp	r3, #3
 8004804:	d909      	bls.n	800481a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800480e:	f023 0303 	bic.w	r3, r3, #3
 8004812:	1d1a      	adds	r2, r3, #4
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	659a      	str	r2, [r3, #88]	; 0x58
 8004818:	e007      	b.n	800482a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004822:	f023 0303 	bic.w	r3, r3, #3
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800482e:	4618      	mov	r0, r3
 8004830:	3714      	adds	r7, #20
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	aaaaaaab 	.word	0xaaaaaaab
 8004840:	0800df20 	.word	0x0800df20

08004844 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800484c:	2300      	movs	r3, #0
 800484e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004854:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	699b      	ldr	r3, [r3, #24]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d11f      	bne.n	800489e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	2b03      	cmp	r3, #3
 8004862:	d856      	bhi.n	8004912 <DMA_CheckFifoParam+0xce>
 8004864:	a201      	add	r2, pc, #4	; (adr r2, 800486c <DMA_CheckFifoParam+0x28>)
 8004866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800486a:	bf00      	nop
 800486c:	0800487d 	.word	0x0800487d
 8004870:	0800488f 	.word	0x0800488f
 8004874:	0800487d 	.word	0x0800487d
 8004878:	08004913 	.word	0x08004913
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004880:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d046      	beq.n	8004916 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800488c:	e043      	b.n	8004916 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004892:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004896:	d140      	bne.n	800491a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800489c:	e03d      	b.n	800491a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	699b      	ldr	r3, [r3, #24]
 80048a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048a6:	d121      	bne.n	80048ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2b03      	cmp	r3, #3
 80048ac:	d837      	bhi.n	800491e <DMA_CheckFifoParam+0xda>
 80048ae:	a201      	add	r2, pc, #4	; (adr r2, 80048b4 <DMA_CheckFifoParam+0x70>)
 80048b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b4:	080048c5 	.word	0x080048c5
 80048b8:	080048cb 	.word	0x080048cb
 80048bc:	080048c5 	.word	0x080048c5
 80048c0:	080048dd 	.word	0x080048dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	73fb      	strb	r3, [r7, #15]
      break;
 80048c8:	e030      	b.n	800492c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d025      	beq.n	8004922 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048da:	e022      	b.n	8004922 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80048e4:	d11f      	bne.n	8004926 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80048ea:	e01c      	b.n	8004926 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d903      	bls.n	80048fa <DMA_CheckFifoParam+0xb6>
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	2b03      	cmp	r3, #3
 80048f6:	d003      	beq.n	8004900 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80048f8:	e018      	b.n	800492c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	73fb      	strb	r3, [r7, #15]
      break;
 80048fe:	e015      	b.n	800492c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004904:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00e      	beq.n	800492a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	73fb      	strb	r3, [r7, #15]
      break;
 8004910:	e00b      	b.n	800492a <DMA_CheckFifoParam+0xe6>
      break;
 8004912:	bf00      	nop
 8004914:	e00a      	b.n	800492c <DMA_CheckFifoParam+0xe8>
      break;
 8004916:	bf00      	nop
 8004918:	e008      	b.n	800492c <DMA_CheckFifoParam+0xe8>
      break;
 800491a:	bf00      	nop
 800491c:	e006      	b.n	800492c <DMA_CheckFifoParam+0xe8>
      break;
 800491e:	bf00      	nop
 8004920:	e004      	b.n	800492c <DMA_CheckFifoParam+0xe8>
      break;
 8004922:	bf00      	nop
 8004924:	e002      	b.n	800492c <DMA_CheckFifoParam+0xe8>
      break;   
 8004926:	bf00      	nop
 8004928:	e000      	b.n	800492c <DMA_CheckFifoParam+0xe8>
      break;
 800492a:	bf00      	nop
    }
  } 
  
  return status; 
 800492c:	7bfb      	ldrb	r3, [r7, #15]
}
 800492e:	4618      	mov	r0, r3
 8004930:	3714      	adds	r7, #20
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop

0800493c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b082      	sub	sp, #8
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e03b      	b.n	80049c6 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d106      	bne.n	8004968 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f7fb fe86 	bl	8000674 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2202      	movs	r2, #2
 800496c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685a      	ldr	r2, [r3, #4]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	430a      	orrs	r2, r1
 8004984:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800498c:	f023 0107 	bic.w	r1, r3, #7
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689a      	ldr	r2, [r3, #8]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80049a6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	68d1      	ldr	r1, [r2, #12]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	6812      	ldr	r2, [r2, #0]
 80049b2:	430b      	orrs	r3, r1
 80049b4:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3708      	adds	r7, #8
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	b086      	sub	sp, #24
 80049d2:	af02      	add	r7, sp, #8
 80049d4:	60f8      	str	r0, [r7, #12]
 80049d6:	60b9      	str	r1, [r7, #8]
 80049d8:	607a      	str	r2, [r7, #4]
 80049da:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d101      	bne.n	80049ea <HAL_DMA2D_Start+0x1c>
 80049e6:	2302      	movs	r3, #2
 80049e8:	e018      	b.n	8004a1c <HAL_DMA2D_Start+0x4e>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2202      	movs	r2, #2
 80049f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	9300      	str	r3, [sp, #0]
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	68b9      	ldr	r1, [r7, #8]
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 f989 	bl	8004d1c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f042 0201 	orr.w	r2, r2, #1
 8004a18:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b086      	sub	sp, #24
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0301 	and.w	r3, r3, #1
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d056      	beq.n	8004aee <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a40:	f7ff fc90 	bl	8004364 <HAL_GetTick>
 8004a44:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004a46:	e04b      	b.n	8004ae0 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d023      	beq.n	8004aa2 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f003 0320 	and.w	r3, r3, #32
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d005      	beq.n	8004a70 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a68:	f043 0202 	orr.w	r2, r3, #2
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d005      	beq.n	8004a86 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a7e:	f043 0201 	orr.w	r2, r3, #1
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2221      	movs	r2, #33	; 0x21
 8004a8c:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2204      	movs	r2, #4
 8004a92:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e0a5      	b.n	8004bee <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa8:	d01a      	beq.n	8004ae0 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004aaa:	f7ff fc5b 	bl	8004364 <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	683a      	ldr	r2, [r7, #0]
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d302      	bcc.n	8004ac0 <HAL_DMA2D_PollForTransfer+0x9c>
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d10f      	bne.n	8004ae0 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ac4:	f043 0220 	orr.w	r2, r3, #32
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2203      	movs	r2, #3
 8004ad0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004adc:	2303      	movs	r3, #3
 8004ade:	e086      	b.n	8004bee <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d0ac      	beq.n	8004a48 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	69db      	ldr	r3, [r3, #28]
 8004af4:	f003 0320 	and.w	r3, r3, #32
 8004af8:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b00:	f003 0320 	and.w	r3, r3, #32
 8004b04:	693a      	ldr	r2, [r7, #16]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d061      	beq.n	8004bd4 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b10:	f7ff fc28 	bl	8004364 <HAL_GetTick>
 8004b14:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004b16:	e056      	b.n	8004bc6 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d02e      	beq.n	8004b88 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f003 0308 	and.w	r3, r3, #8
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d005      	beq.n	8004b40 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b38:	f043 0204 	orr.w	r2, r3, #4
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f003 0320 	and.w	r3, r3, #32
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d005      	beq.n	8004b56 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b4e:	f043 0202 	orr.w	r2, r3, #2
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f003 0301 	and.w	r3, r3, #1
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d005      	beq.n	8004b6c <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b64:	f043 0201 	orr.w	r2, r3, #1
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2229      	movs	r2, #41	; 0x29
 8004b72:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2204      	movs	r2, #4
 8004b78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e032      	b.n	8004bee <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b8e:	d01a      	beq.n	8004bc6 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004b90:	f7ff fbe8 	bl	8004364 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d302      	bcc.n	8004ba6 <HAL_DMA2D_PollForTransfer+0x182>
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d10f      	bne.n	8004bc6 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004baa:	f043 0220 	orr.w	r2, r3, #32
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2203      	movs	r2, #3
 8004bb6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e013      	b.n	8004bee <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f003 0310 	and.w	r3, r3, #16
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d0a1      	beq.n	8004b18 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2212      	movs	r2, #18
 8004bda:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3718      	adds	r7, #24
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
	...

08004bf8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b087      	sub	sp, #28
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d101      	bne.n	8004c18 <HAL_DMA2D_ConfigLayer+0x20>
 8004c14:	2302      	movs	r3, #2
 8004c16:	e079      	b.n	8004d0c <HAL_DMA2D_ConfigLayer+0x114>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2202      	movs	r2, #2
 8004c24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	011b      	lsls	r3, r3, #4
 8004c2c:	3318      	adds	r3, #24
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	4413      	add	r3, r2
 8004c32:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	041b      	lsls	r3, r3, #16
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004c42:	4b35      	ldr	r3, [pc, #212]	; (8004d18 <HAL_DMA2D_ConfigLayer+0x120>)
 8004c44:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	2b0a      	cmp	r3, #10
 8004c4c:	d003      	beq.n	8004c56 <HAL_DMA2D_ConfigLayer+0x5e>
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2b09      	cmp	r3, #9
 8004c54:	d107      	bne.n	8004c66 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	617b      	str	r3, [r7, #20]
 8004c64:	e005      	b.n	8004c72 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	061b      	lsls	r3, r3, #24
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d120      	bne.n	8004cba <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	43db      	mvns	r3, r3
 8004c82:	ea02 0103 	and.w	r1, r2, r3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	697a      	ldr	r2, [r7, #20]
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	6812      	ldr	r2, [r2, #0]
 8004c98:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	2b0a      	cmp	r3, #10
 8004ca0:	d003      	beq.n	8004caa <HAL_DMA2D_ConfigLayer+0xb2>
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	2b09      	cmp	r3, #9
 8004ca8:	d127      	bne.n	8004cfa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	68da      	ldr	r2, [r3, #12]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004cb6:	629a      	str	r2, [r3, #40]	; 0x28
 8004cb8:	e01f      	b.n	8004cfa <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	69da      	ldr	r2, [r3, #28]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	43db      	mvns	r3, r3
 8004cc4:	ea02 0103 	and.w	r1, r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	693a      	ldr	r2, [r7, #16]
 8004cd8:	6812      	ldr	r2, [r2, #0]
 8004cda:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	2b0a      	cmp	r3, #10
 8004ce2:	d003      	beq.n	8004cec <HAL_DMA2D_ConfigLayer+0xf4>
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	2b09      	cmp	r3, #9
 8004cea:	d106      	bne.n	8004cfa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	68da      	ldr	r2, [r3, #12]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004cf8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	371c      	adds	r7, #28
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr
 8004d18:	ff03000f 	.word	0xff03000f

08004d1c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b08b      	sub	sp, #44	; 0x2c
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	607a      	str	r2, [r7, #4]
 8004d28:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d30:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	041a      	lsls	r2, r3, #16
 8004d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d3a:	431a      	orrs	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	430a      	orrs	r2, r1
 8004d42:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d54:	d174      	bne.n	8004e40 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004d5c:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004d64:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004d6c:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d108      	bne.n	8004d8e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	431a      	orrs	r2, r3
 8004d82:	6a3b      	ldr	r3, [r7, #32]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	697a      	ldr	r2, [r7, #20]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	627b      	str	r3, [r7, #36]	; 0x24
 8004d8c:	e053      	b.n	8004e36 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d106      	bne.n	8004da4 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004d96:	69ba      	ldr	r2, [r7, #24]
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	627b      	str	r3, [r7, #36]	; 0x24
 8004da2:	e048      	b.n	8004e36 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d111      	bne.n	8004dd0 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	0cdb      	lsrs	r3, r3, #19
 8004db0:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	0a9b      	lsrs	r3, r3, #10
 8004db6:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	08db      	lsrs	r3, r3, #3
 8004dbc:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	015a      	lsls	r2, r3, #5
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	02db      	lsls	r3, r3, #11
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	627b      	str	r3, [r7, #36]	; 0x24
 8004dce:	e032      	b.n	8004e36 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	2b03      	cmp	r3, #3
 8004dd6:	d117      	bne.n	8004e08 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004dd8:	6a3b      	ldr	r3, [r7, #32]
 8004dda:	0fdb      	lsrs	r3, r3, #31
 8004ddc:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	0cdb      	lsrs	r3, r3, #19
 8004de2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	0adb      	lsrs	r3, r3, #11
 8004de8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	08db      	lsrs	r3, r3, #3
 8004dee:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	015a      	lsls	r2, r3, #5
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	029b      	lsls	r3, r3, #10
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	6a3b      	ldr	r3, [r7, #32]
 8004dfc:	03db      	lsls	r3, r3, #15
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	697a      	ldr	r2, [r7, #20]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	627b      	str	r3, [r7, #36]	; 0x24
 8004e06:	e016      	b.n	8004e36 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004e08:	6a3b      	ldr	r3, [r7, #32]
 8004e0a:	0f1b      	lsrs	r3, r3, #28
 8004e0c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	0d1b      	lsrs	r3, r3, #20
 8004e12:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	0b1b      	lsrs	r3, r3, #12
 8004e18:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	091b      	lsrs	r3, r3, #4
 8004e1e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	011a      	lsls	r2, r3, #4
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	021b      	lsls	r3, r3, #8
 8004e28:	431a      	orrs	r2, r3
 8004e2a:	6a3b      	ldr	r3, [r7, #32]
 8004e2c:	031b      	lsls	r3, r3, #12
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e3c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004e3e:	e003      	b.n	8004e48 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	68ba      	ldr	r2, [r7, #8]
 8004e46:	60da      	str	r2, [r3, #12]
}
 8004e48:	bf00      	nop
 8004e4a:	372c      	adds	r7, #44	; 0x2c
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b086      	sub	sp, #24
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004e66:	4b23      	ldr	r3, [pc, #140]	; (8004ef4 <HAL_FLASH_Program+0xa0>)
 8004e68:	7e1b      	ldrb	r3, [r3, #24]
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d101      	bne.n	8004e72 <HAL_FLASH_Program+0x1e>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	e03b      	b.n	8004eea <HAL_FLASH_Program+0x96>
 8004e72:	4b20      	ldr	r3, [pc, #128]	; (8004ef4 <HAL_FLASH_Program+0xa0>)
 8004e74:	2201      	movs	r2, #1
 8004e76:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e7c:	f000 f860 	bl	8004f40 <FLASH_WaitForLastOperation>
 8004e80:	4603      	mov	r3, r0
 8004e82:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004e84:	7dfb      	ldrb	r3, [r7, #23]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d12b      	bne.n	8004ee2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d105      	bne.n	8004e9c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004e90:	783b      	ldrb	r3, [r7, #0]
 8004e92:	4619      	mov	r1, r3
 8004e94:	68b8      	ldr	r0, [r7, #8]
 8004e96:	f000 f90b 	bl	80050b0 <FLASH_Program_Byte>
 8004e9a:	e016      	b.n	8004eca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d105      	bne.n	8004eae <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004ea2:	883b      	ldrh	r3, [r7, #0]
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	68b8      	ldr	r0, [r7, #8]
 8004ea8:	f000 f8de 	bl	8005068 <FLASH_Program_HalfWord>
 8004eac:	e00d      	b.n	8004eca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d105      	bne.n	8004ec0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	4619      	mov	r1, r3
 8004eb8:	68b8      	ldr	r0, [r7, #8]
 8004eba:	f000 f8b3 	bl	8005024 <FLASH_Program_Word>
 8004ebe:	e004      	b.n	8004eca <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004ec0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ec4:	68b8      	ldr	r0, [r7, #8]
 8004ec6:	f000 f87b 	bl	8004fc0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004eca:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004ece:	f000 f837 	bl	8004f40 <FLASH_WaitForLastOperation>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8004ed6:	4b08      	ldr	r3, [pc, #32]	; (8004ef8 <HAL_FLASH_Program+0xa4>)
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	4a07      	ldr	r2, [pc, #28]	; (8004ef8 <HAL_FLASH_Program+0xa4>)
 8004edc:	f023 0301 	bic.w	r3, r3, #1
 8004ee0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004ee2:	4b04      	ldr	r3, [pc, #16]	; (8004ef4 <HAL_FLASH_Program+0xa0>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8004ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3718      	adds	r7, #24
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	20000a24 	.word	0x20000a24
 8004ef8:	40023c00 	.word	0x40023c00

08004efc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004f02:	2300      	movs	r3, #0
 8004f04:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004f06:	4b0b      	ldr	r3, [pc, #44]	; (8004f34 <HAL_FLASH_Unlock+0x38>)
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	da0b      	bge.n	8004f26 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004f0e:	4b09      	ldr	r3, [pc, #36]	; (8004f34 <HAL_FLASH_Unlock+0x38>)
 8004f10:	4a09      	ldr	r2, [pc, #36]	; (8004f38 <HAL_FLASH_Unlock+0x3c>)
 8004f12:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004f14:	4b07      	ldr	r3, [pc, #28]	; (8004f34 <HAL_FLASH_Unlock+0x38>)
 8004f16:	4a09      	ldr	r2, [pc, #36]	; (8004f3c <HAL_FLASH_Unlock+0x40>)
 8004f18:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004f1a:	4b06      	ldr	r3, [pc, #24]	; (8004f34 <HAL_FLASH_Unlock+0x38>)
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	da01      	bge.n	8004f26 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004f26:	79fb      	ldrb	r3, [r7, #7]
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr
 8004f34:	40023c00 	.word	0x40023c00
 8004f38:	45670123 	.word	0x45670123
 8004f3c:	cdef89ab 	.word	0xcdef89ab

08004f40 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004f4c:	4b1a      	ldr	r3, [pc, #104]	; (8004fb8 <FLASH_WaitForLastOperation+0x78>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004f52:	f7ff fa07 	bl	8004364 <HAL_GetTick>
 8004f56:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004f58:	e010      	b.n	8004f7c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f60:	d00c      	beq.n	8004f7c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d007      	beq.n	8004f78 <FLASH_WaitForLastOperation+0x38>
 8004f68:	f7ff f9fc 	bl	8004364 <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d201      	bcs.n	8004f7c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e019      	b.n	8004fb0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004f7c:	4b0f      	ldr	r3, [pc, #60]	; (8004fbc <FLASH_WaitForLastOperation+0x7c>)
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1e8      	bne.n	8004f5a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004f88:	4b0c      	ldr	r3, [pc, #48]	; (8004fbc <FLASH_WaitForLastOperation+0x7c>)
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	f003 0301 	and.w	r3, r3, #1
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d002      	beq.n	8004f9a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004f94:	4b09      	ldr	r3, [pc, #36]	; (8004fbc <FLASH_WaitForLastOperation+0x7c>)
 8004f96:	2201      	movs	r2, #1
 8004f98:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004f9a:	4b08      	ldr	r3, [pc, #32]	; (8004fbc <FLASH_WaitForLastOperation+0x7c>)
 8004f9c:	68db      	ldr	r3, [r3, #12]
 8004f9e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d003      	beq.n	8004fae <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004fa6:	f000 f8a5 	bl	80050f4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e000      	b.n	8004fb0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004fae:	2300      	movs	r3, #0
  
}  
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3710      	adds	r7, #16
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	20000a24 	.word	0x20000a24
 8004fbc:	40023c00 	.word	0x40023c00

08004fc0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b085      	sub	sp, #20
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004fcc:	4b14      	ldr	r3, [pc, #80]	; (8005020 <FLASH_Program_DoubleWord+0x60>)
 8004fce:	691b      	ldr	r3, [r3, #16]
 8004fd0:	4a13      	ldr	r2, [pc, #76]	; (8005020 <FLASH_Program_DoubleWord+0x60>)
 8004fd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fd6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004fd8:	4b11      	ldr	r3, [pc, #68]	; (8005020 <FLASH_Program_DoubleWord+0x60>)
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	4a10      	ldr	r2, [pc, #64]	; (8005020 <FLASH_Program_DoubleWord+0x60>)
 8004fde:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004fe2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004fe4:	4b0e      	ldr	r3, [pc, #56]	; (8005020 <FLASH_Program_DoubleWord+0x60>)
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	4a0d      	ldr	r2, [pc, #52]	; (8005020 <FLASH_Program_DoubleWord+0x60>)
 8004fea:	f043 0301 	orr.w	r3, r3, #1
 8004fee:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	683a      	ldr	r2, [r7, #0]
 8004ff4:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8004ff6:	f3bf 8f6f 	isb	sy
}
 8004ffa:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8004ffc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005000:	f04f 0200 	mov.w	r2, #0
 8005004:	f04f 0300 	mov.w	r3, #0
 8005008:	000a      	movs	r2, r1
 800500a:	2300      	movs	r3, #0
 800500c:	68f9      	ldr	r1, [r7, #12]
 800500e:	3104      	adds	r1, #4
 8005010:	4613      	mov	r3, r2
 8005012:	600b      	str	r3, [r1, #0]
}
 8005014:	bf00      	nop
 8005016:	3714      	adds	r7, #20
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr
 8005020:	40023c00 	.word	0x40023c00

08005024 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800502e:	4b0d      	ldr	r3, [pc, #52]	; (8005064 <FLASH_Program_Word+0x40>)
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	4a0c      	ldr	r2, [pc, #48]	; (8005064 <FLASH_Program_Word+0x40>)
 8005034:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005038:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800503a:	4b0a      	ldr	r3, [pc, #40]	; (8005064 <FLASH_Program_Word+0x40>)
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	4a09      	ldr	r2, [pc, #36]	; (8005064 <FLASH_Program_Word+0x40>)
 8005040:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005044:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005046:	4b07      	ldr	r3, [pc, #28]	; (8005064 <FLASH_Program_Word+0x40>)
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	4a06      	ldr	r2, [pc, #24]	; (8005064 <FLASH_Program_Word+0x40>)
 800504c:	f043 0301 	orr.w	r3, r3, #1
 8005050:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	601a      	str	r2, [r3, #0]
}
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr
 8005064:	40023c00 	.word	0x40023c00

08005068 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	460b      	mov	r3, r1
 8005072:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005074:	4b0d      	ldr	r3, [pc, #52]	; (80050ac <FLASH_Program_HalfWord+0x44>)
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	4a0c      	ldr	r2, [pc, #48]	; (80050ac <FLASH_Program_HalfWord+0x44>)
 800507a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800507e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005080:	4b0a      	ldr	r3, [pc, #40]	; (80050ac <FLASH_Program_HalfWord+0x44>)
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	4a09      	ldr	r2, [pc, #36]	; (80050ac <FLASH_Program_HalfWord+0x44>)
 8005086:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800508a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800508c:	4b07      	ldr	r3, [pc, #28]	; (80050ac <FLASH_Program_HalfWord+0x44>)
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	4a06      	ldr	r2, [pc, #24]	; (80050ac <FLASH_Program_HalfWord+0x44>)
 8005092:	f043 0301 	orr.w	r3, r3, #1
 8005096:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	887a      	ldrh	r2, [r7, #2]
 800509c:	801a      	strh	r2, [r3, #0]
}
 800509e:	bf00      	nop
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	40023c00 	.word	0x40023c00

080050b0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	460b      	mov	r3, r1
 80050ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80050bc:	4b0c      	ldr	r3, [pc, #48]	; (80050f0 <FLASH_Program_Byte+0x40>)
 80050be:	691b      	ldr	r3, [r3, #16]
 80050c0:	4a0b      	ldr	r2, [pc, #44]	; (80050f0 <FLASH_Program_Byte+0x40>)
 80050c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050c6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80050c8:	4b09      	ldr	r3, [pc, #36]	; (80050f0 <FLASH_Program_Byte+0x40>)
 80050ca:	4a09      	ldr	r2, [pc, #36]	; (80050f0 <FLASH_Program_Byte+0x40>)
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80050d0:	4b07      	ldr	r3, [pc, #28]	; (80050f0 <FLASH_Program_Byte+0x40>)
 80050d2:	691b      	ldr	r3, [r3, #16]
 80050d4:	4a06      	ldr	r2, [pc, #24]	; (80050f0 <FLASH_Program_Byte+0x40>)
 80050d6:	f043 0301 	orr.w	r3, r3, #1
 80050da:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	78fa      	ldrb	r2, [r7, #3]
 80050e0:	701a      	strb	r2, [r3, #0]
}
 80050e2:	bf00      	nop
 80050e4:	370c      	adds	r7, #12
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	40023c00 	.word	0x40023c00

080050f4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80050f4:	b480      	push	{r7}
 80050f6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80050f8:	4b2f      	ldr	r3, [pc, #188]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	f003 0310 	and.w	r3, r3, #16
 8005100:	2b00      	cmp	r3, #0
 8005102:	d008      	beq.n	8005116 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005104:	4b2d      	ldr	r3, [pc, #180]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 8005106:	69db      	ldr	r3, [r3, #28]
 8005108:	f043 0310 	orr.w	r3, r3, #16
 800510c:	4a2b      	ldr	r2, [pc, #172]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 800510e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005110:	4b29      	ldr	r3, [pc, #164]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 8005112:	2210      	movs	r2, #16
 8005114:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005116:	4b28      	ldr	r3, [pc, #160]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	f003 0320 	and.w	r3, r3, #32
 800511e:	2b00      	cmp	r3, #0
 8005120:	d008      	beq.n	8005134 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005122:	4b26      	ldr	r3, [pc, #152]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 8005124:	69db      	ldr	r3, [r3, #28]
 8005126:	f043 0308 	orr.w	r3, r3, #8
 800512a:	4a24      	ldr	r2, [pc, #144]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 800512c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800512e:	4b22      	ldr	r3, [pc, #136]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 8005130:	2220      	movs	r2, #32
 8005132:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005134:	4b20      	ldr	r3, [pc, #128]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800513c:	2b00      	cmp	r3, #0
 800513e:	d008      	beq.n	8005152 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005140:	4b1e      	ldr	r3, [pc, #120]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 8005142:	69db      	ldr	r3, [r3, #28]
 8005144:	f043 0304 	orr.w	r3, r3, #4
 8005148:	4a1c      	ldr	r2, [pc, #112]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 800514a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800514c:	4b1a      	ldr	r3, [pc, #104]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 800514e:	2240      	movs	r2, #64	; 0x40
 8005150:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005152:	4b19      	ldr	r3, [pc, #100]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800515a:	2b00      	cmp	r3, #0
 800515c:	d008      	beq.n	8005170 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800515e:	4b17      	ldr	r3, [pc, #92]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	f043 0302 	orr.w	r3, r3, #2
 8005166:	4a15      	ldr	r2, [pc, #84]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 8005168:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800516a:	4b13      	ldr	r3, [pc, #76]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 800516c:	2280      	movs	r2, #128	; 0x80
 800516e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8005170:	4b11      	ldr	r3, [pc, #68]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005178:	2b00      	cmp	r3, #0
 800517a:	d009      	beq.n	8005190 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800517c:	4b0f      	ldr	r3, [pc, #60]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 800517e:	69db      	ldr	r3, [r3, #28]
 8005180:	f043 0301 	orr.w	r3, r3, #1
 8005184:	4a0d      	ldr	r2, [pc, #52]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 8005186:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8005188:	4b0b      	ldr	r3, [pc, #44]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 800518a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800518e:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005190:	4b09      	ldr	r3, [pc, #36]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	f003 0302 	and.w	r3, r3, #2
 8005198:	2b00      	cmp	r3, #0
 800519a:	d008      	beq.n	80051ae <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800519c:	4b07      	ldr	r3, [pc, #28]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 800519e:	69db      	ldr	r3, [r3, #28]
 80051a0:	f043 0320 	orr.w	r3, r3, #32
 80051a4:	4a05      	ldr	r2, [pc, #20]	; (80051bc <FLASH_SetErrorCode+0xc8>)
 80051a6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80051a8:	4b03      	ldr	r3, [pc, #12]	; (80051b8 <FLASH_SetErrorCode+0xc4>)
 80051aa:	2202      	movs	r2, #2
 80051ac:	60da      	str	r2, [r3, #12]
  }
}
 80051ae:	bf00      	nop
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr
 80051b8:	40023c00 	.word	0x40023c00
 80051bc:	20000a24 	.word	0x20000a24

080051c0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80051ce:	2300      	movs	r3, #0
 80051d0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80051d2:	4b32      	ldr	r3, [pc, #200]	; (800529c <HAL_FLASHEx_Erase+0xdc>)
 80051d4:	7e1b      	ldrb	r3, [r3, #24]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d101      	bne.n	80051de <HAL_FLASHEx_Erase+0x1e>
 80051da:	2302      	movs	r3, #2
 80051dc:	e05a      	b.n	8005294 <HAL_FLASHEx_Erase+0xd4>
 80051de:	4b2f      	ldr	r3, [pc, #188]	; (800529c <HAL_FLASHEx_Erase+0xdc>)
 80051e0:	2201      	movs	r2, #1
 80051e2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80051e4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80051e8:	f7ff feaa 	bl	8004f40 <FLASH_WaitForLastOperation>
 80051ec:	4603      	mov	r3, r0
 80051ee:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80051f0:	7bfb      	ldrb	r3, [r7, #15]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d14a      	bne.n	800528c <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	f04f 32ff 	mov.w	r2, #4294967295
 80051fc:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d117      	bne.n	8005236 <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	691b      	ldr	r3, [r3, #16]
 800520a:	b2da      	uxtb	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	4619      	mov	r1, r3
 8005212:	4610      	mov	r0, r2
 8005214:	f000 f846 	bl	80052a4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005218:	f24c 3050 	movw	r0, #50000	; 0xc350
 800521c:	f7ff fe90 	bl	8004f40 <FLASH_WaitForLastOperation>
 8005220:	4603      	mov	r3, r0
 8005222:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8005224:	4b1e      	ldr	r3, [pc, #120]	; (80052a0 <HAL_FLASHEx_Erase+0xe0>)
 8005226:	691b      	ldr	r3, [r3, #16]
 8005228:	4a1d      	ldr	r2, [pc, #116]	; (80052a0 <HAL_FLASHEx_Erase+0xe0>)
 800522a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800522e:	f023 0304 	bic.w	r3, r3, #4
 8005232:	6113      	str	r3, [r2, #16]
 8005234:	e028      	b.n	8005288 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	60bb      	str	r3, [r7, #8]
 800523c:	e01c      	b.n	8005278 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	691b      	ldr	r3, [r3, #16]
 8005242:	b2db      	uxtb	r3, r3
 8005244:	4619      	mov	r1, r3
 8005246:	68b8      	ldr	r0, [r7, #8]
 8005248:	f000 f866 	bl	8005318 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800524c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005250:	f7ff fe76 	bl	8004f40 <FLASH_WaitForLastOperation>
 8005254:	4603      	mov	r3, r0
 8005256:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8005258:	4b11      	ldr	r3, [pc, #68]	; (80052a0 <HAL_FLASHEx_Erase+0xe0>)
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	4a10      	ldr	r2, [pc, #64]	; (80052a0 <HAL_FLASHEx_Erase+0xe0>)
 800525e:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8005262:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8005264:	7bfb      	ldrb	r3, [r7, #15]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	601a      	str	r2, [r3, #0]
          break;
 8005270:	e00a      	b.n	8005288 <HAL_FLASHEx_Erase+0xc8>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	3301      	adds	r3, #1
 8005276:	60bb      	str	r3, [r7, #8]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	68da      	ldr	r2, [r3, #12]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	4413      	add	r3, r2
 8005282:	68ba      	ldr	r2, [r7, #8]
 8005284:	429a      	cmp	r2, r3
 8005286:	d3da      	bcc.n	800523e <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005288:	f000 f894 	bl	80053b4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800528c:	4b03      	ldr	r3, [pc, #12]	; (800529c <HAL_FLASHEx_Erase+0xdc>)
 800528e:	2200      	movs	r2, #0
 8005290:	761a      	strb	r2, [r3, #24]

  return status;
 8005292:	7bfb      	ldrb	r3, [r7, #15]
}
 8005294:	4618      	mov	r0, r3
 8005296:	3710      	adds	r7, #16
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	20000a24 	.word	0x20000a24
 80052a0:	40023c00 	.word	0x40023c00

080052a4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	4603      	mov	r3, r0
 80052ac:	6039      	str	r1, [r7, #0]
 80052ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80052b0:	4b18      	ldr	r3, [pc, #96]	; (8005314 <FLASH_MassErase+0x70>)
 80052b2:	691b      	ldr	r3, [r3, #16]
 80052b4:	4a17      	ldr	r2, [pc, #92]	; (8005314 <FLASH_MassErase+0x70>)
 80052b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ba:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	2b03      	cmp	r3, #3
 80052c0:	d108      	bne.n	80052d4 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 80052c2:	4b14      	ldr	r3, [pc, #80]	; (8005314 <FLASH_MassErase+0x70>)
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	4a13      	ldr	r2, [pc, #76]	; (8005314 <FLASH_MassErase+0x70>)
 80052c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052cc:	f043 0304 	orr.w	r3, r3, #4
 80052d0:	6113      	str	r3, [r2, #16]
 80052d2:	e00f      	b.n	80052f4 <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d106      	bne.n	80052e8 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 80052da:	4b0e      	ldr	r3, [pc, #56]	; (8005314 <FLASH_MassErase+0x70>)
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	4a0d      	ldr	r2, [pc, #52]	; (8005314 <FLASH_MassErase+0x70>)
 80052e0:	f043 0304 	orr.w	r3, r3, #4
 80052e4:	6113      	str	r3, [r2, #16]
 80052e6:	e005      	b.n	80052f4 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 80052e8:	4b0a      	ldr	r3, [pc, #40]	; (8005314 <FLASH_MassErase+0x70>)
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	4a09      	ldr	r2, [pc, #36]	; (8005314 <FLASH_MassErase+0x70>)
 80052ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052f2:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80052f4:	4b07      	ldr	r3, [pc, #28]	; (8005314 <FLASH_MassErase+0x70>)
 80052f6:	691a      	ldr	r2, [r3, #16]
 80052f8:	79fb      	ldrb	r3, [r7, #7]
 80052fa:	021b      	lsls	r3, r3, #8
 80052fc:	4313      	orrs	r3, r2
 80052fe:	4a05      	ldr	r2, [pc, #20]	; (8005314 <FLASH_MassErase+0x70>)
 8005300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005304:	6113      	str	r3, [r2, #16]
}
 8005306:	bf00      	nop
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
 8005312:	bf00      	nop
 8005314:	40023c00 	.word	0x40023c00

08005318 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	460b      	mov	r3, r1
 8005322:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005324:	2300      	movs	r3, #0
 8005326:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005328:	78fb      	ldrb	r3, [r7, #3]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d102      	bne.n	8005334 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800532e:	2300      	movs	r3, #0
 8005330:	60fb      	str	r3, [r7, #12]
 8005332:	e010      	b.n	8005356 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005334:	78fb      	ldrb	r3, [r7, #3]
 8005336:	2b01      	cmp	r3, #1
 8005338:	d103      	bne.n	8005342 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800533a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800533e:	60fb      	str	r3, [r7, #12]
 8005340:	e009      	b.n	8005356 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005342:	78fb      	ldrb	r3, [r7, #3]
 8005344:	2b02      	cmp	r3, #2
 8005346:	d103      	bne.n	8005350 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005348:	f44f 7300 	mov.w	r3, #512	; 0x200
 800534c:	60fb      	str	r3, [r7, #12]
 800534e:	e002      	b.n	8005356 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005350:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005354:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b0b      	cmp	r3, #11
 800535a:	d902      	bls.n	8005362 <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	3304      	adds	r3, #4
 8005360:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005362:	4b13      	ldr	r3, [pc, #76]	; (80053b0 <FLASH_Erase_Sector+0x98>)
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	4a12      	ldr	r2, [pc, #72]	; (80053b0 <FLASH_Erase_Sector+0x98>)
 8005368:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800536c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800536e:	4b10      	ldr	r3, [pc, #64]	; (80053b0 <FLASH_Erase_Sector+0x98>)
 8005370:	691a      	ldr	r2, [r3, #16]
 8005372:	490f      	ldr	r1, [pc, #60]	; (80053b0 <FLASH_Erase_Sector+0x98>)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	4313      	orrs	r3, r2
 8005378:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800537a:	4b0d      	ldr	r3, [pc, #52]	; (80053b0 <FLASH_Erase_Sector+0x98>)
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	4a0c      	ldr	r2, [pc, #48]	; (80053b0 <FLASH_Erase_Sector+0x98>)
 8005380:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005384:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8005386:	4b0a      	ldr	r3, [pc, #40]	; (80053b0 <FLASH_Erase_Sector+0x98>)
 8005388:	691a      	ldr	r2, [r3, #16]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	00db      	lsls	r3, r3, #3
 800538e:	4313      	orrs	r3, r2
 8005390:	4a07      	ldr	r2, [pc, #28]	; (80053b0 <FLASH_Erase_Sector+0x98>)
 8005392:	f043 0302 	orr.w	r3, r3, #2
 8005396:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8005398:	4b05      	ldr	r3, [pc, #20]	; (80053b0 <FLASH_Erase_Sector+0x98>)
 800539a:	691b      	ldr	r3, [r3, #16]
 800539c:	4a04      	ldr	r2, [pc, #16]	; (80053b0 <FLASH_Erase_Sector+0x98>)
 800539e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053a2:	6113      	str	r3, [r2, #16]
}
 80053a4:	bf00      	nop
 80053a6:	3714      	adds	r7, #20
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr
 80053b0:	40023c00 	.word	0x40023c00

080053b4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80053b4:	b480      	push	{r7}
 80053b6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80053b8:	4b20      	ldr	r3, [pc, #128]	; (800543c <FLASH_FlushCaches+0x88>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d017      	beq.n	80053f4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80053c4:	4b1d      	ldr	r3, [pc, #116]	; (800543c <FLASH_FlushCaches+0x88>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a1c      	ldr	r2, [pc, #112]	; (800543c <FLASH_FlushCaches+0x88>)
 80053ca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053ce:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80053d0:	4b1a      	ldr	r3, [pc, #104]	; (800543c <FLASH_FlushCaches+0x88>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a19      	ldr	r2, [pc, #100]	; (800543c <FLASH_FlushCaches+0x88>)
 80053d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80053da:	6013      	str	r3, [r2, #0]
 80053dc:	4b17      	ldr	r3, [pc, #92]	; (800543c <FLASH_FlushCaches+0x88>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a16      	ldr	r2, [pc, #88]	; (800543c <FLASH_FlushCaches+0x88>)
 80053e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053e6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80053e8:	4b14      	ldr	r3, [pc, #80]	; (800543c <FLASH_FlushCaches+0x88>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a13      	ldr	r2, [pc, #76]	; (800543c <FLASH_FlushCaches+0x88>)
 80053ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053f2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80053f4:	4b11      	ldr	r3, [pc, #68]	; (800543c <FLASH_FlushCaches+0x88>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d017      	beq.n	8005430 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005400:	4b0e      	ldr	r3, [pc, #56]	; (800543c <FLASH_FlushCaches+0x88>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a0d      	ldr	r2, [pc, #52]	; (800543c <FLASH_FlushCaches+0x88>)
 8005406:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800540a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800540c:	4b0b      	ldr	r3, [pc, #44]	; (800543c <FLASH_FlushCaches+0x88>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a0a      	ldr	r2, [pc, #40]	; (800543c <FLASH_FlushCaches+0x88>)
 8005412:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005416:	6013      	str	r3, [r2, #0]
 8005418:	4b08      	ldr	r3, [pc, #32]	; (800543c <FLASH_FlushCaches+0x88>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a07      	ldr	r2, [pc, #28]	; (800543c <FLASH_FlushCaches+0x88>)
 800541e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005422:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005424:	4b05      	ldr	r3, [pc, #20]	; (800543c <FLASH_FlushCaches+0x88>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a04      	ldr	r2, [pc, #16]	; (800543c <FLASH_FlushCaches+0x88>)
 800542a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800542e:	6013      	str	r3, [r2, #0]
  }
}
 8005430:	bf00      	nop
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	40023c00 	.word	0x40023c00

08005440 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005440:	b480      	push	{r7}
 8005442:	b089      	sub	sp, #36	; 0x24
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800544a:	2300      	movs	r3, #0
 800544c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800544e:	2300      	movs	r3, #0
 8005450:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005452:	2300      	movs	r3, #0
 8005454:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005456:	2300      	movs	r3, #0
 8005458:	61fb      	str	r3, [r7, #28]
 800545a:	e177      	b.n	800574c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800545c:	2201      	movs	r2, #1
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	fa02 f303 	lsl.w	r3, r2, r3
 8005464:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	4013      	ands	r3, r2
 800546e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	429a      	cmp	r2, r3
 8005476:	f040 8166 	bne.w	8005746 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	f003 0303 	and.w	r3, r3, #3
 8005482:	2b01      	cmp	r3, #1
 8005484:	d005      	beq.n	8005492 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800548e:	2b02      	cmp	r3, #2
 8005490:	d130      	bne.n	80054f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	005b      	lsls	r3, r3, #1
 800549c:	2203      	movs	r2, #3
 800549e:	fa02 f303 	lsl.w	r3, r2, r3
 80054a2:	43db      	mvns	r3, r3
 80054a4:	69ba      	ldr	r2, [r7, #24]
 80054a6:	4013      	ands	r3, r2
 80054a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	68da      	ldr	r2, [r3, #12]
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	fa02 f303 	lsl.w	r3, r2, r3
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	69ba      	ldr	r2, [r7, #24]
 80054c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80054c8:	2201      	movs	r2, #1
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	fa02 f303 	lsl.w	r3, r2, r3
 80054d0:	43db      	mvns	r3, r3
 80054d2:	69ba      	ldr	r2, [r7, #24]
 80054d4:	4013      	ands	r3, r2
 80054d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	091b      	lsrs	r3, r3, #4
 80054de:	f003 0201 	and.w	r2, r3, #1
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	fa02 f303 	lsl.w	r3, r2, r3
 80054e8:	69ba      	ldr	r2, [r7, #24]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69ba      	ldr	r2, [r7, #24]
 80054f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f003 0303 	and.w	r3, r3, #3
 80054fc:	2b03      	cmp	r3, #3
 80054fe:	d017      	beq.n	8005530 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	68db      	ldr	r3, [r3, #12]
 8005504:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	005b      	lsls	r3, r3, #1
 800550a:	2203      	movs	r2, #3
 800550c:	fa02 f303 	lsl.w	r3, r2, r3
 8005510:	43db      	mvns	r3, r3
 8005512:	69ba      	ldr	r2, [r7, #24]
 8005514:	4013      	ands	r3, r2
 8005516:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	689a      	ldr	r2, [r3, #8]
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	005b      	lsls	r3, r3, #1
 8005520:	fa02 f303 	lsl.w	r3, r2, r3
 8005524:	69ba      	ldr	r2, [r7, #24]
 8005526:	4313      	orrs	r3, r2
 8005528:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	69ba      	ldr	r2, [r7, #24]
 800552e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f003 0303 	and.w	r3, r3, #3
 8005538:	2b02      	cmp	r3, #2
 800553a:	d123      	bne.n	8005584 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	08da      	lsrs	r2, r3, #3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	3208      	adds	r2, #8
 8005544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005548:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	f003 0307 	and.w	r3, r3, #7
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	220f      	movs	r2, #15
 8005554:	fa02 f303 	lsl.w	r3, r2, r3
 8005558:	43db      	mvns	r3, r3
 800555a:	69ba      	ldr	r2, [r7, #24]
 800555c:	4013      	ands	r3, r2
 800555e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	691a      	ldr	r2, [r3, #16]
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	f003 0307 	and.w	r3, r3, #7
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	fa02 f303 	lsl.w	r3, r2, r3
 8005570:	69ba      	ldr	r2, [r7, #24]
 8005572:	4313      	orrs	r3, r2
 8005574:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	08da      	lsrs	r2, r3, #3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	3208      	adds	r2, #8
 800557e:	69b9      	ldr	r1, [r7, #24]
 8005580:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	005b      	lsls	r3, r3, #1
 800558e:	2203      	movs	r2, #3
 8005590:	fa02 f303 	lsl.w	r3, r2, r3
 8005594:	43db      	mvns	r3, r3
 8005596:	69ba      	ldr	r2, [r7, #24]
 8005598:	4013      	ands	r3, r2
 800559a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f003 0203 	and.w	r2, r3, #3
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	005b      	lsls	r3, r3, #1
 80055a8:	fa02 f303 	lsl.w	r3, r2, r3
 80055ac:	69ba      	ldr	r2, [r7, #24]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	69ba      	ldr	r2, [r7, #24]
 80055b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f000 80c0 	beq.w	8005746 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055c6:	2300      	movs	r3, #0
 80055c8:	60fb      	str	r3, [r7, #12]
 80055ca:	4b66      	ldr	r3, [pc, #408]	; (8005764 <HAL_GPIO_Init+0x324>)
 80055cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ce:	4a65      	ldr	r2, [pc, #404]	; (8005764 <HAL_GPIO_Init+0x324>)
 80055d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80055d4:	6453      	str	r3, [r2, #68]	; 0x44
 80055d6:	4b63      	ldr	r3, [pc, #396]	; (8005764 <HAL_GPIO_Init+0x324>)
 80055d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055de:	60fb      	str	r3, [r7, #12]
 80055e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80055e2:	4a61      	ldr	r2, [pc, #388]	; (8005768 <HAL_GPIO_Init+0x328>)
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	089b      	lsrs	r3, r3, #2
 80055e8:	3302      	adds	r3, #2
 80055ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	f003 0303 	and.w	r3, r3, #3
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	220f      	movs	r2, #15
 80055fa:	fa02 f303 	lsl.w	r3, r2, r3
 80055fe:	43db      	mvns	r3, r3
 8005600:	69ba      	ldr	r2, [r7, #24]
 8005602:	4013      	ands	r3, r2
 8005604:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a58      	ldr	r2, [pc, #352]	; (800576c <HAL_GPIO_Init+0x32c>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d037      	beq.n	800567e <HAL_GPIO_Init+0x23e>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a57      	ldr	r2, [pc, #348]	; (8005770 <HAL_GPIO_Init+0x330>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d031      	beq.n	800567a <HAL_GPIO_Init+0x23a>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a56      	ldr	r2, [pc, #344]	; (8005774 <HAL_GPIO_Init+0x334>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d02b      	beq.n	8005676 <HAL_GPIO_Init+0x236>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a55      	ldr	r2, [pc, #340]	; (8005778 <HAL_GPIO_Init+0x338>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d025      	beq.n	8005672 <HAL_GPIO_Init+0x232>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a54      	ldr	r2, [pc, #336]	; (800577c <HAL_GPIO_Init+0x33c>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d01f      	beq.n	800566e <HAL_GPIO_Init+0x22e>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a53      	ldr	r2, [pc, #332]	; (8005780 <HAL_GPIO_Init+0x340>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d019      	beq.n	800566a <HAL_GPIO_Init+0x22a>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a52      	ldr	r2, [pc, #328]	; (8005784 <HAL_GPIO_Init+0x344>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d013      	beq.n	8005666 <HAL_GPIO_Init+0x226>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a51      	ldr	r2, [pc, #324]	; (8005788 <HAL_GPIO_Init+0x348>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d00d      	beq.n	8005662 <HAL_GPIO_Init+0x222>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a50      	ldr	r2, [pc, #320]	; (800578c <HAL_GPIO_Init+0x34c>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d007      	beq.n	800565e <HAL_GPIO_Init+0x21e>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a4f      	ldr	r2, [pc, #316]	; (8005790 <HAL_GPIO_Init+0x350>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d101      	bne.n	800565a <HAL_GPIO_Init+0x21a>
 8005656:	2309      	movs	r3, #9
 8005658:	e012      	b.n	8005680 <HAL_GPIO_Init+0x240>
 800565a:	230a      	movs	r3, #10
 800565c:	e010      	b.n	8005680 <HAL_GPIO_Init+0x240>
 800565e:	2308      	movs	r3, #8
 8005660:	e00e      	b.n	8005680 <HAL_GPIO_Init+0x240>
 8005662:	2307      	movs	r3, #7
 8005664:	e00c      	b.n	8005680 <HAL_GPIO_Init+0x240>
 8005666:	2306      	movs	r3, #6
 8005668:	e00a      	b.n	8005680 <HAL_GPIO_Init+0x240>
 800566a:	2305      	movs	r3, #5
 800566c:	e008      	b.n	8005680 <HAL_GPIO_Init+0x240>
 800566e:	2304      	movs	r3, #4
 8005670:	e006      	b.n	8005680 <HAL_GPIO_Init+0x240>
 8005672:	2303      	movs	r3, #3
 8005674:	e004      	b.n	8005680 <HAL_GPIO_Init+0x240>
 8005676:	2302      	movs	r3, #2
 8005678:	e002      	b.n	8005680 <HAL_GPIO_Init+0x240>
 800567a:	2301      	movs	r3, #1
 800567c:	e000      	b.n	8005680 <HAL_GPIO_Init+0x240>
 800567e:	2300      	movs	r3, #0
 8005680:	69fa      	ldr	r2, [r7, #28]
 8005682:	f002 0203 	and.w	r2, r2, #3
 8005686:	0092      	lsls	r2, r2, #2
 8005688:	4093      	lsls	r3, r2
 800568a:	69ba      	ldr	r2, [r7, #24]
 800568c:	4313      	orrs	r3, r2
 800568e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005690:	4935      	ldr	r1, [pc, #212]	; (8005768 <HAL_GPIO_Init+0x328>)
 8005692:	69fb      	ldr	r3, [r7, #28]
 8005694:	089b      	lsrs	r3, r3, #2
 8005696:	3302      	adds	r3, #2
 8005698:	69ba      	ldr	r2, [r7, #24]
 800569a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800569e:	4b3d      	ldr	r3, [pc, #244]	; (8005794 <HAL_GPIO_Init+0x354>)
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	43db      	mvns	r3, r3
 80056a8:	69ba      	ldr	r2, [r7, #24]
 80056aa:	4013      	ands	r3, r2
 80056ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d003      	beq.n	80056c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80056ba:	69ba      	ldr	r2, [r7, #24]
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	4313      	orrs	r3, r2
 80056c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80056c2:	4a34      	ldr	r2, [pc, #208]	; (8005794 <HAL_GPIO_Init+0x354>)
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80056c8:	4b32      	ldr	r3, [pc, #200]	; (8005794 <HAL_GPIO_Init+0x354>)
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	43db      	mvns	r3, r3
 80056d2:	69ba      	ldr	r2, [r7, #24]
 80056d4:	4013      	ands	r3, r2
 80056d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d003      	beq.n	80056ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80056e4:	69ba      	ldr	r2, [r7, #24]
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80056ec:	4a29      	ldr	r2, [pc, #164]	; (8005794 <HAL_GPIO_Init+0x354>)
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80056f2:	4b28      	ldr	r3, [pc, #160]	; (8005794 <HAL_GPIO_Init+0x354>)
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	43db      	mvns	r3, r3
 80056fc:	69ba      	ldr	r2, [r7, #24]
 80056fe:	4013      	ands	r3, r2
 8005700:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800570e:	69ba      	ldr	r2, [r7, #24]
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	4313      	orrs	r3, r2
 8005714:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005716:	4a1f      	ldr	r2, [pc, #124]	; (8005794 <HAL_GPIO_Init+0x354>)
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800571c:	4b1d      	ldr	r3, [pc, #116]	; (8005794 <HAL_GPIO_Init+0x354>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	43db      	mvns	r3, r3
 8005726:	69ba      	ldr	r2, [r7, #24]
 8005728:	4013      	ands	r3, r2
 800572a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d003      	beq.n	8005740 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005738:	69ba      	ldr	r2, [r7, #24]
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	4313      	orrs	r3, r2
 800573e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005740:	4a14      	ldr	r2, [pc, #80]	; (8005794 <HAL_GPIO_Init+0x354>)
 8005742:	69bb      	ldr	r3, [r7, #24]
 8005744:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	3301      	adds	r3, #1
 800574a:	61fb      	str	r3, [r7, #28]
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	2b0f      	cmp	r3, #15
 8005750:	f67f ae84 	bls.w	800545c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005754:	bf00      	nop
 8005756:	bf00      	nop
 8005758:	3724      	adds	r7, #36	; 0x24
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	40023800 	.word	0x40023800
 8005768:	40013800 	.word	0x40013800
 800576c:	40020000 	.word	0x40020000
 8005770:	40020400 	.word	0x40020400
 8005774:	40020800 	.word	0x40020800
 8005778:	40020c00 	.word	0x40020c00
 800577c:	40021000 	.word	0x40021000
 8005780:	40021400 	.word	0x40021400
 8005784:	40021800 	.word	0x40021800
 8005788:	40021c00 	.word	0x40021c00
 800578c:	40022000 	.word	0x40022000
 8005790:	40022400 	.word	0x40022400
 8005794:	40013c00 	.word	0x40013c00

08005798 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005798:	b480      	push	{r7}
 800579a:	b087      	sub	sp, #28
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80057a2:	2300      	movs	r3, #0
 80057a4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80057aa:	2300      	movs	r3, #0
 80057ac:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057ae:	2300      	movs	r3, #0
 80057b0:	617b      	str	r3, [r7, #20]
 80057b2:	e0d9      	b.n	8005968 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80057b4:	2201      	movs	r2, #1
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	fa02 f303 	lsl.w	r3, r2, r3
 80057bc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80057be:	683a      	ldr	r2, [r7, #0]
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	4013      	ands	r3, r2
 80057c4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80057c6:	68fa      	ldr	r2, [r7, #12]
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	f040 80c9 	bne.w	8005962 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80057d0:	4a6b      	ldr	r2, [pc, #428]	; (8005980 <HAL_GPIO_DeInit+0x1e8>)
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	089b      	lsrs	r3, r3, #2
 80057d6:	3302      	adds	r3, #2
 80057d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057dc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	f003 0303 	and.w	r3, r3, #3
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	220f      	movs	r2, #15
 80057e8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ec:	68ba      	ldr	r2, [r7, #8]
 80057ee:	4013      	ands	r3, r2
 80057f0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a63      	ldr	r2, [pc, #396]	; (8005984 <HAL_GPIO_DeInit+0x1ec>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d037      	beq.n	800586a <HAL_GPIO_DeInit+0xd2>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a62      	ldr	r2, [pc, #392]	; (8005988 <HAL_GPIO_DeInit+0x1f0>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d031      	beq.n	8005866 <HAL_GPIO_DeInit+0xce>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a61      	ldr	r2, [pc, #388]	; (800598c <HAL_GPIO_DeInit+0x1f4>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d02b      	beq.n	8005862 <HAL_GPIO_DeInit+0xca>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a60      	ldr	r2, [pc, #384]	; (8005990 <HAL_GPIO_DeInit+0x1f8>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d025      	beq.n	800585e <HAL_GPIO_DeInit+0xc6>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a5f      	ldr	r2, [pc, #380]	; (8005994 <HAL_GPIO_DeInit+0x1fc>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d01f      	beq.n	800585a <HAL_GPIO_DeInit+0xc2>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a5e      	ldr	r2, [pc, #376]	; (8005998 <HAL_GPIO_DeInit+0x200>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d019      	beq.n	8005856 <HAL_GPIO_DeInit+0xbe>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a5d      	ldr	r2, [pc, #372]	; (800599c <HAL_GPIO_DeInit+0x204>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d013      	beq.n	8005852 <HAL_GPIO_DeInit+0xba>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a5c      	ldr	r2, [pc, #368]	; (80059a0 <HAL_GPIO_DeInit+0x208>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d00d      	beq.n	800584e <HAL_GPIO_DeInit+0xb6>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a5b      	ldr	r2, [pc, #364]	; (80059a4 <HAL_GPIO_DeInit+0x20c>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d007      	beq.n	800584a <HAL_GPIO_DeInit+0xb2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a5a      	ldr	r2, [pc, #360]	; (80059a8 <HAL_GPIO_DeInit+0x210>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d101      	bne.n	8005846 <HAL_GPIO_DeInit+0xae>
 8005842:	2309      	movs	r3, #9
 8005844:	e012      	b.n	800586c <HAL_GPIO_DeInit+0xd4>
 8005846:	230a      	movs	r3, #10
 8005848:	e010      	b.n	800586c <HAL_GPIO_DeInit+0xd4>
 800584a:	2308      	movs	r3, #8
 800584c:	e00e      	b.n	800586c <HAL_GPIO_DeInit+0xd4>
 800584e:	2307      	movs	r3, #7
 8005850:	e00c      	b.n	800586c <HAL_GPIO_DeInit+0xd4>
 8005852:	2306      	movs	r3, #6
 8005854:	e00a      	b.n	800586c <HAL_GPIO_DeInit+0xd4>
 8005856:	2305      	movs	r3, #5
 8005858:	e008      	b.n	800586c <HAL_GPIO_DeInit+0xd4>
 800585a:	2304      	movs	r3, #4
 800585c:	e006      	b.n	800586c <HAL_GPIO_DeInit+0xd4>
 800585e:	2303      	movs	r3, #3
 8005860:	e004      	b.n	800586c <HAL_GPIO_DeInit+0xd4>
 8005862:	2302      	movs	r3, #2
 8005864:	e002      	b.n	800586c <HAL_GPIO_DeInit+0xd4>
 8005866:	2301      	movs	r3, #1
 8005868:	e000      	b.n	800586c <HAL_GPIO_DeInit+0xd4>
 800586a:	2300      	movs	r3, #0
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	f002 0203 	and.w	r2, r2, #3
 8005872:	0092      	lsls	r2, r2, #2
 8005874:	4093      	lsls	r3, r2
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	429a      	cmp	r2, r3
 800587a:	d132      	bne.n	80058e2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800587c:	4b4b      	ldr	r3, [pc, #300]	; (80059ac <HAL_GPIO_DeInit+0x214>)
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	43db      	mvns	r3, r3
 8005884:	4949      	ldr	r1, [pc, #292]	; (80059ac <HAL_GPIO_DeInit+0x214>)
 8005886:	4013      	ands	r3, r2
 8005888:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800588a:	4b48      	ldr	r3, [pc, #288]	; (80059ac <HAL_GPIO_DeInit+0x214>)
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	43db      	mvns	r3, r3
 8005892:	4946      	ldr	r1, [pc, #280]	; (80059ac <HAL_GPIO_DeInit+0x214>)
 8005894:	4013      	ands	r3, r2
 8005896:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005898:	4b44      	ldr	r3, [pc, #272]	; (80059ac <HAL_GPIO_DeInit+0x214>)
 800589a:	68da      	ldr	r2, [r3, #12]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	43db      	mvns	r3, r3
 80058a0:	4942      	ldr	r1, [pc, #264]	; (80059ac <HAL_GPIO_DeInit+0x214>)
 80058a2:	4013      	ands	r3, r2
 80058a4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80058a6:	4b41      	ldr	r3, [pc, #260]	; (80059ac <HAL_GPIO_DeInit+0x214>)
 80058a8:	689a      	ldr	r2, [r3, #8]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	43db      	mvns	r3, r3
 80058ae:	493f      	ldr	r1, [pc, #252]	; (80059ac <HAL_GPIO_DeInit+0x214>)
 80058b0:	4013      	ands	r3, r2
 80058b2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	f003 0303 	and.w	r3, r3, #3
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	220f      	movs	r2, #15
 80058be:	fa02 f303 	lsl.w	r3, r2, r3
 80058c2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80058c4:	4a2e      	ldr	r2, [pc, #184]	; (8005980 <HAL_GPIO_DeInit+0x1e8>)
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	089b      	lsrs	r3, r3, #2
 80058ca:	3302      	adds	r3, #2
 80058cc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	43da      	mvns	r2, r3
 80058d4:	482a      	ldr	r0, [pc, #168]	; (8005980 <HAL_GPIO_DeInit+0x1e8>)
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	089b      	lsrs	r3, r3, #2
 80058da:	400a      	ands	r2, r1
 80058dc:	3302      	adds	r3, #2
 80058de:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	005b      	lsls	r3, r3, #1
 80058ea:	2103      	movs	r1, #3
 80058ec:	fa01 f303 	lsl.w	r3, r1, r3
 80058f0:	43db      	mvns	r3, r3
 80058f2:	401a      	ands	r2, r3
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	08da      	lsrs	r2, r3, #3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	3208      	adds	r2, #8
 8005900:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	f003 0307 	and.w	r3, r3, #7
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	220f      	movs	r2, #15
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	43db      	mvns	r3, r3
 8005914:	697a      	ldr	r2, [r7, #20]
 8005916:	08d2      	lsrs	r2, r2, #3
 8005918:	4019      	ands	r1, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	3208      	adds	r2, #8
 800591e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	68da      	ldr	r2, [r3, #12]
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	005b      	lsls	r3, r3, #1
 800592a:	2103      	movs	r1, #3
 800592c:	fa01 f303 	lsl.w	r3, r1, r3
 8005930:	43db      	mvns	r3, r3
 8005932:	401a      	ands	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685a      	ldr	r2, [r3, #4]
 800593c:	2101      	movs	r1, #1
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	fa01 f303 	lsl.w	r3, r1, r3
 8005944:	43db      	mvns	r3, r3
 8005946:	401a      	ands	r2, r3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689a      	ldr	r2, [r3, #8]
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	005b      	lsls	r3, r3, #1
 8005954:	2103      	movs	r1, #3
 8005956:	fa01 f303 	lsl.w	r3, r1, r3
 800595a:	43db      	mvns	r3, r3
 800595c:	401a      	ands	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	3301      	adds	r3, #1
 8005966:	617b      	str	r3, [r7, #20]
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	2b0f      	cmp	r3, #15
 800596c:	f67f af22 	bls.w	80057b4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005970:	bf00      	nop
 8005972:	bf00      	nop
 8005974:	371c      	adds	r7, #28
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop
 8005980:	40013800 	.word	0x40013800
 8005984:	40020000 	.word	0x40020000
 8005988:	40020400 	.word	0x40020400
 800598c:	40020800 	.word	0x40020800
 8005990:	40020c00 	.word	0x40020c00
 8005994:	40021000 	.word	0x40021000
 8005998:	40021400 	.word	0x40021400
 800599c:	40021800 	.word	0x40021800
 80059a0:	40021c00 	.word	0x40021c00
 80059a4:	40022000 	.word	0x40022000
 80059a8:	40022400 	.word	0x40022400
 80059ac:	40013c00 	.word	0x40013c00

080059b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	460b      	mov	r3, r1
 80059ba:	807b      	strh	r3, [r7, #2]
 80059bc:	4613      	mov	r3, r2
 80059be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80059c0:	787b      	ldrb	r3, [r7, #1]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d003      	beq.n	80059ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80059c6:	887a      	ldrh	r2, [r7, #2]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80059cc:	e003      	b.n	80059d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80059ce:	887b      	ldrh	r3, [r7, #2]
 80059d0:	041a      	lsls	r2, r3, #16
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	619a      	str	r2, [r3, #24]
}
 80059d6:	bf00      	nop
 80059d8:	370c      	adds	r7, #12
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b085      	sub	sp, #20
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
 80059ea:	460b      	mov	r3, r1
 80059ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80059f4:	887a      	ldrh	r2, [r7, #2]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	4013      	ands	r3, r2
 80059fa:	041a      	lsls	r2, r3, #16
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	43d9      	mvns	r1, r3
 8005a00:	887b      	ldrh	r3, [r7, #2]
 8005a02:	400b      	ands	r3, r1
 8005a04:	431a      	orrs	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	619a      	str	r2, [r3, #24]
}
 8005a0a:	bf00      	nop
 8005a0c:	3714      	adds	r7, #20
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
	...

08005a18 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	4603      	mov	r3, r0
 8005a20:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005a22:	4b08      	ldr	r3, [pc, #32]	; (8005a44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a24:	695a      	ldr	r2, [r3, #20]
 8005a26:	88fb      	ldrh	r3, [r7, #6]
 8005a28:	4013      	ands	r3, r2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d006      	beq.n	8005a3c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a2e:	4a05      	ldr	r2, [pc, #20]	; (8005a44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a30:	88fb      	ldrh	r3, [r7, #6]
 8005a32:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a34:	88fb      	ldrh	r3, [r7, #6]
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7fb ff62 	bl	8001900 <HAL_GPIO_EXTI_Callback>
  }
}
 8005a3c:	bf00      	nop
 8005a3e:	3708      	adds	r7, #8
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	40013c00 	.word	0x40013c00

08005a48 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8005a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a4a:	b08f      	sub	sp, #60	; 0x3c
 8005a4c:	af0a      	add	r7, sp, #40	; 0x28
 8005a4e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d101      	bne.n	8005a5a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e054      	b.n	8005b04 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d106      	bne.n	8005a7a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f7fc fc95 	bl	80023a4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2203      	movs	r2, #3
 8005a7e:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d102      	bne.n	8005a94 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f005 fc04 	bl	800b2a6 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	603b      	str	r3, [r7, #0]
 8005aa4:	687e      	ldr	r6, [r7, #4]
 8005aa6:	466d      	mov	r5, sp
 8005aa8:	f106 0410 	add.w	r4, r6, #16
 8005aac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005aae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ab0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ab2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ab4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005ab8:	e885 0003 	stmia.w	r5, {r0, r1}
 8005abc:	1d33      	adds	r3, r6, #4
 8005abe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ac0:	6838      	ldr	r0, [r7, #0]
 8005ac2:	f005 fb8f 	bl	800b1e4 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2101      	movs	r1, #1
 8005acc:	4618      	mov	r0, r3
 8005ace:	f005 fbfb 	bl	800b2c8 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	603b      	str	r3, [r7, #0]
 8005ad8:	687e      	ldr	r6, [r7, #4]
 8005ada:	466d      	mov	r5, sp
 8005adc:	f106 0410 	add.w	r4, r6, #16
 8005ae0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ae2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ae4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ae6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ae8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005aec:	e885 0003 	stmia.w	r5, {r0, r1}
 8005af0:	1d33      	adds	r3, r6, #4
 8005af2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005af4:	6838      	ldr	r0, [r7, #0]
 8005af6:	f005 fd45 	bl	800b584 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3714      	adds	r7, #20
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005b0c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b086      	sub	sp, #24
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f005 fceb 	bl	800b4fe <USB_GetMode>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	f040 80f6 	bne.w	8005d1c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4618      	mov	r0, r3
 8005b36:	f005 fccf 	bl	800b4d8 <USB_ReadInterrupts>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f000 80ec 	beq.w	8005d1a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4618      	mov	r0, r3
 8005b48:	f005 fcc6 	bl	800b4d8 <USB_ReadInterrupts>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b52:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005b56:	d104      	bne.n	8005b62 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005b60:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f005 fcb6 	bl	800b4d8 <USB_ReadInterrupts>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b76:	d104      	bne.n	8005b82 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005b80:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4618      	mov	r0, r3
 8005b88:	f005 fca6 	bl	800b4d8 <USB_ReadInterrupts>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005b92:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b96:	d104      	bne.n	8005ba2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005ba0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f005 fc96 	bl	800b4d8 <USB_ReadInterrupts>
 8005bac:	4603      	mov	r3, r0
 8005bae:	f003 0302 	and.w	r3, r3, #2
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d103      	bne.n	8005bbe <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2202      	movs	r2, #2
 8005bbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f005 fc88 	bl	800b4d8 <USB_ReadInterrupts>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005bd2:	d11c      	bne.n	8005c0e <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005bdc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f003 0301 	and.w	r3, r3, #1
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10f      	bne.n	8005c0e <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8005bee:	2110      	movs	r1, #16
 8005bf0:	6938      	ldr	r0, [r7, #16]
 8005bf2:	f005 fbb5 	bl	800b360 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8005bf6:	6938      	ldr	r0, [r7, #16]
 8005bf8:	f005 fbe6 	bl	800b3c8 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2101      	movs	r1, #1
 8005c02:	4618      	mov	r0, r3
 8005c04:	f005 fd7e 	bl	800b704 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f89e 	bl	8005d4a <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4618      	mov	r0, r3
 8005c14:	f005 fc60 	bl	800b4d8 <USB_ReadInterrupts>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c1e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005c22:	d102      	bne.n	8005c2a <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f001 f84c 	bl	8006cc2 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f005 fc52 	bl	800b4d8 <USB_ReadInterrupts>
 8005c34:	4603      	mov	r3, r0
 8005c36:	f003 0308 	and.w	r3, r3, #8
 8005c3a:	2b08      	cmp	r3, #8
 8005c3c:	d106      	bne.n	8005c4c <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f86f 	bl	8005d22 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2208      	movs	r2, #8
 8005c4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4618      	mov	r0, r3
 8005c52:	f005 fc41 	bl	800b4d8 <USB_ReadInterrupts>
 8005c56:	4603      	mov	r3, r0
 8005c58:	f003 0310 	and.w	r3, r3, #16
 8005c5c:	2b10      	cmp	r3, #16
 8005c5e:	d101      	bne.n	8005c64 <HAL_HCD_IRQHandler+0x158>
 8005c60:	2301      	movs	r3, #1
 8005c62:	e000      	b.n	8005c66 <HAL_HCD_IRQHandler+0x15a>
 8005c64:	2300      	movs	r3, #0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d012      	beq.n	8005c90 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	699a      	ldr	r2, [r3, #24]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f022 0210 	bic.w	r2, r2, #16
 8005c78:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 ff4f 	bl	8006b1e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	699a      	ldr	r2, [r3, #24]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f042 0210 	orr.w	r2, r2, #16
 8005c8e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4618      	mov	r0, r3
 8005c96:	f005 fc1f 	bl	800b4d8 <USB_ReadInterrupts>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ca0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005ca4:	d13a      	bne.n	8005d1c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4618      	mov	r0, r3
 8005cac:	f005 fd64 	bl	800b778 <USB_HC_ReadInterrupt>
 8005cb0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	617b      	str	r3, [r7, #20]
 8005cb6:	e025      	b.n	8005d04 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	f003 030f 	and.w	r3, r3, #15
 8005cbe:	68ba      	ldr	r2, [r7, #8]
 8005cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8005cc4:	f003 0301 	and.w	r3, r3, #1
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d018      	beq.n	8005cfe <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	015a      	lsls	r2, r3, #5
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	4413      	add	r3, r2
 8005cd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005cde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ce2:	d106      	bne.n	8005cf2 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	4619      	mov	r1, r3
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 f859 	bl	8005da2 <HCD_HC_IN_IRQHandler>
 8005cf0:	e005      	b.n	8005cfe <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 fba7 	bl	800644c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	3301      	adds	r3, #1
 8005d02:	617b      	str	r3, [r7, #20]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d3d4      	bcc.n	8005cb8 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d16:	615a      	str	r2, [r3, #20]
 8005d18:	e000      	b.n	8005d1c <HAL_HCD_IRQHandler+0x210>
      return;
 8005d1a:	bf00      	nop
    }
  }
}
 8005d1c:	3718      	adds	r7, #24
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}

08005d22 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8005d22:	b480      	push	{r7}
 8005d24:	b083      	sub	sp, #12
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_SOF_Callback could be implemented in the user file
   */
}
 8005d2a:	bf00      	nop
 8005d2c:	370c      	adds	r7, #12
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr

08005d36 <HAL_HCD_Connect_Callback>:
  * @brief Connection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8005d36:	b480      	push	{r7}
 8005d38:	b083      	sub	sp, #12
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Connect_Callback could be implemented in the user file
   */
}
 8005d3e:	bf00      	nop
 8005d40:	370c      	adds	r7, #12
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr

08005d4a <HAL_HCD_Disconnect_Callback>:
  * @brief  Disconnection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b083      	sub	sp, #12
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8005d52:	bf00      	nop
 8005d54:	370c      	adds	r7, #12
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b083      	sub	sp, #12
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8005d66:	bf00      	nop
 8005d68:	370c      	adds	r7, #12
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr

08005d72 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8005d72:	b480      	push	{r7}
 8005d74:	b083      	sub	sp, #12
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8005d7a:	bf00      	nop
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <HAL_HCD_HC_NotifyURBChange_Callback>:
  *            URB_ERROR/
  *            URB_STALL/
  * @retval None
  */
__weak void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b083      	sub	sp, #12
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	460b      	mov	r3, r1
 8005d90:	70fb      	strb	r3, [r7, #3]
 8005d92:	4613      	mov	r3, r2
 8005d94:	70bb      	strb	r3, [r7, #2]
  UNUSED(urb_state);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_HC_NotifyURBChange_Callback could be implemented in the user file
   */
}
 8005d96:	bf00      	nop
 8005d98:	370c      	adds	r7, #12
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr

08005da2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b086      	sub	sp, #24
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
 8005daa:	460b      	mov	r3, r1
 8005dac:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005db8:	78fb      	ldrb	r3, [r7, #3]
 8005dba:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	015a      	lsls	r2, r3, #5
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	4413      	add	r3, r2
 8005dc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f003 0304 	and.w	r3, r3, #4
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	d11a      	bne.n	8005e08 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	015a      	lsls	r2, r3, #5
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	4413      	add	r3, r2
 8005dda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dde:	461a      	mov	r2, r3
 8005de0:	2304      	movs	r3, #4
 8005de2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	212c      	movs	r1, #44	; 0x2c
 8005dea:	fb01 f303 	mul.w	r3, r1, r3
 8005dee:	4413      	add	r3, r2
 8005df0:	3361      	adds	r3, #97	; 0x61
 8005df2:	2206      	movs	r2, #6
 8005df4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	b2d2      	uxtb	r2, r2
 8005dfe:	4611      	mov	r1, r2
 8005e00:	4618      	mov	r0, r3
 8005e02:	f005 fcca 	bl	800b79a <USB_HC_Halt>
 8005e06:	e0af      	b.n	8005f68 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	015a      	lsls	r2, r3, #5
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	4413      	add	r3, r2
 8005e10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e1e:	d11b      	bne.n	8005e58 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	015a      	lsls	r2, r3, #5
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	4413      	add	r3, r2
 8005e28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e32:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	212c      	movs	r1, #44	; 0x2c
 8005e3a:	fb01 f303 	mul.w	r3, r1, r3
 8005e3e:	4413      	add	r3, r2
 8005e40:	3361      	adds	r3, #97	; 0x61
 8005e42:	2207      	movs	r2, #7
 8005e44:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	b2d2      	uxtb	r2, r2
 8005e4e:	4611      	mov	r1, r2
 8005e50:	4618      	mov	r0, r3
 8005e52:	f005 fca2 	bl	800b79a <USB_HC_Halt>
 8005e56:	e087      	b.n	8005f68 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	015a      	lsls	r2, r3, #5
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	4413      	add	r3, r2
 8005e60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f003 0320 	and.w	r3, r3, #32
 8005e6a:	2b20      	cmp	r3, #32
 8005e6c:	d109      	bne.n	8005e82 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	015a      	lsls	r2, r3, #5
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	4413      	add	r3, r2
 8005e76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	2320      	movs	r3, #32
 8005e7e:	6093      	str	r3, [r2, #8]
 8005e80:	e072      	b.n	8005f68 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	015a      	lsls	r2, r3, #5
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	4413      	add	r3, r2
 8005e8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f003 0308 	and.w	r3, r3, #8
 8005e94:	2b08      	cmp	r3, #8
 8005e96:	d11a      	bne.n	8005ece <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	015a      	lsls	r2, r3, #5
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	4413      	add	r3, r2
 8005ea0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	2308      	movs	r3, #8
 8005ea8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	212c      	movs	r1, #44	; 0x2c
 8005eb0:	fb01 f303 	mul.w	r3, r1, r3
 8005eb4:	4413      	add	r3, r2
 8005eb6:	3361      	adds	r3, #97	; 0x61
 8005eb8:	2205      	movs	r2, #5
 8005eba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	b2d2      	uxtb	r2, r2
 8005ec4:	4611      	mov	r1, r2
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f005 fc67 	bl	800b79a <USB_HC_Halt>
 8005ecc:	e04c      	b.n	8005f68 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	015a      	lsls	r2, r3, #5
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ee0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ee4:	d11b      	bne.n	8005f1e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	015a      	lsls	r2, r3, #5
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	4413      	add	r3, r2
 8005eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ef8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	212c      	movs	r1, #44	; 0x2c
 8005f00:	fb01 f303 	mul.w	r3, r1, r3
 8005f04:	4413      	add	r3, r2
 8005f06:	3361      	adds	r3, #97	; 0x61
 8005f08:	2208      	movs	r2, #8
 8005f0a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	b2d2      	uxtb	r2, r2
 8005f14:	4611      	mov	r1, r2
 8005f16:	4618      	mov	r0, r3
 8005f18:	f005 fc3f 	bl	800b79a <USB_HC_Halt>
 8005f1c:	e024      	b.n	8005f68 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	015a      	lsls	r2, r3, #5
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	4413      	add	r3, r2
 8005f26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f30:	2b80      	cmp	r3, #128	; 0x80
 8005f32:	d119      	bne.n	8005f68 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f40:	461a      	mov	r2, r3
 8005f42:	2380      	movs	r3, #128	; 0x80
 8005f44:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	212c      	movs	r1, #44	; 0x2c
 8005f4c:	fb01 f303 	mul.w	r3, r1, r3
 8005f50:	4413      	add	r3, r2
 8005f52:	3361      	adds	r3, #97	; 0x61
 8005f54:	2206      	movs	r2, #6
 8005f56:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	b2d2      	uxtb	r2, r2
 8005f60:	4611      	mov	r1, r2
 8005f62:	4618      	mov	r0, r3
 8005f64:	f005 fc19 	bl	800b79a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	015a      	lsls	r2, r3, #5
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	4413      	add	r3, r2
 8005f70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f7e:	d112      	bne.n	8005fa6 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	4611      	mov	r1, r2
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f005 fc05 	bl	800b79a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	015a      	lsls	r2, r3, #5
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	4413      	add	r3, r2
 8005f98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005fa2:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005fa4:	e24e      	b.n	8006444 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	015a      	lsls	r2, r3, #5
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	4413      	add	r3, r2
 8005fae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	f003 0301 	and.w	r3, r3, #1
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	f040 80df 	bne.w	800617c <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	691b      	ldr	r3, [r3, #16]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d019      	beq.n	8005ffa <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	212c      	movs	r1, #44	; 0x2c
 8005fcc:	fb01 f303 	mul.w	r3, r1, r3
 8005fd0:	4413      	add	r3, r2
 8005fd2:	3348      	adds	r3, #72	; 0x48
 8005fd4:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	0159      	lsls	r1, r3, #5
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	440b      	add	r3, r1
 8005fde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8005fe8:	1ad2      	subs	r2, r2, r3
 8005fea:	6879      	ldr	r1, [r7, #4]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	202c      	movs	r0, #44	; 0x2c
 8005ff0:	fb00 f303 	mul.w	r3, r0, r3
 8005ff4:	440b      	add	r3, r1
 8005ff6:	3350      	adds	r3, #80	; 0x50
 8005ff8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	212c      	movs	r1, #44	; 0x2c
 8006000:	fb01 f303 	mul.w	r3, r1, r3
 8006004:	4413      	add	r3, r2
 8006006:	3361      	adds	r3, #97	; 0x61
 8006008:	2201      	movs	r2, #1
 800600a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	212c      	movs	r1, #44	; 0x2c
 8006012:	fb01 f303 	mul.w	r3, r1, r3
 8006016:	4413      	add	r3, r2
 8006018:	335c      	adds	r3, #92	; 0x5c
 800601a:	2200      	movs	r2, #0
 800601c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	015a      	lsls	r2, r3, #5
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	4413      	add	r3, r2
 8006026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800602a:	461a      	mov	r2, r3
 800602c:	2301      	movs	r3, #1
 800602e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006030:	687a      	ldr	r2, [r7, #4]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	212c      	movs	r1, #44	; 0x2c
 8006036:	fb01 f303 	mul.w	r3, r1, r3
 800603a:	4413      	add	r3, r2
 800603c:	333f      	adds	r3, #63	; 0x3f
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d009      	beq.n	8006058 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	212c      	movs	r1, #44	; 0x2c
 800604a:	fb01 f303 	mul.w	r3, r1, r3
 800604e:	4413      	add	r3, r2
 8006050:	333f      	adds	r3, #63	; 0x3f
 8006052:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006054:	2b02      	cmp	r3, #2
 8006056:	d111      	bne.n	800607c <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	b2d2      	uxtb	r2, r2
 8006060:	4611      	mov	r1, r2
 8006062:	4618      	mov	r0, r3
 8006064:	f005 fb99 	bl	800b79a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	015a      	lsls	r2, r3, #5
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	4413      	add	r3, r2
 8006070:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006074:	461a      	mov	r2, r3
 8006076:	2310      	movs	r3, #16
 8006078:	6093      	str	r3, [r2, #8]
 800607a:	e03a      	b.n	80060f2 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	212c      	movs	r1, #44	; 0x2c
 8006082:	fb01 f303 	mul.w	r3, r1, r3
 8006086:	4413      	add	r3, r2
 8006088:	333f      	adds	r3, #63	; 0x3f
 800608a:	781b      	ldrb	r3, [r3, #0]
 800608c:	2b03      	cmp	r3, #3
 800608e:	d009      	beq.n	80060a4 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	212c      	movs	r1, #44	; 0x2c
 8006096:	fb01 f303 	mul.w	r3, r1, r3
 800609a:	4413      	add	r3, r2
 800609c:	333f      	adds	r3, #63	; 0x3f
 800609e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d126      	bne.n	80060f2 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	015a      	lsls	r2, r3, #5
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	4413      	add	r3, r2
 80060ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	0151      	lsls	r1, r2, #5
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	440a      	add	r2, r1
 80060ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80060c2:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	212c      	movs	r1, #44	; 0x2c
 80060ca:	fb01 f303 	mul.w	r3, r1, r3
 80060ce:	4413      	add	r3, r2
 80060d0:	3360      	adds	r3, #96	; 0x60
 80060d2:	2201      	movs	r2, #1
 80060d4:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	b2d9      	uxtb	r1, r3
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	202c      	movs	r0, #44	; 0x2c
 80060e0:	fb00 f303 	mul.w	r3, r0, r3
 80060e4:	4413      	add	r3, r2
 80060e6:	3360      	adds	r3, #96	; 0x60
 80060e8:	781b      	ldrb	r3, [r3, #0]
 80060ea:	461a      	mov	r2, r3
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f7ff fe4a 	bl	8005d86 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d12b      	bne.n	8006152 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	212c      	movs	r1, #44	; 0x2c
 8006100:	fb01 f303 	mul.w	r3, r1, r3
 8006104:	4413      	add	r3, r2
 8006106:	3348      	adds	r3, #72	; 0x48
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	6879      	ldr	r1, [r7, #4]
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	202c      	movs	r0, #44	; 0x2c
 8006110:	fb00 f202 	mul.w	r2, r0, r2
 8006114:	440a      	add	r2, r1
 8006116:	3240      	adds	r2, #64	; 0x40
 8006118:	8812      	ldrh	r2, [r2, #0]
 800611a:	fbb3 f3f2 	udiv	r3, r3, r2
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b00      	cmp	r3, #0
 8006124:	f000 818e 	beq.w	8006444 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8006128:	687a      	ldr	r2, [r7, #4]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	212c      	movs	r1, #44	; 0x2c
 800612e:	fb01 f303 	mul.w	r3, r1, r3
 8006132:	4413      	add	r3, r2
 8006134:	3354      	adds	r3, #84	; 0x54
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	f083 0301 	eor.w	r3, r3, #1
 800613c:	b2d8      	uxtb	r0, r3
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	212c      	movs	r1, #44	; 0x2c
 8006144:	fb01 f303 	mul.w	r3, r1, r3
 8006148:	4413      	add	r3, r2
 800614a:	3354      	adds	r3, #84	; 0x54
 800614c:	4602      	mov	r2, r0
 800614e:	701a      	strb	r2, [r3, #0]
}
 8006150:	e178      	b.n	8006444 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	212c      	movs	r1, #44	; 0x2c
 8006158:	fb01 f303 	mul.w	r3, r1, r3
 800615c:	4413      	add	r3, r2
 800615e:	3354      	adds	r3, #84	; 0x54
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	f083 0301 	eor.w	r3, r3, #1
 8006166:	b2d8      	uxtb	r0, r3
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	212c      	movs	r1, #44	; 0x2c
 800616e:	fb01 f303 	mul.w	r3, r1, r3
 8006172:	4413      	add	r3, r2
 8006174:	3354      	adds	r3, #84	; 0x54
 8006176:	4602      	mov	r2, r0
 8006178:	701a      	strb	r2, [r3, #0]
}
 800617a:	e163      	b.n	8006444 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	015a      	lsls	r2, r3, #5
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	4413      	add	r3, r2
 8006184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	f003 0302 	and.w	r3, r3, #2
 800618e:	2b02      	cmp	r3, #2
 8006190:	f040 80f6 	bne.w	8006380 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	212c      	movs	r1, #44	; 0x2c
 800619a:	fb01 f303 	mul.w	r3, r1, r3
 800619e:	4413      	add	r3, r2
 80061a0:	3361      	adds	r3, #97	; 0x61
 80061a2:	781b      	ldrb	r3, [r3, #0]
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d109      	bne.n	80061bc <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	212c      	movs	r1, #44	; 0x2c
 80061ae:	fb01 f303 	mul.w	r3, r1, r3
 80061b2:	4413      	add	r3, r2
 80061b4:	3360      	adds	r3, #96	; 0x60
 80061b6:	2201      	movs	r2, #1
 80061b8:	701a      	strb	r2, [r3, #0]
 80061ba:	e0c9      	b.n	8006350 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	212c      	movs	r1, #44	; 0x2c
 80061c2:	fb01 f303 	mul.w	r3, r1, r3
 80061c6:	4413      	add	r3, r2
 80061c8:	3361      	adds	r3, #97	; 0x61
 80061ca:	781b      	ldrb	r3, [r3, #0]
 80061cc:	2b05      	cmp	r3, #5
 80061ce:	d109      	bne.n	80061e4 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	212c      	movs	r1, #44	; 0x2c
 80061d6:	fb01 f303 	mul.w	r3, r1, r3
 80061da:	4413      	add	r3, r2
 80061dc:	3360      	adds	r3, #96	; 0x60
 80061de:	2205      	movs	r2, #5
 80061e0:	701a      	strb	r2, [r3, #0]
 80061e2:	e0b5      	b.n	8006350 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	212c      	movs	r1, #44	; 0x2c
 80061ea:	fb01 f303 	mul.w	r3, r1, r3
 80061ee:	4413      	add	r3, r2
 80061f0:	3361      	adds	r3, #97	; 0x61
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	2b06      	cmp	r3, #6
 80061f6:	d009      	beq.n	800620c <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	212c      	movs	r1, #44	; 0x2c
 80061fe:	fb01 f303 	mul.w	r3, r1, r3
 8006202:	4413      	add	r3, r2
 8006204:	3361      	adds	r3, #97	; 0x61
 8006206:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006208:	2b08      	cmp	r3, #8
 800620a:	d150      	bne.n	80062ae <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	212c      	movs	r1, #44	; 0x2c
 8006212:	fb01 f303 	mul.w	r3, r1, r3
 8006216:	4413      	add	r3, r2
 8006218:	335c      	adds	r3, #92	; 0x5c
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	1c5a      	adds	r2, r3, #1
 800621e:	6879      	ldr	r1, [r7, #4]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	202c      	movs	r0, #44	; 0x2c
 8006224:	fb00 f303 	mul.w	r3, r0, r3
 8006228:	440b      	add	r3, r1
 800622a:	335c      	adds	r3, #92	; 0x5c
 800622c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	212c      	movs	r1, #44	; 0x2c
 8006234:	fb01 f303 	mul.w	r3, r1, r3
 8006238:	4413      	add	r3, r2
 800623a:	335c      	adds	r3, #92	; 0x5c
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2b02      	cmp	r3, #2
 8006240:	d912      	bls.n	8006268 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	212c      	movs	r1, #44	; 0x2c
 8006248:	fb01 f303 	mul.w	r3, r1, r3
 800624c:	4413      	add	r3, r2
 800624e:	335c      	adds	r3, #92	; 0x5c
 8006250:	2200      	movs	r2, #0
 8006252:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	212c      	movs	r1, #44	; 0x2c
 800625a:	fb01 f303 	mul.w	r3, r1, r3
 800625e:	4413      	add	r3, r2
 8006260:	3360      	adds	r3, #96	; 0x60
 8006262:	2204      	movs	r2, #4
 8006264:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006266:	e073      	b.n	8006350 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	212c      	movs	r1, #44	; 0x2c
 800626e:	fb01 f303 	mul.w	r3, r1, r3
 8006272:	4413      	add	r3, r2
 8006274:	3360      	adds	r3, #96	; 0x60
 8006276:	2202      	movs	r2, #2
 8006278:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	015a      	lsls	r2, r3, #5
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	4413      	add	r3, r2
 8006282:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006290:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006298:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	015a      	lsls	r2, r3, #5
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	4413      	add	r3, r2
 80062a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062a6:	461a      	mov	r2, r3
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80062ac:	e050      	b.n	8006350 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	212c      	movs	r1, #44	; 0x2c
 80062b4:	fb01 f303 	mul.w	r3, r1, r3
 80062b8:	4413      	add	r3, r2
 80062ba:	3361      	adds	r3, #97	; 0x61
 80062bc:	781b      	ldrb	r3, [r3, #0]
 80062be:	2b03      	cmp	r3, #3
 80062c0:	d122      	bne.n	8006308 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	212c      	movs	r1, #44	; 0x2c
 80062c8:	fb01 f303 	mul.w	r3, r1, r3
 80062cc:	4413      	add	r3, r2
 80062ce:	3360      	adds	r3, #96	; 0x60
 80062d0:	2202      	movs	r2, #2
 80062d2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	015a      	lsls	r2, r3, #5
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	4413      	add	r3, r2
 80062dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80062ea:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062f2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	015a      	lsls	r2, r3, #5
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	4413      	add	r3, r2
 80062fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006300:	461a      	mov	r2, r3
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	6013      	str	r3, [r2, #0]
 8006306:	e023      	b.n	8006350 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	212c      	movs	r1, #44	; 0x2c
 800630e:	fb01 f303 	mul.w	r3, r1, r3
 8006312:	4413      	add	r3, r2
 8006314:	3361      	adds	r3, #97	; 0x61
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	2b07      	cmp	r3, #7
 800631a:	d119      	bne.n	8006350 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	212c      	movs	r1, #44	; 0x2c
 8006322:	fb01 f303 	mul.w	r3, r1, r3
 8006326:	4413      	add	r3, r2
 8006328:	335c      	adds	r3, #92	; 0x5c
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	1c5a      	adds	r2, r3, #1
 800632e:	6879      	ldr	r1, [r7, #4]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	202c      	movs	r0, #44	; 0x2c
 8006334:	fb00 f303 	mul.w	r3, r0, r3
 8006338:	440b      	add	r3, r1
 800633a:	335c      	adds	r3, #92	; 0x5c
 800633c:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	212c      	movs	r1, #44	; 0x2c
 8006344:	fb01 f303 	mul.w	r3, r1, r3
 8006348:	4413      	add	r3, r2
 800634a:	3360      	adds	r3, #96	; 0x60
 800634c:	2204      	movs	r2, #4
 800634e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	015a      	lsls	r2, r3, #5
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	4413      	add	r3, r2
 8006358:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800635c:	461a      	mov	r2, r3
 800635e:	2302      	movs	r3, #2
 8006360:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	b2d9      	uxtb	r1, r3
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	202c      	movs	r0, #44	; 0x2c
 800636c:	fb00 f303 	mul.w	r3, r0, r3
 8006370:	4413      	add	r3, r2
 8006372:	3360      	adds	r3, #96	; 0x60
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	461a      	mov	r2, r3
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f7ff fd04 	bl	8005d86 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800637e:	e061      	b.n	8006444 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	015a      	lsls	r2, r3, #5
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	4413      	add	r3, r2
 8006388:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f003 0310 	and.w	r3, r3, #16
 8006392:	2b10      	cmp	r3, #16
 8006394:	d156      	bne.n	8006444 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006396:	687a      	ldr	r2, [r7, #4]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	212c      	movs	r1, #44	; 0x2c
 800639c:	fb01 f303 	mul.w	r3, r1, r3
 80063a0:	4413      	add	r3, r2
 80063a2:	333f      	adds	r3, #63	; 0x3f
 80063a4:	781b      	ldrb	r3, [r3, #0]
 80063a6:	2b03      	cmp	r3, #3
 80063a8:	d111      	bne.n	80063ce <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	212c      	movs	r1, #44	; 0x2c
 80063b0:	fb01 f303 	mul.w	r3, r1, r3
 80063b4:	4413      	add	r3, r2
 80063b6:	335c      	adds	r3, #92	; 0x5c
 80063b8:	2200      	movs	r2, #0
 80063ba:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	b2d2      	uxtb	r2, r2
 80063c4:	4611      	mov	r1, r2
 80063c6:	4618      	mov	r0, r3
 80063c8:	f005 f9e7 	bl	800b79a <USB_HC_Halt>
 80063cc:	e031      	b.n	8006432 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	212c      	movs	r1, #44	; 0x2c
 80063d4:	fb01 f303 	mul.w	r3, r1, r3
 80063d8:	4413      	add	r3, r2
 80063da:	333f      	adds	r3, #63	; 0x3f
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d009      	beq.n	80063f6 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	212c      	movs	r1, #44	; 0x2c
 80063e8:	fb01 f303 	mul.w	r3, r1, r3
 80063ec:	4413      	add	r3, r2
 80063ee:	333f      	adds	r3, #63	; 0x3f
 80063f0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d11d      	bne.n	8006432 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	212c      	movs	r1, #44	; 0x2c
 80063fc:	fb01 f303 	mul.w	r3, r1, r3
 8006400:	4413      	add	r3, r2
 8006402:	335c      	adds	r3, #92	; 0x5c
 8006404:	2200      	movs	r2, #0
 8006406:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d110      	bne.n	8006432 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	212c      	movs	r1, #44	; 0x2c
 8006416:	fb01 f303 	mul.w	r3, r1, r3
 800641a:	4413      	add	r3, r2
 800641c:	3361      	adds	r3, #97	; 0x61
 800641e:	2203      	movs	r2, #3
 8006420:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	b2d2      	uxtb	r2, r2
 800642a:	4611      	mov	r1, r2
 800642c:	4618      	mov	r0, r3
 800642e:	f005 f9b4 	bl	800b79a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	015a      	lsls	r2, r3, #5
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	4413      	add	r3, r2
 800643a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800643e:	461a      	mov	r2, r3
 8006440:	2310      	movs	r3, #16
 8006442:	6093      	str	r3, [r2, #8]
}
 8006444:	bf00      	nop
 8006446:	3718      	adds	r7, #24
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}

0800644c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b088      	sub	sp, #32
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	460b      	mov	r3, r1
 8006456:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8006462:	78fb      	ldrb	r3, [r7, #3]
 8006464:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	015a      	lsls	r2, r3, #5
 800646a:	69bb      	ldr	r3, [r7, #24]
 800646c:	4413      	add	r3, r2
 800646e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	f003 0304 	and.w	r3, r3, #4
 8006478:	2b04      	cmp	r3, #4
 800647a:	d11a      	bne.n	80064b2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	015a      	lsls	r2, r3, #5
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	4413      	add	r3, r2
 8006484:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006488:	461a      	mov	r2, r3
 800648a:	2304      	movs	r3, #4
 800648c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	212c      	movs	r1, #44	; 0x2c
 8006494:	fb01 f303 	mul.w	r3, r1, r3
 8006498:	4413      	add	r3, r2
 800649a:	3361      	adds	r3, #97	; 0x61
 800649c:	2206      	movs	r2, #6
 800649e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	697a      	ldr	r2, [r7, #20]
 80064a6:	b2d2      	uxtb	r2, r2
 80064a8:	4611      	mov	r1, r2
 80064aa:	4618      	mov	r0, r3
 80064ac:	f005 f975 	bl	800b79a <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80064b0:	e331      	b.n	8006b16 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	015a      	lsls	r2, r3, #5
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	4413      	add	r3, r2
 80064ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f003 0320 	and.w	r3, r3, #32
 80064c4:	2b20      	cmp	r3, #32
 80064c6:	d12e      	bne.n	8006526 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	015a      	lsls	r2, r3, #5
 80064cc:	69bb      	ldr	r3, [r7, #24]
 80064ce:	4413      	add	r3, r2
 80064d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064d4:	461a      	mov	r2, r3
 80064d6:	2320      	movs	r3, #32
 80064d8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	212c      	movs	r1, #44	; 0x2c
 80064e0:	fb01 f303 	mul.w	r3, r1, r3
 80064e4:	4413      	add	r3, r2
 80064e6:	333d      	adds	r3, #61	; 0x3d
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	f040 8313 	bne.w	8006b16 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	212c      	movs	r1, #44	; 0x2c
 80064f6:	fb01 f303 	mul.w	r3, r1, r3
 80064fa:	4413      	add	r3, r2
 80064fc:	333d      	adds	r3, #61	; 0x3d
 80064fe:	2200      	movs	r2, #0
 8006500:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	212c      	movs	r1, #44	; 0x2c
 8006508:	fb01 f303 	mul.w	r3, r1, r3
 800650c:	4413      	add	r3, r2
 800650e:	3360      	adds	r3, #96	; 0x60
 8006510:	2202      	movs	r2, #2
 8006512:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	697a      	ldr	r2, [r7, #20]
 800651a:	b2d2      	uxtb	r2, r2
 800651c:	4611      	mov	r1, r2
 800651e:	4618      	mov	r0, r3
 8006520:	f005 f93b 	bl	800b79a <USB_HC_Halt>
}
 8006524:	e2f7      	b.n	8006b16 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	015a      	lsls	r2, r3, #5
 800652a:	69bb      	ldr	r3, [r7, #24]
 800652c:	4413      	add	r3, r2
 800652e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006538:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800653c:	d112      	bne.n	8006564 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	015a      	lsls	r2, r3, #5
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	4413      	add	r3, r2
 8006546:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800654a:	461a      	mov	r2, r3
 800654c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006550:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	697a      	ldr	r2, [r7, #20]
 8006558:	b2d2      	uxtb	r2, r2
 800655a:	4611      	mov	r1, r2
 800655c:	4618      	mov	r0, r3
 800655e:	f005 f91c 	bl	800b79a <USB_HC_Halt>
}
 8006562:	e2d8      	b.n	8006b16 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	015a      	lsls	r2, r3, #5
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	4413      	add	r3, r2
 800656c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f003 0301 	and.w	r3, r3, #1
 8006576:	2b01      	cmp	r3, #1
 8006578:	d140      	bne.n	80065fc <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	212c      	movs	r1, #44	; 0x2c
 8006580:	fb01 f303 	mul.w	r3, r1, r3
 8006584:	4413      	add	r3, r2
 8006586:	335c      	adds	r3, #92	; 0x5c
 8006588:	2200      	movs	r2, #0
 800658a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	015a      	lsls	r2, r3, #5
 8006590:	69bb      	ldr	r3, [r7, #24]
 8006592:	4413      	add	r3, r2
 8006594:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800659e:	2b40      	cmp	r3, #64	; 0x40
 80065a0:	d111      	bne.n	80065c6 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	212c      	movs	r1, #44	; 0x2c
 80065a8:	fb01 f303 	mul.w	r3, r1, r3
 80065ac:	4413      	add	r3, r2
 80065ae:	333d      	adds	r3, #61	; 0x3d
 80065b0:	2201      	movs	r2, #1
 80065b2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	015a      	lsls	r2, r3, #5
 80065b8:	69bb      	ldr	r3, [r7, #24]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065c0:	461a      	mov	r2, r3
 80065c2:	2340      	movs	r3, #64	; 0x40
 80065c4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	015a      	lsls	r2, r3, #5
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	4413      	add	r3, r2
 80065ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065d2:	461a      	mov	r2, r3
 80065d4:	2301      	movs	r3, #1
 80065d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	212c      	movs	r1, #44	; 0x2c
 80065de:	fb01 f303 	mul.w	r3, r1, r3
 80065e2:	4413      	add	r3, r2
 80065e4:	3361      	adds	r3, #97	; 0x61
 80065e6:	2201      	movs	r2, #1
 80065e8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	b2d2      	uxtb	r2, r2
 80065f2:	4611      	mov	r1, r2
 80065f4:	4618      	mov	r0, r3
 80065f6:	f005 f8d0 	bl	800b79a <USB_HC_Halt>
}
 80065fa:	e28c      	b.n	8006b16 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	015a      	lsls	r2, r3, #5
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	4413      	add	r3, r2
 8006604:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800660e:	2b40      	cmp	r3, #64	; 0x40
 8006610:	d12c      	bne.n	800666c <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	212c      	movs	r1, #44	; 0x2c
 8006618:	fb01 f303 	mul.w	r3, r1, r3
 800661c:	4413      	add	r3, r2
 800661e:	3361      	adds	r3, #97	; 0x61
 8006620:	2204      	movs	r2, #4
 8006622:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8006624:	687a      	ldr	r2, [r7, #4]
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	212c      	movs	r1, #44	; 0x2c
 800662a:	fb01 f303 	mul.w	r3, r1, r3
 800662e:	4413      	add	r3, r2
 8006630:	333d      	adds	r3, #61	; 0x3d
 8006632:	2201      	movs	r2, #1
 8006634:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	212c      	movs	r1, #44	; 0x2c
 800663c:	fb01 f303 	mul.w	r3, r1, r3
 8006640:	4413      	add	r3, r2
 8006642:	335c      	adds	r3, #92	; 0x5c
 8006644:	2200      	movs	r2, #0
 8006646:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	697a      	ldr	r2, [r7, #20]
 800664e:	b2d2      	uxtb	r2, r2
 8006650:	4611      	mov	r1, r2
 8006652:	4618      	mov	r0, r3
 8006654:	f005 f8a1 	bl	800b79a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	015a      	lsls	r2, r3, #5
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	4413      	add	r3, r2
 8006660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006664:	461a      	mov	r2, r3
 8006666:	2340      	movs	r3, #64	; 0x40
 8006668:	6093      	str	r3, [r2, #8]
}
 800666a:	e254      	b.n	8006b16 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	4413      	add	r3, r2
 8006674:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0308 	and.w	r3, r3, #8
 800667e:	2b08      	cmp	r3, #8
 8006680:	d11a      	bne.n	80066b8 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	015a      	lsls	r2, r3, #5
 8006686:	69bb      	ldr	r3, [r7, #24]
 8006688:	4413      	add	r3, r2
 800668a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800668e:	461a      	mov	r2, r3
 8006690:	2308      	movs	r3, #8
 8006692:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	212c      	movs	r1, #44	; 0x2c
 800669a:	fb01 f303 	mul.w	r3, r1, r3
 800669e:	4413      	add	r3, r2
 80066a0:	3361      	adds	r3, #97	; 0x61
 80066a2:	2205      	movs	r2, #5
 80066a4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	697a      	ldr	r2, [r7, #20]
 80066ac:	b2d2      	uxtb	r2, r2
 80066ae:	4611      	mov	r1, r2
 80066b0:	4618      	mov	r0, r3
 80066b2:	f005 f872 	bl	800b79a <USB_HC_Halt>
}
 80066b6:	e22e      	b.n	8006b16 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	015a      	lsls	r2, r3, #5
 80066bc:	69bb      	ldr	r3, [r7, #24]
 80066be:	4413      	add	r3, r2
 80066c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	f003 0310 	and.w	r3, r3, #16
 80066ca:	2b10      	cmp	r3, #16
 80066cc:	d140      	bne.n	8006750 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	212c      	movs	r1, #44	; 0x2c
 80066d4:	fb01 f303 	mul.w	r3, r1, r3
 80066d8:	4413      	add	r3, r2
 80066da:	335c      	adds	r3, #92	; 0x5c
 80066dc:	2200      	movs	r2, #0
 80066de:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	212c      	movs	r1, #44	; 0x2c
 80066e6:	fb01 f303 	mul.w	r3, r1, r3
 80066ea:	4413      	add	r3, r2
 80066ec:	3361      	adds	r3, #97	; 0x61
 80066ee:	2203      	movs	r2, #3
 80066f0:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	212c      	movs	r1, #44	; 0x2c
 80066f8:	fb01 f303 	mul.w	r3, r1, r3
 80066fc:	4413      	add	r3, r2
 80066fe:	333d      	adds	r3, #61	; 0x3d
 8006700:	781b      	ldrb	r3, [r3, #0]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d112      	bne.n	800672c <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	212c      	movs	r1, #44	; 0x2c
 800670c:	fb01 f303 	mul.w	r3, r1, r3
 8006710:	4413      	add	r3, r2
 8006712:	333c      	adds	r3, #60	; 0x3c
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d108      	bne.n	800672c <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	212c      	movs	r1, #44	; 0x2c
 8006720:	fb01 f303 	mul.w	r3, r1, r3
 8006724:	4413      	add	r3, r2
 8006726:	333d      	adds	r3, #61	; 0x3d
 8006728:	2201      	movs	r2, #1
 800672a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	697a      	ldr	r2, [r7, #20]
 8006732:	b2d2      	uxtb	r2, r2
 8006734:	4611      	mov	r1, r2
 8006736:	4618      	mov	r0, r3
 8006738:	f005 f82f 	bl	800b79a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	015a      	lsls	r2, r3, #5
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	4413      	add	r3, r2
 8006744:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006748:	461a      	mov	r2, r3
 800674a:	2310      	movs	r3, #16
 800674c:	6093      	str	r3, [r2, #8]
}
 800674e:	e1e2      	b.n	8006b16 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	015a      	lsls	r2, r3, #5
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	4413      	add	r3, r2
 8006758:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006762:	2b80      	cmp	r3, #128	; 0x80
 8006764:	d164      	bne.n	8006830 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d111      	bne.n	8006792 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	212c      	movs	r1, #44	; 0x2c
 8006774:	fb01 f303 	mul.w	r3, r1, r3
 8006778:	4413      	add	r3, r2
 800677a:	3361      	adds	r3, #97	; 0x61
 800677c:	2206      	movs	r2, #6
 800677e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	697a      	ldr	r2, [r7, #20]
 8006786:	b2d2      	uxtb	r2, r2
 8006788:	4611      	mov	r1, r2
 800678a:	4618      	mov	r0, r3
 800678c:	f005 f805 	bl	800b79a <USB_HC_Halt>
 8006790:	e044      	b.n	800681c <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	212c      	movs	r1, #44	; 0x2c
 8006798:	fb01 f303 	mul.w	r3, r1, r3
 800679c:	4413      	add	r3, r2
 800679e:	335c      	adds	r3, #92	; 0x5c
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	1c5a      	adds	r2, r3, #1
 80067a4:	6879      	ldr	r1, [r7, #4]
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	202c      	movs	r0, #44	; 0x2c
 80067aa:	fb00 f303 	mul.w	r3, r0, r3
 80067ae:	440b      	add	r3, r1
 80067b0:	335c      	adds	r3, #92	; 0x5c
 80067b2:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	212c      	movs	r1, #44	; 0x2c
 80067ba:	fb01 f303 	mul.w	r3, r1, r3
 80067be:	4413      	add	r3, r2
 80067c0:	335c      	adds	r3, #92	; 0x5c
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d920      	bls.n	800680a <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	212c      	movs	r1, #44	; 0x2c
 80067ce:	fb01 f303 	mul.w	r3, r1, r3
 80067d2:	4413      	add	r3, r2
 80067d4:	335c      	adds	r3, #92	; 0x5c
 80067d6:	2200      	movs	r2, #0
 80067d8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	212c      	movs	r1, #44	; 0x2c
 80067e0:	fb01 f303 	mul.w	r3, r1, r3
 80067e4:	4413      	add	r3, r2
 80067e6:	3360      	adds	r3, #96	; 0x60
 80067e8:	2204      	movs	r2, #4
 80067ea:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	b2d9      	uxtb	r1, r3
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	202c      	movs	r0, #44	; 0x2c
 80067f6:	fb00 f303 	mul.w	r3, r0, r3
 80067fa:	4413      	add	r3, r2
 80067fc:	3360      	adds	r3, #96	; 0x60
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	461a      	mov	r2, r3
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f7ff fabf 	bl	8005d86 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006808:	e008      	b.n	800681c <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	212c      	movs	r1, #44	; 0x2c
 8006810:	fb01 f303 	mul.w	r3, r1, r3
 8006814:	4413      	add	r3, r2
 8006816:	3360      	adds	r3, #96	; 0x60
 8006818:	2202      	movs	r2, #2
 800681a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	015a      	lsls	r2, r3, #5
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	4413      	add	r3, r2
 8006824:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006828:	461a      	mov	r2, r3
 800682a:	2380      	movs	r3, #128	; 0x80
 800682c:	6093      	str	r3, [r2, #8]
}
 800682e:	e172      	b.n	8006b16 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	015a      	lsls	r2, r3, #5
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	4413      	add	r3, r2
 8006838:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006842:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006846:	d11b      	bne.n	8006880 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	212c      	movs	r1, #44	; 0x2c
 800684e:	fb01 f303 	mul.w	r3, r1, r3
 8006852:	4413      	add	r3, r2
 8006854:	3361      	adds	r3, #97	; 0x61
 8006856:	2208      	movs	r2, #8
 8006858:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	697a      	ldr	r2, [r7, #20]
 8006860:	b2d2      	uxtb	r2, r2
 8006862:	4611      	mov	r1, r2
 8006864:	4618      	mov	r0, r3
 8006866:	f004 ff98 	bl	800b79a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	015a      	lsls	r2, r3, #5
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	4413      	add	r3, r2
 8006872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006876:	461a      	mov	r2, r3
 8006878:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800687c:	6093      	str	r3, [r2, #8]
}
 800687e:	e14a      	b.n	8006b16 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	015a      	lsls	r2, r3, #5
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	4413      	add	r3, r2
 8006888:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	f003 0302 	and.w	r3, r3, #2
 8006892:	2b02      	cmp	r3, #2
 8006894:	f040 813f 	bne.w	8006b16 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	212c      	movs	r1, #44	; 0x2c
 800689e:	fb01 f303 	mul.w	r3, r1, r3
 80068a2:	4413      	add	r3, r2
 80068a4:	3361      	adds	r3, #97	; 0x61
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d17d      	bne.n	80069a8 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	212c      	movs	r1, #44	; 0x2c
 80068b2:	fb01 f303 	mul.w	r3, r1, r3
 80068b6:	4413      	add	r3, r2
 80068b8:	3360      	adds	r3, #96	; 0x60
 80068ba:	2201      	movs	r2, #1
 80068bc:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	212c      	movs	r1, #44	; 0x2c
 80068c4:	fb01 f303 	mul.w	r3, r1, r3
 80068c8:	4413      	add	r3, r2
 80068ca:	333f      	adds	r3, #63	; 0x3f
 80068cc:	781b      	ldrb	r3, [r3, #0]
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d00a      	beq.n	80068e8 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	212c      	movs	r1, #44	; 0x2c
 80068d8:	fb01 f303 	mul.w	r3, r1, r3
 80068dc:	4413      	add	r3, r2
 80068de:	333f      	adds	r3, #63	; 0x3f
 80068e0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80068e2:	2b03      	cmp	r3, #3
 80068e4:	f040 8100 	bne.w	8006ae8 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d113      	bne.n	8006918 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	212c      	movs	r1, #44	; 0x2c
 80068f6:	fb01 f303 	mul.w	r3, r1, r3
 80068fa:	4413      	add	r3, r2
 80068fc:	3355      	adds	r3, #85	; 0x55
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	f083 0301 	eor.w	r3, r3, #1
 8006904:	b2d8      	uxtb	r0, r3
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	212c      	movs	r1, #44	; 0x2c
 800690c:	fb01 f303 	mul.w	r3, r1, r3
 8006910:	4413      	add	r3, r2
 8006912:	3355      	adds	r3, #85	; 0x55
 8006914:	4602      	mov	r2, r0
 8006916:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	2b01      	cmp	r3, #1
 800691e:	f040 80e3 	bne.w	8006ae8 <HCD_HC_OUT_IRQHandler+0x69c>
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	212c      	movs	r1, #44	; 0x2c
 8006928:	fb01 f303 	mul.w	r3, r1, r3
 800692c:	4413      	add	r3, r2
 800692e:	334c      	adds	r3, #76	; 0x4c
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	2b00      	cmp	r3, #0
 8006934:	f000 80d8 	beq.w	8006ae8 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	212c      	movs	r1, #44	; 0x2c
 800693e:	fb01 f303 	mul.w	r3, r1, r3
 8006942:	4413      	add	r3, r2
 8006944:	334c      	adds	r3, #76	; 0x4c
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	6879      	ldr	r1, [r7, #4]
 800694a:	697a      	ldr	r2, [r7, #20]
 800694c:	202c      	movs	r0, #44	; 0x2c
 800694e:	fb00 f202 	mul.w	r2, r0, r2
 8006952:	440a      	add	r2, r1
 8006954:	3240      	adds	r2, #64	; 0x40
 8006956:	8812      	ldrh	r2, [r2, #0]
 8006958:	4413      	add	r3, r2
 800695a:	3b01      	subs	r3, #1
 800695c:	6879      	ldr	r1, [r7, #4]
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	202c      	movs	r0, #44	; 0x2c
 8006962:	fb00 f202 	mul.w	r2, r0, r2
 8006966:	440a      	add	r2, r1
 8006968:	3240      	adds	r2, #64	; 0x40
 800696a:	8812      	ldrh	r2, [r2, #0]
 800696c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006970:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f003 0301 	and.w	r3, r3, #1
 8006978:	2b00      	cmp	r3, #0
 800697a:	f000 80b5 	beq.w	8006ae8 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	212c      	movs	r1, #44	; 0x2c
 8006984:	fb01 f303 	mul.w	r3, r1, r3
 8006988:	4413      	add	r3, r2
 800698a:	3355      	adds	r3, #85	; 0x55
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	f083 0301 	eor.w	r3, r3, #1
 8006992:	b2d8      	uxtb	r0, r3
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	212c      	movs	r1, #44	; 0x2c
 800699a:	fb01 f303 	mul.w	r3, r1, r3
 800699e:	4413      	add	r3, r2
 80069a0:	3355      	adds	r3, #85	; 0x55
 80069a2:	4602      	mov	r2, r0
 80069a4:	701a      	strb	r2, [r3, #0]
 80069a6:	e09f      	b.n	8006ae8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	212c      	movs	r1, #44	; 0x2c
 80069ae:	fb01 f303 	mul.w	r3, r1, r3
 80069b2:	4413      	add	r3, r2
 80069b4:	3361      	adds	r3, #97	; 0x61
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	2b03      	cmp	r3, #3
 80069ba:	d109      	bne.n	80069d0 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80069bc:	687a      	ldr	r2, [r7, #4]
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	212c      	movs	r1, #44	; 0x2c
 80069c2:	fb01 f303 	mul.w	r3, r1, r3
 80069c6:	4413      	add	r3, r2
 80069c8:	3360      	adds	r3, #96	; 0x60
 80069ca:	2202      	movs	r2, #2
 80069cc:	701a      	strb	r2, [r3, #0]
 80069ce:	e08b      	b.n	8006ae8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	212c      	movs	r1, #44	; 0x2c
 80069d6:	fb01 f303 	mul.w	r3, r1, r3
 80069da:	4413      	add	r3, r2
 80069dc:	3361      	adds	r3, #97	; 0x61
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	2b04      	cmp	r3, #4
 80069e2:	d109      	bne.n	80069f8 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	212c      	movs	r1, #44	; 0x2c
 80069ea:	fb01 f303 	mul.w	r3, r1, r3
 80069ee:	4413      	add	r3, r2
 80069f0:	3360      	adds	r3, #96	; 0x60
 80069f2:	2202      	movs	r2, #2
 80069f4:	701a      	strb	r2, [r3, #0]
 80069f6:	e077      	b.n	8006ae8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	212c      	movs	r1, #44	; 0x2c
 80069fe:	fb01 f303 	mul.w	r3, r1, r3
 8006a02:	4413      	add	r3, r2
 8006a04:	3361      	adds	r3, #97	; 0x61
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	2b05      	cmp	r3, #5
 8006a0a:	d109      	bne.n	8006a20 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	212c      	movs	r1, #44	; 0x2c
 8006a12:	fb01 f303 	mul.w	r3, r1, r3
 8006a16:	4413      	add	r3, r2
 8006a18:	3360      	adds	r3, #96	; 0x60
 8006a1a:	2205      	movs	r2, #5
 8006a1c:	701a      	strb	r2, [r3, #0]
 8006a1e:	e063      	b.n	8006ae8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	212c      	movs	r1, #44	; 0x2c
 8006a26:	fb01 f303 	mul.w	r3, r1, r3
 8006a2a:	4413      	add	r3, r2
 8006a2c:	3361      	adds	r3, #97	; 0x61
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	2b06      	cmp	r3, #6
 8006a32:	d009      	beq.n	8006a48 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	212c      	movs	r1, #44	; 0x2c
 8006a3a:	fb01 f303 	mul.w	r3, r1, r3
 8006a3e:	4413      	add	r3, r2
 8006a40:	3361      	adds	r3, #97	; 0x61
 8006a42:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006a44:	2b08      	cmp	r3, #8
 8006a46:	d14f      	bne.n	8006ae8 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	212c      	movs	r1, #44	; 0x2c
 8006a4e:	fb01 f303 	mul.w	r3, r1, r3
 8006a52:	4413      	add	r3, r2
 8006a54:	335c      	adds	r3, #92	; 0x5c
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	1c5a      	adds	r2, r3, #1
 8006a5a:	6879      	ldr	r1, [r7, #4]
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	202c      	movs	r0, #44	; 0x2c
 8006a60:	fb00 f303 	mul.w	r3, r0, r3
 8006a64:	440b      	add	r3, r1
 8006a66:	335c      	adds	r3, #92	; 0x5c
 8006a68:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	212c      	movs	r1, #44	; 0x2c
 8006a70:	fb01 f303 	mul.w	r3, r1, r3
 8006a74:	4413      	add	r3, r2
 8006a76:	335c      	adds	r3, #92	; 0x5c
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d912      	bls.n	8006aa4 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	212c      	movs	r1, #44	; 0x2c
 8006a84:	fb01 f303 	mul.w	r3, r1, r3
 8006a88:	4413      	add	r3, r2
 8006a8a:	335c      	adds	r3, #92	; 0x5c
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006a90:	687a      	ldr	r2, [r7, #4]
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	212c      	movs	r1, #44	; 0x2c
 8006a96:	fb01 f303 	mul.w	r3, r1, r3
 8006a9a:	4413      	add	r3, r2
 8006a9c:	3360      	adds	r3, #96	; 0x60
 8006a9e:	2204      	movs	r2, #4
 8006aa0:	701a      	strb	r2, [r3, #0]
 8006aa2:	e021      	b.n	8006ae8 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006aa4:	687a      	ldr	r2, [r7, #4]
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	212c      	movs	r1, #44	; 0x2c
 8006aaa:	fb01 f303 	mul.w	r3, r1, r3
 8006aae:	4413      	add	r3, r2
 8006ab0:	3360      	adds	r3, #96	; 0x60
 8006ab2:	2202      	movs	r2, #2
 8006ab4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	015a      	lsls	r2, r3, #5
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	4413      	add	r3, r2
 8006abe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006acc:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006ad4:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	015a      	lsls	r2, r3, #5
 8006ada:	69bb      	ldr	r3, [r7, #24]
 8006adc:	4413      	add	r3, r2
 8006ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	015a      	lsls	r2, r3, #5
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	4413      	add	r3, r2
 8006af0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006af4:	461a      	mov	r2, r3
 8006af6:	2302      	movs	r3, #2
 8006af8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	b2d9      	uxtb	r1, r3
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	202c      	movs	r0, #44	; 0x2c
 8006b04:	fb00 f303 	mul.w	r3, r0, r3
 8006b08:	4413      	add	r3, r2
 8006b0a:	3360      	adds	r3, #96	; 0x60
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	461a      	mov	r2, r3
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f7ff f938 	bl	8005d86 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006b16:	bf00      	nop
 8006b18:	3720      	adds	r7, #32
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006b1e:	b580      	push	{r7, lr}
 8006b20:	b08a      	sub	sp, #40	; 0x28
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	6a1b      	ldr	r3, [r3, #32]
 8006b36:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	f003 030f 	and.w	r3, r3, #15
 8006b3e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	0c5b      	lsrs	r3, r3, #17
 8006b44:	f003 030f 	and.w	r3, r3, #15
 8006b48:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006b4a:	69fb      	ldr	r3, [r7, #28]
 8006b4c:	091b      	lsrs	r3, r3, #4
 8006b4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006b52:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d004      	beq.n	8006b64 <HCD_RXQLVL_IRQHandler+0x46>
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	2b05      	cmp	r3, #5
 8006b5e:	f000 80a9 	beq.w	8006cb4 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006b62:	e0aa      	b.n	8006cba <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	f000 80a6 	beq.w	8006cb8 <HCD_RXQLVL_IRQHandler+0x19a>
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	212c      	movs	r1, #44	; 0x2c
 8006b72:	fb01 f303 	mul.w	r3, r1, r3
 8006b76:	4413      	add	r3, r2
 8006b78:	3344      	adds	r3, #68	; 0x44
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f000 809b 	beq.w	8006cb8 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	212c      	movs	r1, #44	; 0x2c
 8006b88:	fb01 f303 	mul.w	r3, r1, r3
 8006b8c:	4413      	add	r3, r2
 8006b8e:	3350      	adds	r3, #80	; 0x50
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	441a      	add	r2, r3
 8006b96:	6879      	ldr	r1, [r7, #4]
 8006b98:	69bb      	ldr	r3, [r7, #24]
 8006b9a:	202c      	movs	r0, #44	; 0x2c
 8006b9c:	fb00 f303 	mul.w	r3, r0, r3
 8006ba0:	440b      	add	r3, r1
 8006ba2:	334c      	adds	r3, #76	; 0x4c
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d87a      	bhi.n	8006ca0 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6818      	ldr	r0, [r3, #0]
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	212c      	movs	r1, #44	; 0x2c
 8006bb4:	fb01 f303 	mul.w	r3, r1, r3
 8006bb8:	4413      	add	r3, r2
 8006bba:	3344      	adds	r3, #68	; 0x44
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	693a      	ldr	r2, [r7, #16]
 8006bc0:	b292      	uxth	r2, r2
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	f004 fc30 	bl	800b428 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	212c      	movs	r1, #44	; 0x2c
 8006bce:	fb01 f303 	mul.w	r3, r1, r3
 8006bd2:	4413      	add	r3, r2
 8006bd4:	3344      	adds	r3, #68	; 0x44
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	441a      	add	r2, r3
 8006bdc:	6879      	ldr	r1, [r7, #4]
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	202c      	movs	r0, #44	; 0x2c
 8006be2:	fb00 f303 	mul.w	r3, r0, r3
 8006be6:	440b      	add	r3, r1
 8006be8:	3344      	adds	r3, #68	; 0x44
 8006bea:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8006bec:	687a      	ldr	r2, [r7, #4]
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	212c      	movs	r1, #44	; 0x2c
 8006bf2:	fb01 f303 	mul.w	r3, r1, r3
 8006bf6:	4413      	add	r3, r2
 8006bf8:	3350      	adds	r3, #80	; 0x50
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	441a      	add	r2, r3
 8006c00:	6879      	ldr	r1, [r7, #4]
 8006c02:	69bb      	ldr	r3, [r7, #24]
 8006c04:	202c      	movs	r0, #44	; 0x2c
 8006c06:	fb00 f303 	mul.w	r3, r0, r3
 8006c0a:	440b      	add	r3, r1
 8006c0c:	3350      	adds	r3, #80	; 0x50
 8006c0e:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	015a      	lsls	r2, r3, #5
 8006c14:	6a3b      	ldr	r3, [r7, #32]
 8006c16:	4413      	add	r3, r2
 8006c18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	0cdb      	lsrs	r3, r3, #19
 8006c20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c24:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	69bb      	ldr	r3, [r7, #24]
 8006c2a:	212c      	movs	r1, #44	; 0x2c
 8006c2c:	fb01 f303 	mul.w	r3, r1, r3
 8006c30:	4413      	add	r3, r2
 8006c32:	3340      	adds	r3, #64	; 0x40
 8006c34:	881b      	ldrh	r3, [r3, #0]
 8006c36:	461a      	mov	r2, r3
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d13c      	bne.n	8006cb8 <HCD_RXQLVL_IRQHandler+0x19a>
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d039      	beq.n	8006cb8 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	015a      	lsls	r2, r3, #5
 8006c48:	6a3b      	ldr	r3, [r7, #32]
 8006c4a:	4413      	add	r3, r2
 8006c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006c5a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c62:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	015a      	lsls	r2, r3, #5
 8006c68:	6a3b      	ldr	r3, [r7, #32]
 8006c6a:	4413      	add	r3, r2
 8006c6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c70:	461a      	mov	r2, r3
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8006c76:	687a      	ldr	r2, [r7, #4]
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	212c      	movs	r1, #44	; 0x2c
 8006c7c:	fb01 f303 	mul.w	r3, r1, r3
 8006c80:	4413      	add	r3, r2
 8006c82:	3354      	adds	r3, #84	; 0x54
 8006c84:	781b      	ldrb	r3, [r3, #0]
 8006c86:	f083 0301 	eor.w	r3, r3, #1
 8006c8a:	b2d8      	uxtb	r0, r3
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	69bb      	ldr	r3, [r7, #24]
 8006c90:	212c      	movs	r1, #44	; 0x2c
 8006c92:	fb01 f303 	mul.w	r3, r1, r3
 8006c96:	4413      	add	r3, r2
 8006c98:	3354      	adds	r3, #84	; 0x54
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	701a      	strb	r2, [r3, #0]
      break;
 8006c9e:	e00b      	b.n	8006cb8 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006ca0:	687a      	ldr	r2, [r7, #4]
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	212c      	movs	r1, #44	; 0x2c
 8006ca6:	fb01 f303 	mul.w	r3, r1, r3
 8006caa:	4413      	add	r3, r2
 8006cac:	3360      	adds	r3, #96	; 0x60
 8006cae:	2204      	movs	r2, #4
 8006cb0:	701a      	strb	r2, [r3, #0]
      break;
 8006cb2:	e001      	b.n	8006cb8 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8006cb4:	bf00      	nop
 8006cb6:	e000      	b.n	8006cba <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8006cb8:	bf00      	nop
  }
}
 8006cba:	bf00      	nop
 8006cbc:	3728      	adds	r7, #40	; 0x28
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}

08006cc2 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006cc2:	b580      	push	{r7, lr}
 8006cc4:	b086      	sub	sp, #24
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006cee:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f003 0302 	and.w	r3, r3, #2
 8006cf6:	2b02      	cmp	r3, #2
 8006cf8:	d10b      	bne.n	8006d12 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f003 0301 	and.w	r3, r3, #1
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d102      	bne.n	8006d0a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f7ff f816 	bl	8005d36 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	f043 0302 	orr.w	r3, r3, #2
 8006d10:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f003 0308 	and.w	r3, r3, #8
 8006d18:	2b08      	cmp	r3, #8
 8006d1a:	d132      	bne.n	8006d82 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	f043 0308 	orr.w	r3, r3, #8
 8006d22:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f003 0304 	and.w	r3, r3, #4
 8006d2a:	2b04      	cmp	r3, #4
 8006d2c:	d126      	bne.n	8006d7c <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	699b      	ldr	r3, [r3, #24]
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d113      	bne.n	8006d5e <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006d3c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d40:	d106      	bne.n	8006d50 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	2102      	movs	r1, #2
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f004 fcdb 	bl	800b704 <USB_InitFSLSPClkSel>
 8006d4e:	e011      	b.n	8006d74 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2101      	movs	r1, #1
 8006d56:	4618      	mov	r0, r3
 8006d58:	f004 fcd4 	bl	800b704 <USB_InitFSLSPClkSel>
 8006d5c:	e00a      	b.n	8006d74 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	68db      	ldr	r3, [r3, #12]
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d106      	bne.n	8006d74 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006d72:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f7fe fff2 	bl	8005d5e <HAL_HCD_PortEnabled_Callback>
 8006d7a:	e002      	b.n	8006d82 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f7fe fff8 	bl	8005d72 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f003 0320 	and.w	r3, r3, #32
 8006d88:	2b20      	cmp	r3, #32
 8006d8a:	d103      	bne.n	8006d94 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	f043 0320 	orr.w	r3, r3, #32
 8006d92:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	6013      	str	r3, [r2, #0]
}
 8006da0:	bf00      	nop
 8006da2:	3718      	adds	r7, #24
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d101      	bne.n	8006dba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e12b      	b.n	8007012 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d106      	bne.n	8006dd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f7fa faea 	bl	80013a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2224      	movs	r2, #36	; 0x24
 8006dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f022 0201 	bic.w	r2, r2, #1
 8006dea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006dfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006e0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006e0c:	f002 f802 	bl	8008e14 <HAL_RCC_GetPCLK1Freq>
 8006e10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	4a81      	ldr	r2, [pc, #516]	; (800701c <HAL_I2C_Init+0x274>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d807      	bhi.n	8006e2c <HAL_I2C_Init+0x84>
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	4a80      	ldr	r2, [pc, #512]	; (8007020 <HAL_I2C_Init+0x278>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	bf94      	ite	ls
 8006e24:	2301      	movls	r3, #1
 8006e26:	2300      	movhi	r3, #0
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	e006      	b.n	8006e3a <HAL_I2C_Init+0x92>
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	4a7d      	ldr	r2, [pc, #500]	; (8007024 <HAL_I2C_Init+0x27c>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	bf94      	ite	ls
 8006e34:	2301      	movls	r3, #1
 8006e36:	2300      	movhi	r3, #0
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d001      	beq.n	8006e42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e0e7      	b.n	8007012 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	4a78      	ldr	r2, [pc, #480]	; (8007028 <HAL_I2C_Init+0x280>)
 8006e46:	fba2 2303 	umull	r2, r3, r2, r3
 8006e4a:	0c9b      	lsrs	r3, r3, #18
 8006e4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	430a      	orrs	r2, r1
 8006e60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	6a1b      	ldr	r3, [r3, #32]
 8006e68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	4a6a      	ldr	r2, [pc, #424]	; (800701c <HAL_I2C_Init+0x274>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d802      	bhi.n	8006e7c <HAL_I2C_Init+0xd4>
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	e009      	b.n	8006e90 <HAL_I2C_Init+0xe8>
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006e82:	fb02 f303 	mul.w	r3, r2, r3
 8006e86:	4a69      	ldr	r2, [pc, #420]	; (800702c <HAL_I2C_Init+0x284>)
 8006e88:	fba2 2303 	umull	r2, r3, r2, r3
 8006e8c:	099b      	lsrs	r3, r3, #6
 8006e8e:	3301      	adds	r3, #1
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	6812      	ldr	r2, [r2, #0]
 8006e94:	430b      	orrs	r3, r1
 8006e96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	69db      	ldr	r3, [r3, #28]
 8006e9e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006ea2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	495c      	ldr	r1, [pc, #368]	; (800701c <HAL_I2C_Init+0x274>)
 8006eac:	428b      	cmp	r3, r1
 8006eae:	d819      	bhi.n	8006ee4 <HAL_I2C_Init+0x13c>
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	1e59      	subs	r1, r3, #1
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	005b      	lsls	r3, r3, #1
 8006eba:	fbb1 f3f3 	udiv	r3, r1, r3
 8006ebe:	1c59      	adds	r1, r3, #1
 8006ec0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006ec4:	400b      	ands	r3, r1
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d00a      	beq.n	8006ee0 <HAL_I2C_Init+0x138>
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	1e59      	subs	r1, r3, #1
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	005b      	lsls	r3, r3, #1
 8006ed4:	fbb1 f3f3 	udiv	r3, r1, r3
 8006ed8:	3301      	adds	r3, #1
 8006eda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ede:	e051      	b.n	8006f84 <HAL_I2C_Init+0x1dc>
 8006ee0:	2304      	movs	r3, #4
 8006ee2:	e04f      	b.n	8006f84 <HAL_I2C_Init+0x1dc>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d111      	bne.n	8006f10 <HAL_I2C_Init+0x168>
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	1e58      	subs	r0, r3, #1
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6859      	ldr	r1, [r3, #4]
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	005b      	lsls	r3, r3, #1
 8006ef8:	440b      	add	r3, r1
 8006efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8006efe:	3301      	adds	r3, #1
 8006f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	bf0c      	ite	eq
 8006f08:	2301      	moveq	r3, #1
 8006f0a:	2300      	movne	r3, #0
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	e012      	b.n	8006f36 <HAL_I2C_Init+0x18e>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	1e58      	subs	r0, r3, #1
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6859      	ldr	r1, [r3, #4]
 8006f18:	460b      	mov	r3, r1
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	440b      	add	r3, r1
 8006f1e:	0099      	lsls	r1, r3, #2
 8006f20:	440b      	add	r3, r1
 8006f22:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f26:	3301      	adds	r3, #1
 8006f28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	bf0c      	ite	eq
 8006f30:	2301      	moveq	r3, #1
 8006f32:	2300      	movne	r3, #0
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d001      	beq.n	8006f3e <HAL_I2C_Init+0x196>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e022      	b.n	8006f84 <HAL_I2C_Init+0x1dc>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d10e      	bne.n	8006f64 <HAL_I2C_Init+0x1bc>
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	1e58      	subs	r0, r3, #1
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6859      	ldr	r1, [r3, #4]
 8006f4e:	460b      	mov	r3, r1
 8006f50:	005b      	lsls	r3, r3, #1
 8006f52:	440b      	add	r3, r1
 8006f54:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f58:	3301      	adds	r3, #1
 8006f5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f62:	e00f      	b.n	8006f84 <HAL_I2C_Init+0x1dc>
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	1e58      	subs	r0, r3, #1
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6859      	ldr	r1, [r3, #4]
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	009b      	lsls	r3, r3, #2
 8006f70:	440b      	add	r3, r1
 8006f72:	0099      	lsls	r1, r3, #2
 8006f74:	440b      	add	r3, r1
 8006f76:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006f84:	6879      	ldr	r1, [r7, #4]
 8006f86:	6809      	ldr	r1, [r1, #0]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	69da      	ldr	r2, [r3, #28]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a1b      	ldr	r3, [r3, #32]
 8006f9e:	431a      	orrs	r2, r3
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	430a      	orrs	r2, r1
 8006fa6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006fb2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	6911      	ldr	r1, [r2, #16]
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	68d2      	ldr	r2, [r2, #12]
 8006fbe:	4311      	orrs	r1, r2
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	6812      	ldr	r2, [r2, #0]
 8006fc4:	430b      	orrs	r3, r1
 8006fc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	695a      	ldr	r2, [r3, #20]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	699b      	ldr	r3, [r3, #24]
 8006fda:	431a      	orrs	r2, r3
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	430a      	orrs	r2, r1
 8006fe2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f042 0201 	orr.w	r2, r2, #1
 8006ff2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2220      	movs	r2, #32
 8006ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007010:	2300      	movs	r3, #0
}
 8007012:	4618      	mov	r0, r3
 8007014:	3710      	adds	r7, #16
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	000186a0 	.word	0x000186a0
 8007020:	001e847f 	.word	0x001e847f
 8007024:	003d08ff 	.word	0x003d08ff
 8007028:	431bde83 	.word	0x431bde83
 800702c:	10624dd3 	.word	0x10624dd3

08007030 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b082      	sub	sp, #8
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d101      	bne.n	8007042 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	e021      	b.n	8007086 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2224      	movs	r2, #36	; 0x24
 8007046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f022 0201 	bic.w	r2, r2, #1
 8007058:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f7fa fa0e 	bl	800147c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007084:	2300      	movs	r3, #0
}
 8007086:	4618      	mov	r0, r3
 8007088:	3708      	adds	r7, #8
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
	...

08007090 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b088      	sub	sp, #32
 8007094:	af02      	add	r7, sp, #8
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	4608      	mov	r0, r1
 800709a:	4611      	mov	r1, r2
 800709c:	461a      	mov	r2, r3
 800709e:	4603      	mov	r3, r0
 80070a0:	817b      	strh	r3, [r7, #10]
 80070a2:	460b      	mov	r3, r1
 80070a4:	813b      	strh	r3, [r7, #8]
 80070a6:	4613      	mov	r3, r2
 80070a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80070aa:	f7fd f95b 	bl	8004364 <HAL_GetTick>
 80070ae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	2b20      	cmp	r3, #32
 80070ba:	f040 80d9 	bne.w	8007270 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	9300      	str	r3, [sp, #0]
 80070c2:	2319      	movs	r3, #25
 80070c4:	2201      	movs	r2, #1
 80070c6:	496d      	ldr	r1, [pc, #436]	; (800727c <HAL_I2C_Mem_Write+0x1ec>)
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	f000 fc8d 	bl	80079e8 <I2C_WaitOnFlagUntilTimeout>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d001      	beq.n	80070d8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80070d4:	2302      	movs	r3, #2
 80070d6:	e0cc      	b.n	8007272 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d101      	bne.n	80070e6 <HAL_I2C_Mem_Write+0x56>
 80070e2:	2302      	movs	r3, #2
 80070e4:	e0c5      	b.n	8007272 <HAL_I2C_Mem_Write+0x1e2>
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2201      	movs	r2, #1
 80070ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f003 0301 	and.w	r3, r3, #1
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d007      	beq.n	800710c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f042 0201 	orr.w	r2, r2, #1
 800710a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800711a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2221      	movs	r2, #33	; 0x21
 8007120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2240      	movs	r2, #64	; 0x40
 8007128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2200      	movs	r2, #0
 8007130:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6a3a      	ldr	r2, [r7, #32]
 8007136:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800713c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007142:	b29a      	uxth	r2, r3
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	4a4d      	ldr	r2, [pc, #308]	; (8007280 <HAL_I2C_Mem_Write+0x1f0>)
 800714c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800714e:	88f8      	ldrh	r0, [r7, #6]
 8007150:	893a      	ldrh	r2, [r7, #8]
 8007152:	8979      	ldrh	r1, [r7, #10]
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	9301      	str	r3, [sp, #4]
 8007158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	4603      	mov	r3, r0
 800715e:	68f8      	ldr	r0, [r7, #12]
 8007160:	f000 fac4 	bl	80076ec <I2C_RequestMemoryWrite>
 8007164:	4603      	mov	r3, r0
 8007166:	2b00      	cmp	r3, #0
 8007168:	d052      	beq.n	8007210 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e081      	b.n	8007272 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007172:	68f8      	ldr	r0, [r7, #12]
 8007174:	f000 fd0e 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d00d      	beq.n	800719a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007182:	2b04      	cmp	r3, #4
 8007184:	d107      	bne.n	8007196 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007194:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e06b      	b.n	8007272 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719e:	781a      	ldrb	r2, [r3, #0]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071aa:	1c5a      	adds	r2, r3, #1
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071b4:	3b01      	subs	r3, #1
 80071b6:	b29a      	uxth	r2, r3
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	3b01      	subs	r3, #1
 80071c4:	b29a      	uxth	r2, r3
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	f003 0304 	and.w	r3, r3, #4
 80071d4:	2b04      	cmp	r3, #4
 80071d6:	d11b      	bne.n	8007210 <HAL_I2C_Mem_Write+0x180>
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d017      	beq.n	8007210 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e4:	781a      	ldrb	r2, [r3, #0]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f0:	1c5a      	adds	r2, r3, #1
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071fa:	3b01      	subs	r3, #1
 80071fc:	b29a      	uxth	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007206:	b29b      	uxth	r3, r3
 8007208:	3b01      	subs	r3, #1
 800720a:	b29a      	uxth	r2, r3
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007214:	2b00      	cmp	r3, #0
 8007216:	d1aa      	bne.n	800716e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f000 fcfa 	bl	8007c16 <I2C_WaitOnBTFFlagUntilTimeout>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d00d      	beq.n	8007244 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800722c:	2b04      	cmp	r3, #4
 800722e:	d107      	bne.n	8007240 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800723e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e016      	b.n	8007272 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007252:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2220      	movs	r2, #32
 8007258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2200      	movs	r2, #0
 8007260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2200      	movs	r2, #0
 8007268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800726c:	2300      	movs	r3, #0
 800726e:	e000      	b.n	8007272 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007270:	2302      	movs	r3, #2
  }
}
 8007272:	4618      	mov	r0, r3
 8007274:	3718      	adds	r7, #24
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
 800727a:	bf00      	nop
 800727c:	00100002 	.word	0x00100002
 8007280:	ffff0000 	.word	0xffff0000

08007284 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b08c      	sub	sp, #48	; 0x30
 8007288:	af02      	add	r7, sp, #8
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	4608      	mov	r0, r1
 800728e:	4611      	mov	r1, r2
 8007290:	461a      	mov	r2, r3
 8007292:	4603      	mov	r3, r0
 8007294:	817b      	strh	r3, [r7, #10]
 8007296:	460b      	mov	r3, r1
 8007298:	813b      	strh	r3, [r7, #8]
 800729a:	4613      	mov	r3, r2
 800729c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800729e:	f7fd f861 	bl	8004364 <HAL_GetTick>
 80072a2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	2b20      	cmp	r3, #32
 80072ae:	f040 8208 	bne.w	80076c2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80072b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b4:	9300      	str	r3, [sp, #0]
 80072b6:	2319      	movs	r3, #25
 80072b8:	2201      	movs	r2, #1
 80072ba:	497b      	ldr	r1, [pc, #492]	; (80074a8 <HAL_I2C_Mem_Read+0x224>)
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f000 fb93 	bl	80079e8 <I2C_WaitOnFlagUntilTimeout>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d001      	beq.n	80072cc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80072c8:	2302      	movs	r3, #2
 80072ca:	e1fb      	b.n	80076c4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d101      	bne.n	80072da <HAL_I2C_Mem_Read+0x56>
 80072d6:	2302      	movs	r3, #2
 80072d8:	e1f4      	b.n	80076c4 <HAL_I2C_Mem_Read+0x440>
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2201      	movs	r2, #1
 80072de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0301 	and.w	r3, r3, #1
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d007      	beq.n	8007300 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f042 0201 	orr.w	r2, r2, #1
 80072fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800730e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2222      	movs	r2, #34	; 0x22
 8007314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2240      	movs	r2, #64	; 0x40
 800731c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	2200      	movs	r2, #0
 8007324:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800732a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007330:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007336:	b29a      	uxth	r2, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	4a5b      	ldr	r2, [pc, #364]	; (80074ac <HAL_I2C_Mem_Read+0x228>)
 8007340:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007342:	88f8      	ldrh	r0, [r7, #6]
 8007344:	893a      	ldrh	r2, [r7, #8]
 8007346:	8979      	ldrh	r1, [r7, #10]
 8007348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734a:	9301      	str	r3, [sp, #4]
 800734c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	4603      	mov	r3, r0
 8007352:	68f8      	ldr	r0, [r7, #12]
 8007354:	f000 fa60 	bl	8007818 <I2C_RequestMemoryRead>
 8007358:	4603      	mov	r3, r0
 800735a:	2b00      	cmp	r3, #0
 800735c:	d001      	beq.n	8007362 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e1b0      	b.n	80076c4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007366:	2b00      	cmp	r3, #0
 8007368:	d113      	bne.n	8007392 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800736a:	2300      	movs	r3, #0
 800736c:	623b      	str	r3, [r7, #32]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	695b      	ldr	r3, [r3, #20]
 8007374:	623b      	str	r3, [r7, #32]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	699b      	ldr	r3, [r3, #24]
 800737c:	623b      	str	r3, [r7, #32]
 800737e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	681a      	ldr	r2, [r3, #0]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800738e:	601a      	str	r2, [r3, #0]
 8007390:	e184      	b.n	800769c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007396:	2b01      	cmp	r3, #1
 8007398:	d11b      	bne.n	80073d2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073aa:	2300      	movs	r3, #0
 80073ac:	61fb      	str	r3, [r7, #28]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	695b      	ldr	r3, [r3, #20]
 80073b4:	61fb      	str	r3, [r7, #28]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	699b      	ldr	r3, [r3, #24]
 80073bc:	61fb      	str	r3, [r7, #28]
 80073be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073ce:	601a      	str	r2, [r3, #0]
 80073d0:	e164      	b.n	800769c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073d6:	2b02      	cmp	r3, #2
 80073d8:	d11b      	bne.n	8007412 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073fa:	2300      	movs	r3, #0
 80073fc:	61bb      	str	r3, [r7, #24]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	695b      	ldr	r3, [r3, #20]
 8007404:	61bb      	str	r3, [r7, #24]
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	699b      	ldr	r3, [r3, #24]
 800740c:	61bb      	str	r3, [r7, #24]
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	e144      	b.n	800769c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007412:	2300      	movs	r3, #0
 8007414:	617b      	str	r3, [r7, #20]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	695b      	ldr	r3, [r3, #20]
 800741c:	617b      	str	r3, [r7, #20]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	699b      	ldr	r3, [r3, #24]
 8007424:	617b      	str	r3, [r7, #20]
 8007426:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007428:	e138      	b.n	800769c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800742e:	2b03      	cmp	r3, #3
 8007430:	f200 80f1 	bhi.w	8007616 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007438:	2b01      	cmp	r3, #1
 800743a:	d123      	bne.n	8007484 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800743c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800743e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007440:	68f8      	ldr	r0, [r7, #12]
 8007442:	f000 fc29 	bl	8007c98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d001      	beq.n	8007450 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	e139      	b.n	80076c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	691a      	ldr	r2, [r3, #16]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745a:	b2d2      	uxtb	r2, r2
 800745c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007462:	1c5a      	adds	r2, r3, #1
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800746c:	3b01      	subs	r3, #1
 800746e:	b29a      	uxth	r2, r3
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007478:	b29b      	uxth	r3, r3
 800747a:	3b01      	subs	r3, #1
 800747c:	b29a      	uxth	r2, r3
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007482:	e10b      	b.n	800769c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007488:	2b02      	cmp	r3, #2
 800748a:	d14e      	bne.n	800752a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800748c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800748e:	9300      	str	r3, [sp, #0]
 8007490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007492:	2200      	movs	r2, #0
 8007494:	4906      	ldr	r1, [pc, #24]	; (80074b0 <HAL_I2C_Mem_Read+0x22c>)
 8007496:	68f8      	ldr	r0, [r7, #12]
 8007498:	f000 faa6 	bl	80079e8 <I2C_WaitOnFlagUntilTimeout>
 800749c:	4603      	mov	r3, r0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d008      	beq.n	80074b4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80074a2:	2301      	movs	r3, #1
 80074a4:	e10e      	b.n	80076c4 <HAL_I2C_Mem_Read+0x440>
 80074a6:	bf00      	nop
 80074a8:	00100002 	.word	0x00100002
 80074ac:	ffff0000 	.word	0xffff0000
 80074b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	691a      	ldr	r2, [r3, #16]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ce:	b2d2      	uxtb	r2, r2
 80074d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074d6:	1c5a      	adds	r2, r3, #1
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074e0:	3b01      	subs	r3, #1
 80074e2:	b29a      	uxth	r2, r3
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	3b01      	subs	r3, #1
 80074f0:	b29a      	uxth	r2, r3
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	691a      	ldr	r2, [r3, #16]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007500:	b2d2      	uxtb	r2, r2
 8007502:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007508:	1c5a      	adds	r2, r3, #1
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007512:	3b01      	subs	r3, #1
 8007514:	b29a      	uxth	r2, r3
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800751e:	b29b      	uxth	r3, r3
 8007520:	3b01      	subs	r3, #1
 8007522:	b29a      	uxth	r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007528:	e0b8      	b.n	800769c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800752a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007530:	2200      	movs	r2, #0
 8007532:	4966      	ldr	r1, [pc, #408]	; (80076cc <HAL_I2C_Mem_Read+0x448>)
 8007534:	68f8      	ldr	r0, [r7, #12]
 8007536:	f000 fa57 	bl	80079e8 <I2C_WaitOnFlagUntilTimeout>
 800753a:	4603      	mov	r3, r0
 800753c:	2b00      	cmp	r3, #0
 800753e:	d001      	beq.n	8007544 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007540:	2301      	movs	r3, #1
 8007542:	e0bf      	b.n	80076c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007552:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	691a      	ldr	r2, [r3, #16]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755e:	b2d2      	uxtb	r2, r2
 8007560:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007566:	1c5a      	adds	r2, r3, #1
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007570:	3b01      	subs	r3, #1
 8007572:	b29a      	uxth	r2, r3
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800757c:	b29b      	uxth	r3, r3
 800757e:	3b01      	subs	r3, #1
 8007580:	b29a      	uxth	r2, r3
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007588:	9300      	str	r3, [sp, #0]
 800758a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800758c:	2200      	movs	r2, #0
 800758e:	494f      	ldr	r1, [pc, #316]	; (80076cc <HAL_I2C_Mem_Read+0x448>)
 8007590:	68f8      	ldr	r0, [r7, #12]
 8007592:	f000 fa29 	bl	80079e8 <I2C_WaitOnFlagUntilTimeout>
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d001      	beq.n	80075a0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e091      	b.n	80076c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	691a      	ldr	r2, [r3, #16]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ba:	b2d2      	uxtb	r2, r2
 80075bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c2:	1c5a      	adds	r2, r3, #1
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075cc:	3b01      	subs	r3, #1
 80075ce:	b29a      	uxth	r2, r3
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075d8:	b29b      	uxth	r3, r3
 80075da:	3b01      	subs	r3, #1
 80075dc:	b29a      	uxth	r2, r3
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	691a      	ldr	r2, [r3, #16]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ec:	b2d2      	uxtb	r2, r2
 80075ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075f4:	1c5a      	adds	r2, r3, #1
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075fe:	3b01      	subs	r3, #1
 8007600:	b29a      	uxth	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800760a:	b29b      	uxth	r3, r3
 800760c:	3b01      	subs	r3, #1
 800760e:	b29a      	uxth	r2, r3
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007614:	e042      	b.n	800769c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007616:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007618:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800761a:	68f8      	ldr	r0, [r7, #12]
 800761c:	f000 fb3c 	bl	8007c98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007620:	4603      	mov	r3, r0
 8007622:	2b00      	cmp	r3, #0
 8007624:	d001      	beq.n	800762a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	e04c      	b.n	80076c4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	691a      	ldr	r2, [r3, #16]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007634:	b2d2      	uxtb	r2, r2
 8007636:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763c:	1c5a      	adds	r2, r3, #1
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007646:	3b01      	subs	r3, #1
 8007648:	b29a      	uxth	r2, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007652:	b29b      	uxth	r3, r3
 8007654:	3b01      	subs	r3, #1
 8007656:	b29a      	uxth	r2, r3
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	f003 0304 	and.w	r3, r3, #4
 8007666:	2b04      	cmp	r3, #4
 8007668:	d118      	bne.n	800769c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	691a      	ldr	r2, [r3, #16]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007674:	b2d2      	uxtb	r2, r2
 8007676:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767c:	1c5a      	adds	r2, r3, #1
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007686:	3b01      	subs	r3, #1
 8007688:	b29a      	uxth	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007692:	b29b      	uxth	r3, r3
 8007694:	3b01      	subs	r3, #1
 8007696:	b29a      	uxth	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f47f aec2 	bne.w	800742a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2220      	movs	r2, #32
 80076aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80076be:	2300      	movs	r3, #0
 80076c0:	e000      	b.n	80076c4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80076c2:	2302      	movs	r3, #2
  }
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3728      	adds	r7, #40	; 0x28
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}
 80076cc:	00010004 	.word	0x00010004

080076d0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076de:	b2db      	uxtb	r3, r3
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b088      	sub	sp, #32
 80076f0:	af02      	add	r7, sp, #8
 80076f2:	60f8      	str	r0, [r7, #12]
 80076f4:	4608      	mov	r0, r1
 80076f6:	4611      	mov	r1, r2
 80076f8:	461a      	mov	r2, r3
 80076fa:	4603      	mov	r3, r0
 80076fc:	817b      	strh	r3, [r7, #10]
 80076fe:	460b      	mov	r3, r1
 8007700:	813b      	strh	r3, [r7, #8]
 8007702:	4613      	mov	r3, r2
 8007704:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007714:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007718:	9300      	str	r3, [sp, #0]
 800771a:	6a3b      	ldr	r3, [r7, #32]
 800771c:	2200      	movs	r2, #0
 800771e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007722:	68f8      	ldr	r0, [r7, #12]
 8007724:	f000 f960 	bl	80079e8 <I2C_WaitOnFlagUntilTimeout>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00d      	beq.n	800774a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007738:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800773c:	d103      	bne.n	8007746 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007744:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007746:	2303      	movs	r3, #3
 8007748:	e05f      	b.n	800780a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800774a:	897b      	ldrh	r3, [r7, #10]
 800774c:	b2db      	uxtb	r3, r3
 800774e:	461a      	mov	r2, r3
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007758:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800775a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775c:	6a3a      	ldr	r2, [r7, #32]
 800775e:	492d      	ldr	r1, [pc, #180]	; (8007814 <I2C_RequestMemoryWrite+0x128>)
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	f000 f998 	bl	8007a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d001      	beq.n	8007770 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	e04c      	b.n	800780a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007770:	2300      	movs	r3, #0
 8007772:	617b      	str	r3, [r7, #20]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	695b      	ldr	r3, [r3, #20]
 800777a:	617b      	str	r3, [r7, #20]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	699b      	ldr	r3, [r3, #24]
 8007782:	617b      	str	r3, [r7, #20]
 8007784:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007786:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007788:	6a39      	ldr	r1, [r7, #32]
 800778a:	68f8      	ldr	r0, [r7, #12]
 800778c:	f000 fa02 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 8007790:	4603      	mov	r3, r0
 8007792:	2b00      	cmp	r3, #0
 8007794:	d00d      	beq.n	80077b2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800779a:	2b04      	cmp	r3, #4
 800779c:	d107      	bne.n	80077ae <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	681a      	ldr	r2, [r3, #0]
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e02b      	b.n	800780a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80077b2:	88fb      	ldrh	r3, [r7, #6]
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d105      	bne.n	80077c4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80077b8:	893b      	ldrh	r3, [r7, #8]
 80077ba:	b2da      	uxtb	r2, r3
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	611a      	str	r2, [r3, #16]
 80077c2:	e021      	b.n	8007808 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80077c4:	893b      	ldrh	r3, [r7, #8]
 80077c6:	0a1b      	lsrs	r3, r3, #8
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	b2da      	uxtb	r2, r3
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80077d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077d4:	6a39      	ldr	r1, [r7, #32]
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f000 f9dc 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d00d      	beq.n	80077fe <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e6:	2b04      	cmp	r3, #4
 80077e8:	d107      	bne.n	80077fa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	e005      	b.n	800780a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80077fe:	893b      	ldrh	r3, [r7, #8]
 8007800:	b2da      	uxtb	r2, r3
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	3718      	adds	r7, #24
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
 8007812:	bf00      	nop
 8007814:	00010002 	.word	0x00010002

08007818 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b088      	sub	sp, #32
 800781c:	af02      	add	r7, sp, #8
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	4608      	mov	r0, r1
 8007822:	4611      	mov	r1, r2
 8007824:	461a      	mov	r2, r3
 8007826:	4603      	mov	r3, r0
 8007828:	817b      	strh	r3, [r7, #10]
 800782a:	460b      	mov	r3, r1
 800782c:	813b      	strh	r3, [r7, #8]
 800782e:	4613      	mov	r3, r2
 8007830:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007840:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007850:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007854:	9300      	str	r3, [sp, #0]
 8007856:	6a3b      	ldr	r3, [r7, #32]
 8007858:	2200      	movs	r2, #0
 800785a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800785e:	68f8      	ldr	r0, [r7, #12]
 8007860:	f000 f8c2 	bl	80079e8 <I2C_WaitOnFlagUntilTimeout>
 8007864:	4603      	mov	r3, r0
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00d      	beq.n	8007886 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007874:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007878:	d103      	bne.n	8007882 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007880:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	e0aa      	b.n	80079dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007886:	897b      	ldrh	r3, [r7, #10]
 8007888:	b2db      	uxtb	r3, r3
 800788a:	461a      	mov	r2, r3
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007894:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007898:	6a3a      	ldr	r2, [r7, #32]
 800789a:	4952      	ldr	r1, [pc, #328]	; (80079e4 <I2C_RequestMemoryRead+0x1cc>)
 800789c:	68f8      	ldr	r0, [r7, #12]
 800789e:	f000 f8fa 	bl	8007a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80078a2:	4603      	mov	r3, r0
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d001      	beq.n	80078ac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80078a8:	2301      	movs	r3, #1
 80078aa:	e097      	b.n	80079dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078ac:	2300      	movs	r3, #0
 80078ae:	617b      	str	r3, [r7, #20]
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	695b      	ldr	r3, [r3, #20]
 80078b6:	617b      	str	r3, [r7, #20]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	699b      	ldr	r3, [r3, #24]
 80078be:	617b      	str	r3, [r7, #20]
 80078c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078c4:	6a39      	ldr	r1, [r7, #32]
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	f000 f964 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 80078cc:	4603      	mov	r3, r0
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d00d      	beq.n	80078ee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d6:	2b04      	cmp	r3, #4
 80078d8:	d107      	bne.n	80078ea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e076      	b.n	80079dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80078ee:	88fb      	ldrh	r3, [r7, #6]
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d105      	bne.n	8007900 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80078f4:	893b      	ldrh	r3, [r7, #8]
 80078f6:	b2da      	uxtb	r2, r3
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	611a      	str	r2, [r3, #16]
 80078fe:	e021      	b.n	8007944 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007900:	893b      	ldrh	r3, [r7, #8]
 8007902:	0a1b      	lsrs	r3, r3, #8
 8007904:	b29b      	uxth	r3, r3
 8007906:	b2da      	uxtb	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800790e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007910:	6a39      	ldr	r1, [r7, #32]
 8007912:	68f8      	ldr	r0, [r7, #12]
 8007914:	f000 f93e 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d00d      	beq.n	800793a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007922:	2b04      	cmp	r3, #4
 8007924:	d107      	bne.n	8007936 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007934:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	e050      	b.n	80079dc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800793a:	893b      	ldrh	r3, [r7, #8]
 800793c:	b2da      	uxtb	r2, r3
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007944:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007946:	6a39      	ldr	r1, [r7, #32]
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f000 f923 	bl	8007b94 <I2C_WaitOnTXEFlagUntilTimeout>
 800794e:	4603      	mov	r3, r0
 8007950:	2b00      	cmp	r3, #0
 8007952:	d00d      	beq.n	8007970 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007958:	2b04      	cmp	r3, #4
 800795a:	d107      	bne.n	800796c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	681a      	ldr	r2, [r3, #0]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800796a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800796c:	2301      	movs	r3, #1
 800796e:	e035      	b.n	80079dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800797e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007982:	9300      	str	r3, [sp, #0]
 8007984:	6a3b      	ldr	r3, [r7, #32]
 8007986:	2200      	movs	r2, #0
 8007988:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800798c:	68f8      	ldr	r0, [r7, #12]
 800798e:	f000 f82b 	bl	80079e8 <I2C_WaitOnFlagUntilTimeout>
 8007992:	4603      	mov	r3, r0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00d      	beq.n	80079b4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079a6:	d103      	bne.n	80079b0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80079b0:	2303      	movs	r3, #3
 80079b2:	e013      	b.n	80079dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80079b4:	897b      	ldrh	r3, [r7, #10]
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	f043 0301 	orr.w	r3, r3, #1
 80079bc:	b2da      	uxtb	r2, r3
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80079c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c6:	6a3a      	ldr	r2, [r7, #32]
 80079c8:	4906      	ldr	r1, [pc, #24]	; (80079e4 <I2C_RequestMemoryRead+0x1cc>)
 80079ca:	68f8      	ldr	r0, [r7, #12]
 80079cc:	f000 f863 	bl	8007a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80079d0:	4603      	mov	r3, r0
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d001      	beq.n	80079da <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	e000      	b.n	80079dc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80079da:	2300      	movs	r3, #0
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3718      	adds	r7, #24
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	00010002 	.word	0x00010002

080079e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	603b      	str	r3, [r7, #0]
 80079f4:	4613      	mov	r3, r2
 80079f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80079f8:	e025      	b.n	8007a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a00:	d021      	beq.n	8007a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a02:	f7fc fcaf 	bl	8004364 <HAL_GetTick>
 8007a06:	4602      	mov	r2, r0
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	1ad3      	subs	r3, r2, r3
 8007a0c:	683a      	ldr	r2, [r7, #0]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d302      	bcc.n	8007a18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d116      	bne.n	8007a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2220      	movs	r2, #32
 8007a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a32:	f043 0220 	orr.w	r2, r3, #32
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	e023      	b.n	8007a8e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	0c1b      	lsrs	r3, r3, #16
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d10d      	bne.n	8007a6c <I2C_WaitOnFlagUntilTimeout+0x84>
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	695b      	ldr	r3, [r3, #20]
 8007a56:	43da      	mvns	r2, r3
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	bf0c      	ite	eq
 8007a62:	2301      	moveq	r3, #1
 8007a64:	2300      	movne	r3, #0
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	461a      	mov	r2, r3
 8007a6a:	e00c      	b.n	8007a86 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	699b      	ldr	r3, [r3, #24]
 8007a72:	43da      	mvns	r2, r3
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	4013      	ands	r3, r2
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	bf0c      	ite	eq
 8007a7e:	2301      	moveq	r3, #1
 8007a80:	2300      	movne	r3, #0
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	461a      	mov	r2, r3
 8007a86:	79fb      	ldrb	r3, [r7, #7]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d0b6      	beq.n	80079fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3710      	adds	r7, #16
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007a96:	b580      	push	{r7, lr}
 8007a98:	b084      	sub	sp, #16
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	60f8      	str	r0, [r7, #12]
 8007a9e:	60b9      	str	r1, [r7, #8]
 8007aa0:	607a      	str	r2, [r7, #4]
 8007aa2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007aa4:	e051      	b.n	8007b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	695b      	ldr	r3, [r3, #20]
 8007aac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ab0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ab4:	d123      	bne.n	8007afe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	681a      	ldr	r2, [r3, #0]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ac4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007ace:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aea:	f043 0204 	orr.w	r2, r3, #4
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2200      	movs	r2, #0
 8007af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	e046      	b.n	8007b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b04:	d021      	beq.n	8007b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b06:	f7fc fc2d 	bl	8004364 <HAL_GetTick>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d302      	bcc.n	8007b1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d116      	bne.n	8007b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2220      	movs	r2, #32
 8007b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b36:	f043 0220 	orr.w	r2, r3, #32
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e020      	b.n	8007b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	0c1b      	lsrs	r3, r3, #16
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d10c      	bne.n	8007b6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	695b      	ldr	r3, [r3, #20]
 8007b5a:	43da      	mvns	r2, r3
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	4013      	ands	r3, r2
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	bf14      	ite	ne
 8007b66:	2301      	movne	r3, #1
 8007b68:	2300      	moveq	r3, #0
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	e00b      	b.n	8007b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	43da      	mvns	r2, r3
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	4013      	ands	r3, r2
 8007b7a:	b29b      	uxth	r3, r3
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	bf14      	ite	ne
 8007b80:	2301      	movne	r3, #1
 8007b82:	2300      	moveq	r3, #0
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d18d      	bne.n	8007aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3710      	adds	r7, #16
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	60f8      	str	r0, [r7, #12]
 8007b9c:	60b9      	str	r1, [r7, #8]
 8007b9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ba0:	e02d      	b.n	8007bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ba2:	68f8      	ldr	r0, [r7, #12]
 8007ba4:	f000 f8ce 	bl	8007d44 <I2C_IsAcknowledgeFailed>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d001      	beq.n	8007bb2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e02d      	b.n	8007c0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bb8:	d021      	beq.n	8007bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bba:	f7fc fbd3 	bl	8004364 <HAL_GetTick>
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	1ad3      	subs	r3, r2, r3
 8007bc4:	68ba      	ldr	r2, [r7, #8]
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d302      	bcc.n	8007bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d116      	bne.n	8007bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2220      	movs	r2, #32
 8007bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bea:	f043 0220 	orr.w	r2, r3, #32
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e007      	b.n	8007c0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	695b      	ldr	r3, [r3, #20]
 8007c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c08:	2b80      	cmp	r3, #128	; 0x80
 8007c0a:	d1ca      	bne.n	8007ba2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3710      	adds	r7, #16
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}

08007c16 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c16:	b580      	push	{r7, lr}
 8007c18:	b084      	sub	sp, #16
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	60f8      	str	r0, [r7, #12]
 8007c1e:	60b9      	str	r1, [r7, #8]
 8007c20:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007c22:	e02d      	b.n	8007c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007c24:	68f8      	ldr	r0, [r7, #12]
 8007c26:	f000 f88d 	bl	8007d44 <I2C_IsAcknowledgeFailed>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d001      	beq.n	8007c34 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	e02d      	b.n	8007c90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c3a:	d021      	beq.n	8007c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c3c:	f7fc fb92 	bl	8004364 <HAL_GetTick>
 8007c40:	4602      	mov	r2, r0
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	1ad3      	subs	r3, r2, r3
 8007c46:	68ba      	ldr	r2, [r7, #8]
 8007c48:	429a      	cmp	r2, r3
 8007c4a:	d302      	bcc.n	8007c52 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d116      	bne.n	8007c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2200      	movs	r2, #0
 8007c56:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2220      	movs	r2, #32
 8007c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c6c:	f043 0220 	orr.w	r2, r3, #32
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e007      	b.n	8007c90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	695b      	ldr	r3, [r3, #20]
 8007c86:	f003 0304 	and.w	r3, r3, #4
 8007c8a:	2b04      	cmp	r3, #4
 8007c8c:	d1ca      	bne.n	8007c24 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007c8e:	2300      	movs	r3, #0
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3710      	adds	r7, #16
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}

08007c98 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b084      	sub	sp, #16
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	60f8      	str	r0, [r7, #12]
 8007ca0:	60b9      	str	r1, [r7, #8]
 8007ca2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007ca4:	e042      	b.n	8007d2c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	695b      	ldr	r3, [r3, #20]
 8007cac:	f003 0310 	and.w	r3, r3, #16
 8007cb0:	2b10      	cmp	r3, #16
 8007cb2:	d119      	bne.n	8007ce8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f06f 0210 	mvn.w	r2, #16
 8007cbc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2220      	movs	r2, #32
 8007cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e029      	b.n	8007d3c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ce8:	f7fc fb3c 	bl	8004364 <HAL_GetTick>
 8007cec:	4602      	mov	r2, r0
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	1ad3      	subs	r3, r2, r3
 8007cf2:	68ba      	ldr	r2, [r7, #8]
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d302      	bcc.n	8007cfe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d116      	bne.n	8007d2c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2200      	movs	r2, #0
 8007d02:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	2220      	movs	r2, #32
 8007d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d18:	f043 0220 	orr.w	r2, r3, #32
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e007      	b.n	8007d3c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	695b      	ldr	r3, [r3, #20]
 8007d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d36:	2b40      	cmp	r3, #64	; 0x40
 8007d38:	d1b5      	bne.n	8007ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007d3a:	2300      	movs	r3, #0
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3710      	adds	r7, #16
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}

08007d44 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b083      	sub	sp, #12
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	695b      	ldr	r3, [r3, #20]
 8007d52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d5a:	d11b      	bne.n	8007d94 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007d64:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2220      	movs	r2, #32
 8007d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d80:	f043 0204 	orr.w	r2, r3, #4
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007d90:	2301      	movs	r3, #1
 8007d92:	e000      	b.n	8007d96 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007d94:	2300      	movs	r3, #0
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	370c      	adds	r7, #12
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr

08007da2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007da2:	b480      	push	{r7}
 8007da4:	b083      	sub	sp, #12
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6078      	str	r0, [r7, #4]
 8007daa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	2b20      	cmp	r3, #32
 8007db6:	d129      	bne.n	8007e0c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2224      	movs	r2, #36	; 0x24
 8007dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f022 0201 	bic.w	r2, r2, #1
 8007dce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f022 0210 	bic.w	r2, r2, #16
 8007dde:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	683a      	ldr	r2, [r7, #0]
 8007dec:	430a      	orrs	r2, r1
 8007dee:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f042 0201 	orr.w	r2, r2, #1
 8007dfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2220      	movs	r2, #32
 8007e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	e000      	b.n	8007e0e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8007e0c:	2302      	movs	r3, #2
  }
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	370c      	adds	r7, #12
 8007e12:	46bd      	mov	sp, r7
 8007e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e18:	4770      	bx	lr

08007e1a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007e1a:	b480      	push	{r7}
 8007e1c:	b085      	sub	sp, #20
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	6078      	str	r0, [r7, #4]
 8007e22:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8007e24:	2300      	movs	r3, #0
 8007e26:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	2b20      	cmp	r3, #32
 8007e32:	d12a      	bne.n	8007e8a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2224      	movs	r2, #36	; 0x24
 8007e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f022 0201 	bic.w	r2, r2, #1
 8007e4a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e52:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007e54:	89fb      	ldrh	r3, [r7, #14]
 8007e56:	f023 030f 	bic.w	r3, r3, #15
 8007e5a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	b29a      	uxth	r2, r3
 8007e60:	89fb      	ldrh	r3, [r7, #14]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	89fa      	ldrh	r2, [r7, #14]
 8007e6c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	681a      	ldr	r2, [r3, #0]
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f042 0201 	orr.w	r2, r2, #1
 8007e7c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2220      	movs	r2, #32
 8007e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007e86:	2300      	movs	r3, #0
 8007e88:	e000      	b.n	8007e8c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007e8a:	2302      	movs	r3, #2
  }
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3714      	adds	r7, #20
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b084      	sub	sp, #16
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d101      	bne.n	8007eaa <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	e0bf      	b.n	800802a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d106      	bne.n	8007ec4 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f7f9 fbb2 	bl	8001628 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2202      	movs	r2, #2
 8007ec8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	699a      	ldr	r2, [r3, #24]
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8007eda:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	6999      	ldr	r1, [r3, #24]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	685a      	ldr	r2, [r3, #4]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007ef0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	691b      	ldr	r3, [r3, #16]
 8007ef6:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	430a      	orrs	r2, r1
 8007efe:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	6899      	ldr	r1, [r3, #8]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	4b4a      	ldr	r3, [pc, #296]	; (8008034 <HAL_LTDC_Init+0x19c>)
 8007f0c:	400b      	ands	r3, r1
 8007f0e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	695b      	ldr	r3, [r3, #20]
 8007f14:	041b      	lsls	r3, r3, #16
 8007f16:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	6899      	ldr	r1, [r3, #8]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	699a      	ldr	r2, [r3, #24]
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	431a      	orrs	r2, r3
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	430a      	orrs	r2, r1
 8007f2c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	68d9      	ldr	r1, [r3, #12]
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	4b3e      	ldr	r3, [pc, #248]	; (8008034 <HAL_LTDC_Init+0x19c>)
 8007f3a:	400b      	ands	r3, r1
 8007f3c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	69db      	ldr	r3, [r3, #28]
 8007f42:	041b      	lsls	r3, r3, #16
 8007f44:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	68d9      	ldr	r1, [r3, #12]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6a1a      	ldr	r2, [r3, #32]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	431a      	orrs	r2, r3
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	430a      	orrs	r2, r1
 8007f5a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	6919      	ldr	r1, [r3, #16]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	4b33      	ldr	r3, [pc, #204]	; (8008034 <HAL_LTDC_Init+0x19c>)
 8007f68:	400b      	ands	r3, r1
 8007f6a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f70:	041b      	lsls	r3, r3, #16
 8007f72:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	6919      	ldr	r1, [r3, #16]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	431a      	orrs	r2, r3
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	430a      	orrs	r2, r1
 8007f88:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	6959      	ldr	r1, [r3, #20]
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	4b27      	ldr	r3, [pc, #156]	; (8008034 <HAL_LTDC_Init+0x19c>)
 8007f96:	400b      	ands	r3, r1
 8007f98:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f9e:	041b      	lsls	r3, r3, #16
 8007fa0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	6959      	ldr	r1, [r3, #20]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	431a      	orrs	r2, r3
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	430a      	orrs	r2, r1
 8007fb6:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007fbe:	021b      	lsls	r3, r3, #8
 8007fc0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8007fc8:	041b      	lsls	r3, r3, #16
 8007fca:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8007fda:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007fe2:	68ba      	ldr	r2, [r7, #8]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	687a      	ldr	r2, [r7, #4]
 8007fea:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8007fee:	431a      	orrs	r2, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	430a      	orrs	r2, r1
 8007ff6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f042 0206 	orr.w	r2, r2, #6
 8008006:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	699a      	ldr	r2, [r3, #24]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f042 0201 	orr.w	r2, r2, #1
 8008016:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2201      	movs	r2, #1
 8008024:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8008028:	2300      	movs	r3, #0
}
 800802a:	4618      	mov	r0, r3
 800802c:	3710      	adds	r7, #16
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	f000f800 	.word	0xf000f800

08008038 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008038:	b5b0      	push	{r4, r5, r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800804a:	2b01      	cmp	r3, #1
 800804c:	d101      	bne.n	8008052 <HAL_LTDC_ConfigLayer+0x1a>
 800804e:	2302      	movs	r3, #2
 8008050:	e02c      	b.n	80080ac <HAL_LTDC_ConfigLayer+0x74>
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2202      	movs	r2, #2
 800805e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8008062:	68fa      	ldr	r2, [r7, #12]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2134      	movs	r1, #52	; 0x34
 8008068:	fb01 f303 	mul.w	r3, r1, r3
 800806c:	4413      	add	r3, r2
 800806e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	4614      	mov	r4, r2
 8008076:	461d      	mov	r5, r3
 8008078:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800807a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800807c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800807e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008080:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008082:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008084:	682b      	ldr	r3, [r5, #0]
 8008086:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8008088:	687a      	ldr	r2, [r7, #4]
 800808a:	68b9      	ldr	r1, [r7, #8]
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f000 f8b9 	bl	8008204 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	2201      	movs	r2, #1
 8008098:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2201      	movs	r2, #1
 800809e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80080aa:	2300      	movs	r3, #0
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3710      	adds	r7, #16
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bdb0      	pop	{r4, r5, r7, pc}

080080b4 <HAL_LTDC_ConfigColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	d101      	bne.n	80080ce <HAL_LTDC_ConfigColorKeying+0x1a>
 80080ca:	2302      	movs	r3, #2
 80080cc:	e030      	b.n	8008130 <HAL_LTDC_ConfigColorKeying+0x7c>
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2201      	movs	r2, #1
 80080d2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2202      	movs	r2, #2
 80080da:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	461a      	mov	r2, r3
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	01db      	lsls	r3, r3, #7
 80080e8:	4413      	add	r3, r2
 80080ea:	3384      	adds	r3, #132	; 0x84
 80080ec:	68db      	ldr	r3, [r3, #12]
 80080ee:	68fa      	ldr	r2, [r7, #12]
 80080f0:	6812      	ldr	r2, [r2, #0]
 80080f2:	4611      	mov	r1, r2
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	01d2      	lsls	r2, r2, #7
 80080f8:	440a      	add	r2, r1
 80080fa:	3284      	adds	r2, #132	; 0x84
 80080fc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008100:	60d3      	str	r3, [r2, #12]
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	461a      	mov	r2, r3
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	01db      	lsls	r3, r3, #7
 800810c:	4413      	add	r3, r2
 800810e:	3384      	adds	r3, #132	; 0x84
 8008110:	461a      	mov	r2, r3
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	60d3      	str	r3, [r2, #12]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	2201      	movs	r2, #1
 800811c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2201      	movs	r2, #1
 8008122:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2200      	movs	r2, #0
 800812a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800812e:	2300      	movs	r3, #0
}
 8008130:	4618      	mov	r0, r3
 8008132:	3714      	adds	r7, #20
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr

0800813c <HAL_LTDC_EnableColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 800813c:	b480      	push	{r7}
 800813e:	b083      	sub	sp, #12
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800814c:	2b01      	cmp	r3, #1
 800814e:	d101      	bne.n	8008154 <HAL_LTDC_EnableColorKeying+0x18>
 8008150:	2302      	movs	r3, #2
 8008152:	e026      	b.n	80081a2 <HAL_LTDC_EnableColorKeying+0x66>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2201      	movs	r2, #1
 8008158:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2202      	movs	r2, #2
 8008160:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	461a      	mov	r2, r3
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	01db      	lsls	r3, r3, #7
 800816e:	4413      	add	r3, r2
 8008170:	3384      	adds	r3, #132	; 0x84
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	6812      	ldr	r2, [r2, #0]
 8008178:	4611      	mov	r1, r2
 800817a:	683a      	ldr	r2, [r7, #0]
 800817c:	01d2      	lsls	r2, r2, #7
 800817e:	440a      	add	r2, r1
 8008180:	3284      	adds	r2, #132	; 0x84
 8008182:	f043 0302 	orr.w	r3, r3, #2
 8008186:	6013      	str	r3, [r2, #0]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	2201      	movs	r2, #1
 800818e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2201      	movs	r2, #1
 8008194:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2200      	movs	r2, #0
 800819c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80081a0:	2300      	movs	r3, #0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	370c      	adds	r7, #12
 80081a6:	46bd      	mov	sp, r7
 80081a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ac:	4770      	bx	lr
	...

080081b0 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b083      	sub	sp, #12
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d101      	bne.n	80081c6 <HAL_LTDC_EnableDither+0x16>
 80081c2:	2302      	movs	r3, #2
 80081c4:	e016      	b.n	80081f4 <HAL_LTDC_EnableDither+0x44>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2202      	movs	r2, #2
 80081d2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80081d6:	4b0a      	ldr	r3, [pc, #40]	; (8008200 <HAL_LTDC_EnableDither+0x50>)
 80081d8:	699b      	ldr	r3, [r3, #24]
 80081da:	4a09      	ldr	r2, [pc, #36]	; (8008200 <HAL_LTDC_EnableDither+0x50>)
 80081dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081e0:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2201      	movs	r2, #1
 80081e6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	370c      	adds	r7, #12
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr
 8008200:	40016800 	.word	0x40016800

08008204 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008204:	b480      	push	{r7}
 8008206:	b089      	sub	sp, #36	; 0x24
 8008208:	af00      	add	r7, sp, #0
 800820a:	60f8      	str	r0, [r7, #12]
 800820c:	60b9      	str	r1, [r7, #8]
 800820e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	685a      	ldr	r2, [r3, #4]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	0c1b      	lsrs	r3, r3, #16
 800821c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008220:	4413      	add	r3, r2
 8008222:	041b      	lsls	r3, r3, #16
 8008224:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	461a      	mov	r2, r3
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	01db      	lsls	r3, r3, #7
 8008230:	4413      	add	r3, r2
 8008232:	3384      	adds	r3, #132	; 0x84
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	68fa      	ldr	r2, [r7, #12]
 8008238:	6812      	ldr	r2, [r2, #0]
 800823a:	4611      	mov	r1, r2
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	01d2      	lsls	r2, r2, #7
 8008240:	440a      	add	r2, r1
 8008242:	3284      	adds	r2, #132	; 0x84
 8008244:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8008248:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	68db      	ldr	r3, [r3, #12]
 8008254:	0c1b      	lsrs	r3, r3, #16
 8008256:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800825a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800825c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4619      	mov	r1, r3
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	01db      	lsls	r3, r3, #7
 8008268:	440b      	add	r3, r1
 800826a:	3384      	adds	r3, #132	; 0x84
 800826c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800826e:	69fb      	ldr	r3, [r7, #28]
 8008270:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008272:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	68da      	ldr	r2, [r3, #12]
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68db      	ldr	r3, [r3, #12]
 800827e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008282:	4413      	add	r3, r2
 8008284:	041b      	lsls	r3, r3, #16
 8008286:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	461a      	mov	r2, r3
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	01db      	lsls	r3, r3, #7
 8008292:	4413      	add	r3, r2
 8008294:	3384      	adds	r3, #132	; 0x84
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	6812      	ldr	r2, [r2, #0]
 800829c:	4611      	mov	r1, r2
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	01d2      	lsls	r2, r2, #7
 80082a2:	440a      	add	r2, r1
 80082a4:	3284      	adds	r2, #132	; 0x84
 80082a6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80082aa:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	689a      	ldr	r2, [r3, #8]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	68db      	ldr	r3, [r3, #12]
 80082b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80082ba:	4413      	add	r3, r2
 80082bc:	1c5a      	adds	r2, r3, #1
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4619      	mov	r1, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	01db      	lsls	r3, r3, #7
 80082c8:	440b      	add	r3, r1
 80082ca:	3384      	adds	r3, #132	; 0x84
 80082cc:	4619      	mov	r1, r3
 80082ce:	69fb      	ldr	r3, [r7, #28]
 80082d0:	4313      	orrs	r3, r2
 80082d2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	461a      	mov	r2, r3
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	01db      	lsls	r3, r3, #7
 80082de:	4413      	add	r3, r2
 80082e0:	3384      	adds	r3, #132	; 0x84
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	68fa      	ldr	r2, [r7, #12]
 80082e6:	6812      	ldr	r2, [r2, #0]
 80082e8:	4611      	mov	r1, r2
 80082ea:	687a      	ldr	r2, [r7, #4]
 80082ec:	01d2      	lsls	r2, r2, #7
 80082ee:	440a      	add	r2, r1
 80082f0:	3284      	adds	r2, #132	; 0x84
 80082f2:	f023 0307 	bic.w	r3, r3, #7
 80082f6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	461a      	mov	r2, r3
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	01db      	lsls	r3, r3, #7
 8008302:	4413      	add	r3, r2
 8008304:	3384      	adds	r3, #132	; 0x84
 8008306:	461a      	mov	r2, r3
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	691b      	ldr	r3, [r3, #16]
 800830c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8008314:	021b      	lsls	r3, r3, #8
 8008316:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800831e:	041b      	lsls	r3, r3, #16
 8008320:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	699b      	ldr	r3, [r3, #24]
 8008326:	061b      	lsls	r3, r3, #24
 8008328:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	461a      	mov	r2, r3
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	01db      	lsls	r3, r3, #7
 8008334:	4413      	add	r3, r2
 8008336:	3384      	adds	r3, #132	; 0x84
 8008338:	699b      	ldr	r3, [r3, #24]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	461a      	mov	r2, r3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	01db      	lsls	r3, r3, #7
 8008344:	4413      	add	r3, r2
 8008346:	3384      	adds	r3, #132	; 0x84
 8008348:	461a      	mov	r2, r3
 800834a:	2300      	movs	r3, #0
 800834c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008354:	461a      	mov	r2, r3
 8008356:	69fb      	ldr	r3, [r7, #28]
 8008358:	431a      	orrs	r2, r3
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	431a      	orrs	r2, r3
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4619      	mov	r1, r3
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	01db      	lsls	r3, r3, #7
 8008368:	440b      	add	r3, r1
 800836a:	3384      	adds	r3, #132	; 0x84
 800836c:	4619      	mov	r1, r3
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	4313      	orrs	r3, r2
 8008372:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	461a      	mov	r2, r3
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	01db      	lsls	r3, r3, #7
 800837e:	4413      	add	r3, r2
 8008380:	3384      	adds	r3, #132	; 0x84
 8008382:	695b      	ldr	r3, [r3, #20]
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	6812      	ldr	r2, [r2, #0]
 8008388:	4611      	mov	r1, r2
 800838a:	687a      	ldr	r2, [r7, #4]
 800838c:	01d2      	lsls	r2, r2, #7
 800838e:	440a      	add	r2, r1
 8008390:	3284      	adds	r2, #132	; 0x84
 8008392:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008396:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	461a      	mov	r2, r3
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	01db      	lsls	r3, r3, #7
 80083a2:	4413      	add	r3, r2
 80083a4:	3384      	adds	r3, #132	; 0x84
 80083a6:	461a      	mov	r2, r3
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	695b      	ldr	r3, [r3, #20]
 80083ac:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	461a      	mov	r2, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	01db      	lsls	r3, r3, #7
 80083b8:	4413      	add	r3, r2
 80083ba:	3384      	adds	r3, #132	; 0x84
 80083bc:	69db      	ldr	r3, [r3, #28]
 80083be:	68fa      	ldr	r2, [r7, #12]
 80083c0:	6812      	ldr	r2, [r2, #0]
 80083c2:	4611      	mov	r1, r2
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	01d2      	lsls	r2, r2, #7
 80083c8:	440a      	add	r2, r1
 80083ca:	3284      	adds	r2, #132	; 0x84
 80083cc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80083d0:	f023 0307 	bic.w	r3, r3, #7
 80083d4:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	69da      	ldr	r2, [r3, #28]
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	6a1b      	ldr	r3, [r3, #32]
 80083de:	68f9      	ldr	r1, [r7, #12]
 80083e0:	6809      	ldr	r1, [r1, #0]
 80083e2:	4608      	mov	r0, r1
 80083e4:	6879      	ldr	r1, [r7, #4]
 80083e6:	01c9      	lsls	r1, r1, #7
 80083e8:	4401      	add	r1, r0
 80083ea:	3184      	adds	r1, #132	; 0x84
 80083ec:	4313      	orrs	r3, r2
 80083ee:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	461a      	mov	r2, r3
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	01db      	lsls	r3, r3, #7
 80083fa:	4413      	add	r3, r2
 80083fc:	3384      	adds	r3, #132	; 0x84
 80083fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	461a      	mov	r2, r3
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	01db      	lsls	r3, r3, #7
 800840a:	4413      	add	r3, r2
 800840c:	3384      	adds	r3, #132	; 0x84
 800840e:	461a      	mov	r2, r3
 8008410:	2300      	movs	r3, #0
 8008412:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	461a      	mov	r2, r3
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	01db      	lsls	r3, r3, #7
 800841e:	4413      	add	r3, r2
 8008420:	3384      	adds	r3, #132	; 0x84
 8008422:	461a      	mov	r2, r3
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008428:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	691b      	ldr	r3, [r3, #16]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d102      	bne.n	8008438 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8008432:	2304      	movs	r3, #4
 8008434:	61fb      	str	r3, [r7, #28]
 8008436:	e01b      	b.n	8008470 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	691b      	ldr	r3, [r3, #16]
 800843c:	2b01      	cmp	r3, #1
 800843e:	d102      	bne.n	8008446 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8008440:	2303      	movs	r3, #3
 8008442:	61fb      	str	r3, [r7, #28]
 8008444:	e014      	b.n	8008470 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	2b04      	cmp	r3, #4
 800844c:	d00b      	beq.n	8008466 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008452:	2b02      	cmp	r3, #2
 8008454:	d007      	beq.n	8008466 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800845a:	2b03      	cmp	r3, #3
 800845c:	d003      	beq.n	8008466 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008462:	2b07      	cmp	r3, #7
 8008464:	d102      	bne.n	800846c <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8008466:	2302      	movs	r3, #2
 8008468:	61fb      	str	r3, [r7, #28]
 800846a:	e001      	b.n	8008470 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 800846c:	2301      	movs	r3, #1
 800846e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	461a      	mov	r2, r3
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	01db      	lsls	r3, r3, #7
 800847a:	4413      	add	r3, r2
 800847c:	3384      	adds	r3, #132	; 0x84
 800847e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008480:	68fa      	ldr	r2, [r7, #12]
 8008482:	6812      	ldr	r2, [r2, #0]
 8008484:	4611      	mov	r1, r2
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	01d2      	lsls	r2, r2, #7
 800848a:	440a      	add	r2, r1
 800848c:	3284      	adds	r2, #132	; 0x84
 800848e:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8008492:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008498:	69fa      	ldr	r2, [r7, #28]
 800849a:	fb02 f303 	mul.w	r3, r2, r3
 800849e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	6859      	ldr	r1, [r3, #4]
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	1acb      	subs	r3, r1, r3
 80084aa:	69f9      	ldr	r1, [r7, #28]
 80084ac:	fb01 f303 	mul.w	r3, r1, r3
 80084b0:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80084b2:	68f9      	ldr	r1, [r7, #12]
 80084b4:	6809      	ldr	r1, [r1, #0]
 80084b6:	4608      	mov	r0, r1
 80084b8:	6879      	ldr	r1, [r7, #4]
 80084ba:	01c9      	lsls	r1, r1, #7
 80084bc:	4401      	add	r1, r0
 80084be:	3184      	adds	r1, #132	; 0x84
 80084c0:	4313      	orrs	r3, r2
 80084c2:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	461a      	mov	r2, r3
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	01db      	lsls	r3, r3, #7
 80084ce:	4413      	add	r3, r2
 80084d0:	3384      	adds	r3, #132	; 0x84
 80084d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084d4:	68fa      	ldr	r2, [r7, #12]
 80084d6:	6812      	ldr	r2, [r2, #0]
 80084d8:	4611      	mov	r1, r2
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	01d2      	lsls	r2, r2, #7
 80084de:	440a      	add	r2, r1
 80084e0:	3284      	adds	r2, #132	; 0x84
 80084e2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80084e6:	f023 0307 	bic.w	r3, r3, #7
 80084ea:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	461a      	mov	r2, r3
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	01db      	lsls	r3, r3, #7
 80084f6:	4413      	add	r3, r2
 80084f8:	3384      	adds	r3, #132	; 0x84
 80084fa:	461a      	mov	r2, r3
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008500:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	461a      	mov	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	01db      	lsls	r3, r3, #7
 800850c:	4413      	add	r3, r2
 800850e:	3384      	adds	r3, #132	; 0x84
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	6812      	ldr	r2, [r2, #0]
 8008516:	4611      	mov	r1, r2
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	01d2      	lsls	r2, r2, #7
 800851c:	440a      	add	r2, r1
 800851e:	3284      	adds	r2, #132	; 0x84
 8008520:	f043 0301 	orr.w	r3, r3, #1
 8008524:	6013      	str	r3, [r2, #0]
}
 8008526:	bf00      	nop
 8008528:	3724      	adds	r7, #36	; 0x24
 800852a:	46bd      	mov	sp, r7
 800852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008530:	4770      	bx	lr
	...

08008534 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b086      	sub	sp, #24
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d101      	bne.n	8008546 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008542:	2301      	movs	r3, #1
 8008544:	e267      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 0301 	and.w	r3, r3, #1
 800854e:	2b00      	cmp	r3, #0
 8008550:	d075      	beq.n	800863e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008552:	4b88      	ldr	r3, [pc, #544]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	f003 030c 	and.w	r3, r3, #12
 800855a:	2b04      	cmp	r3, #4
 800855c:	d00c      	beq.n	8008578 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800855e:	4b85      	ldr	r3, [pc, #532]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 8008560:	689b      	ldr	r3, [r3, #8]
 8008562:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008566:	2b08      	cmp	r3, #8
 8008568:	d112      	bne.n	8008590 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800856a:	4b82      	ldr	r3, [pc, #520]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008572:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008576:	d10b      	bne.n	8008590 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008578:	4b7e      	ldr	r3, [pc, #504]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008580:	2b00      	cmp	r3, #0
 8008582:	d05b      	beq.n	800863c <HAL_RCC_OscConfig+0x108>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d157      	bne.n	800863c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800858c:	2301      	movs	r3, #1
 800858e:	e242      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008598:	d106      	bne.n	80085a8 <HAL_RCC_OscConfig+0x74>
 800859a:	4b76      	ldr	r3, [pc, #472]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a75      	ldr	r2, [pc, #468]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80085a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085a4:	6013      	str	r3, [r2, #0]
 80085a6:	e01d      	b.n	80085e4 <HAL_RCC_OscConfig+0xb0>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80085b0:	d10c      	bne.n	80085cc <HAL_RCC_OscConfig+0x98>
 80085b2:	4b70      	ldr	r3, [pc, #448]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a6f      	ldr	r2, [pc, #444]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80085b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80085bc:	6013      	str	r3, [r2, #0]
 80085be:	4b6d      	ldr	r3, [pc, #436]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a6c      	ldr	r2, [pc, #432]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80085c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085c8:	6013      	str	r3, [r2, #0]
 80085ca:	e00b      	b.n	80085e4 <HAL_RCC_OscConfig+0xb0>
 80085cc:	4b69      	ldr	r3, [pc, #420]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a68      	ldr	r2, [pc, #416]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80085d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80085d6:	6013      	str	r3, [r2, #0]
 80085d8:	4b66      	ldr	r3, [pc, #408]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a65      	ldr	r2, [pc, #404]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80085de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80085e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	685b      	ldr	r3, [r3, #4]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d013      	beq.n	8008614 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085ec:	f7fb feba 	bl	8004364 <HAL_GetTick>
 80085f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085f2:	e008      	b.n	8008606 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80085f4:	f7fb feb6 	bl	8004364 <HAL_GetTick>
 80085f8:	4602      	mov	r2, r0
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	1ad3      	subs	r3, r2, r3
 80085fe:	2b64      	cmp	r3, #100	; 0x64
 8008600:	d901      	bls.n	8008606 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008602:	2303      	movs	r3, #3
 8008604:	e207      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008606:	4b5b      	ldr	r3, [pc, #364]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800860e:	2b00      	cmp	r3, #0
 8008610:	d0f0      	beq.n	80085f4 <HAL_RCC_OscConfig+0xc0>
 8008612:	e014      	b.n	800863e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008614:	f7fb fea6 	bl	8004364 <HAL_GetTick>
 8008618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800861a:	e008      	b.n	800862e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800861c:	f7fb fea2 	bl	8004364 <HAL_GetTick>
 8008620:	4602      	mov	r2, r0
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	1ad3      	subs	r3, r2, r3
 8008626:	2b64      	cmp	r3, #100	; 0x64
 8008628:	d901      	bls.n	800862e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800862a:	2303      	movs	r3, #3
 800862c:	e1f3      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800862e:	4b51      	ldr	r3, [pc, #324]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008636:	2b00      	cmp	r3, #0
 8008638:	d1f0      	bne.n	800861c <HAL_RCC_OscConfig+0xe8>
 800863a:	e000      	b.n	800863e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800863c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 0302 	and.w	r3, r3, #2
 8008646:	2b00      	cmp	r3, #0
 8008648:	d063      	beq.n	8008712 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800864a:	4b4a      	ldr	r3, [pc, #296]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	f003 030c 	and.w	r3, r3, #12
 8008652:	2b00      	cmp	r3, #0
 8008654:	d00b      	beq.n	800866e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008656:	4b47      	ldr	r3, [pc, #284]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 8008658:	689b      	ldr	r3, [r3, #8]
 800865a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800865e:	2b08      	cmp	r3, #8
 8008660:	d11c      	bne.n	800869c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008662:	4b44      	ldr	r3, [pc, #272]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d116      	bne.n	800869c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800866e:	4b41      	ldr	r3, [pc, #260]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f003 0302 	and.w	r3, r3, #2
 8008676:	2b00      	cmp	r3, #0
 8008678:	d005      	beq.n	8008686 <HAL_RCC_OscConfig+0x152>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	68db      	ldr	r3, [r3, #12]
 800867e:	2b01      	cmp	r3, #1
 8008680:	d001      	beq.n	8008686 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008682:	2301      	movs	r3, #1
 8008684:	e1c7      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008686:	4b3b      	ldr	r3, [pc, #236]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	691b      	ldr	r3, [r3, #16]
 8008692:	00db      	lsls	r3, r3, #3
 8008694:	4937      	ldr	r1, [pc, #220]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 8008696:	4313      	orrs	r3, r2
 8008698:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800869a:	e03a      	b.n	8008712 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d020      	beq.n	80086e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80086a4:	4b34      	ldr	r3, [pc, #208]	; (8008778 <HAL_RCC_OscConfig+0x244>)
 80086a6:	2201      	movs	r2, #1
 80086a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086aa:	f7fb fe5b 	bl	8004364 <HAL_GetTick>
 80086ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086b0:	e008      	b.n	80086c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80086b2:	f7fb fe57 	bl	8004364 <HAL_GetTick>
 80086b6:	4602      	mov	r2, r0
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	1ad3      	subs	r3, r2, r3
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d901      	bls.n	80086c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80086c0:	2303      	movs	r3, #3
 80086c2:	e1a8      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086c4:	4b2b      	ldr	r3, [pc, #172]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f003 0302 	and.w	r3, r3, #2
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d0f0      	beq.n	80086b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086d0:	4b28      	ldr	r3, [pc, #160]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	691b      	ldr	r3, [r3, #16]
 80086dc:	00db      	lsls	r3, r3, #3
 80086de:	4925      	ldr	r1, [pc, #148]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 80086e0:	4313      	orrs	r3, r2
 80086e2:	600b      	str	r3, [r1, #0]
 80086e4:	e015      	b.n	8008712 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80086e6:	4b24      	ldr	r3, [pc, #144]	; (8008778 <HAL_RCC_OscConfig+0x244>)
 80086e8:	2200      	movs	r2, #0
 80086ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086ec:	f7fb fe3a 	bl	8004364 <HAL_GetTick>
 80086f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086f2:	e008      	b.n	8008706 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80086f4:	f7fb fe36 	bl	8004364 <HAL_GetTick>
 80086f8:	4602      	mov	r2, r0
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	1ad3      	subs	r3, r2, r3
 80086fe:	2b02      	cmp	r3, #2
 8008700:	d901      	bls.n	8008706 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008702:	2303      	movs	r3, #3
 8008704:	e187      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008706:	4b1b      	ldr	r3, [pc, #108]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f003 0302 	and.w	r3, r3, #2
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1f0      	bne.n	80086f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f003 0308 	and.w	r3, r3, #8
 800871a:	2b00      	cmp	r3, #0
 800871c:	d036      	beq.n	800878c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	695b      	ldr	r3, [r3, #20]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d016      	beq.n	8008754 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008726:	4b15      	ldr	r3, [pc, #84]	; (800877c <HAL_RCC_OscConfig+0x248>)
 8008728:	2201      	movs	r2, #1
 800872a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800872c:	f7fb fe1a 	bl	8004364 <HAL_GetTick>
 8008730:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008732:	e008      	b.n	8008746 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008734:	f7fb fe16 	bl	8004364 <HAL_GetTick>
 8008738:	4602      	mov	r2, r0
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	1ad3      	subs	r3, r2, r3
 800873e:	2b02      	cmp	r3, #2
 8008740:	d901      	bls.n	8008746 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008742:	2303      	movs	r3, #3
 8008744:	e167      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008746:	4b0b      	ldr	r3, [pc, #44]	; (8008774 <HAL_RCC_OscConfig+0x240>)
 8008748:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800874a:	f003 0302 	and.w	r3, r3, #2
 800874e:	2b00      	cmp	r3, #0
 8008750:	d0f0      	beq.n	8008734 <HAL_RCC_OscConfig+0x200>
 8008752:	e01b      	b.n	800878c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008754:	4b09      	ldr	r3, [pc, #36]	; (800877c <HAL_RCC_OscConfig+0x248>)
 8008756:	2200      	movs	r2, #0
 8008758:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800875a:	f7fb fe03 	bl	8004364 <HAL_GetTick>
 800875e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008760:	e00e      	b.n	8008780 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008762:	f7fb fdff 	bl	8004364 <HAL_GetTick>
 8008766:	4602      	mov	r2, r0
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	1ad3      	subs	r3, r2, r3
 800876c:	2b02      	cmp	r3, #2
 800876e:	d907      	bls.n	8008780 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008770:	2303      	movs	r3, #3
 8008772:	e150      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
 8008774:	40023800 	.word	0x40023800
 8008778:	42470000 	.word	0x42470000
 800877c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008780:	4b88      	ldr	r3, [pc, #544]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008782:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008784:	f003 0302 	and.w	r3, r3, #2
 8008788:	2b00      	cmp	r3, #0
 800878a:	d1ea      	bne.n	8008762 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f003 0304 	and.w	r3, r3, #4
 8008794:	2b00      	cmp	r3, #0
 8008796:	f000 8097 	beq.w	80088c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800879a:	2300      	movs	r3, #0
 800879c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800879e:	4b81      	ldr	r3, [pc, #516]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 80087a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d10f      	bne.n	80087ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80087aa:	2300      	movs	r3, #0
 80087ac:	60bb      	str	r3, [r7, #8]
 80087ae:	4b7d      	ldr	r3, [pc, #500]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 80087b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087b2:	4a7c      	ldr	r2, [pc, #496]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 80087b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087b8:	6413      	str	r3, [r2, #64]	; 0x40
 80087ba:	4b7a      	ldr	r3, [pc, #488]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 80087bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087c2:	60bb      	str	r3, [r7, #8]
 80087c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80087c6:	2301      	movs	r3, #1
 80087c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087ca:	4b77      	ldr	r3, [pc, #476]	; (80089a8 <HAL_RCC_OscConfig+0x474>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d118      	bne.n	8008808 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80087d6:	4b74      	ldr	r3, [pc, #464]	; (80089a8 <HAL_RCC_OscConfig+0x474>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a73      	ldr	r2, [pc, #460]	; (80089a8 <HAL_RCC_OscConfig+0x474>)
 80087dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80087e2:	f7fb fdbf 	bl	8004364 <HAL_GetTick>
 80087e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087e8:	e008      	b.n	80087fc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087ea:	f7fb fdbb 	bl	8004364 <HAL_GetTick>
 80087ee:	4602      	mov	r2, r0
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	1ad3      	subs	r3, r2, r3
 80087f4:	2b02      	cmp	r3, #2
 80087f6:	d901      	bls.n	80087fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80087f8:	2303      	movs	r3, #3
 80087fa:	e10c      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087fc:	4b6a      	ldr	r3, [pc, #424]	; (80089a8 <HAL_RCC_OscConfig+0x474>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008804:	2b00      	cmp	r3, #0
 8008806:	d0f0      	beq.n	80087ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	2b01      	cmp	r3, #1
 800880e:	d106      	bne.n	800881e <HAL_RCC_OscConfig+0x2ea>
 8008810:	4b64      	ldr	r3, [pc, #400]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008814:	4a63      	ldr	r2, [pc, #396]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008816:	f043 0301 	orr.w	r3, r3, #1
 800881a:	6713      	str	r3, [r2, #112]	; 0x70
 800881c:	e01c      	b.n	8008858 <HAL_RCC_OscConfig+0x324>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	2b05      	cmp	r3, #5
 8008824:	d10c      	bne.n	8008840 <HAL_RCC_OscConfig+0x30c>
 8008826:	4b5f      	ldr	r3, [pc, #380]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800882a:	4a5e      	ldr	r2, [pc, #376]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 800882c:	f043 0304 	orr.w	r3, r3, #4
 8008830:	6713      	str	r3, [r2, #112]	; 0x70
 8008832:	4b5c      	ldr	r3, [pc, #368]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008836:	4a5b      	ldr	r2, [pc, #364]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008838:	f043 0301 	orr.w	r3, r3, #1
 800883c:	6713      	str	r3, [r2, #112]	; 0x70
 800883e:	e00b      	b.n	8008858 <HAL_RCC_OscConfig+0x324>
 8008840:	4b58      	ldr	r3, [pc, #352]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008844:	4a57      	ldr	r2, [pc, #348]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008846:	f023 0301 	bic.w	r3, r3, #1
 800884a:	6713      	str	r3, [r2, #112]	; 0x70
 800884c:	4b55      	ldr	r3, [pc, #340]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 800884e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008850:	4a54      	ldr	r2, [pc, #336]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008852:	f023 0304 	bic.w	r3, r3, #4
 8008856:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	689b      	ldr	r3, [r3, #8]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d015      	beq.n	800888c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008860:	f7fb fd80 	bl	8004364 <HAL_GetTick>
 8008864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008866:	e00a      	b.n	800887e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008868:	f7fb fd7c 	bl	8004364 <HAL_GetTick>
 800886c:	4602      	mov	r2, r0
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	1ad3      	subs	r3, r2, r3
 8008872:	f241 3288 	movw	r2, #5000	; 0x1388
 8008876:	4293      	cmp	r3, r2
 8008878:	d901      	bls.n	800887e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800887a:	2303      	movs	r3, #3
 800887c:	e0cb      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800887e:	4b49      	ldr	r3, [pc, #292]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008882:	f003 0302 	and.w	r3, r3, #2
 8008886:	2b00      	cmp	r3, #0
 8008888:	d0ee      	beq.n	8008868 <HAL_RCC_OscConfig+0x334>
 800888a:	e014      	b.n	80088b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800888c:	f7fb fd6a 	bl	8004364 <HAL_GetTick>
 8008890:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008892:	e00a      	b.n	80088aa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008894:	f7fb fd66 	bl	8004364 <HAL_GetTick>
 8008898:	4602      	mov	r2, r0
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	1ad3      	subs	r3, r2, r3
 800889e:	f241 3288 	movw	r2, #5000	; 0x1388
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d901      	bls.n	80088aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80088a6:	2303      	movs	r3, #3
 80088a8:	e0b5      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80088aa:	4b3e      	ldr	r3, [pc, #248]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 80088ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088ae:	f003 0302 	and.w	r3, r3, #2
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1ee      	bne.n	8008894 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80088b6:	7dfb      	ldrb	r3, [r7, #23]
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d105      	bne.n	80088c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80088bc:	4b39      	ldr	r3, [pc, #228]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 80088be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088c0:	4a38      	ldr	r2, [pc, #224]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 80088c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80088c6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	699b      	ldr	r3, [r3, #24]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	f000 80a1 	beq.w	8008a14 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80088d2:	4b34      	ldr	r3, [pc, #208]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	f003 030c 	and.w	r3, r3, #12
 80088da:	2b08      	cmp	r3, #8
 80088dc:	d05c      	beq.n	8008998 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	699b      	ldr	r3, [r3, #24]
 80088e2:	2b02      	cmp	r3, #2
 80088e4:	d141      	bne.n	800896a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088e6:	4b31      	ldr	r3, [pc, #196]	; (80089ac <HAL_RCC_OscConfig+0x478>)
 80088e8:	2200      	movs	r2, #0
 80088ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088ec:	f7fb fd3a 	bl	8004364 <HAL_GetTick>
 80088f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088f2:	e008      	b.n	8008906 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80088f4:	f7fb fd36 	bl	8004364 <HAL_GetTick>
 80088f8:	4602      	mov	r2, r0
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	1ad3      	subs	r3, r2, r3
 80088fe:	2b02      	cmp	r3, #2
 8008900:	d901      	bls.n	8008906 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008902:	2303      	movs	r3, #3
 8008904:	e087      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008906:	4b27      	ldr	r3, [pc, #156]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800890e:	2b00      	cmp	r3, #0
 8008910:	d1f0      	bne.n	80088f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	69da      	ldr	r2, [r3, #28]
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6a1b      	ldr	r3, [r3, #32]
 800891a:	431a      	orrs	r2, r3
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008920:	019b      	lsls	r3, r3, #6
 8008922:	431a      	orrs	r2, r3
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008928:	085b      	lsrs	r3, r3, #1
 800892a:	3b01      	subs	r3, #1
 800892c:	041b      	lsls	r3, r3, #16
 800892e:	431a      	orrs	r2, r3
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008934:	061b      	lsls	r3, r3, #24
 8008936:	491b      	ldr	r1, [pc, #108]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 8008938:	4313      	orrs	r3, r2
 800893a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800893c:	4b1b      	ldr	r3, [pc, #108]	; (80089ac <HAL_RCC_OscConfig+0x478>)
 800893e:	2201      	movs	r2, #1
 8008940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008942:	f7fb fd0f 	bl	8004364 <HAL_GetTick>
 8008946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008948:	e008      	b.n	800895c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800894a:	f7fb fd0b 	bl	8004364 <HAL_GetTick>
 800894e:	4602      	mov	r2, r0
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	1ad3      	subs	r3, r2, r3
 8008954:	2b02      	cmp	r3, #2
 8008956:	d901      	bls.n	800895c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008958:	2303      	movs	r3, #3
 800895a:	e05c      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800895c:	4b11      	ldr	r3, [pc, #68]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008964:	2b00      	cmp	r3, #0
 8008966:	d0f0      	beq.n	800894a <HAL_RCC_OscConfig+0x416>
 8008968:	e054      	b.n	8008a14 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800896a:	4b10      	ldr	r3, [pc, #64]	; (80089ac <HAL_RCC_OscConfig+0x478>)
 800896c:	2200      	movs	r2, #0
 800896e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008970:	f7fb fcf8 	bl	8004364 <HAL_GetTick>
 8008974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008976:	e008      	b.n	800898a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008978:	f7fb fcf4 	bl	8004364 <HAL_GetTick>
 800897c:	4602      	mov	r2, r0
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	1ad3      	subs	r3, r2, r3
 8008982:	2b02      	cmp	r3, #2
 8008984:	d901      	bls.n	800898a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008986:	2303      	movs	r3, #3
 8008988:	e045      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800898a:	4b06      	ldr	r3, [pc, #24]	; (80089a4 <HAL_RCC_OscConfig+0x470>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1f0      	bne.n	8008978 <HAL_RCC_OscConfig+0x444>
 8008996:	e03d      	b.n	8008a14 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	699b      	ldr	r3, [r3, #24]
 800899c:	2b01      	cmp	r3, #1
 800899e:	d107      	bne.n	80089b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80089a0:	2301      	movs	r3, #1
 80089a2:	e038      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
 80089a4:	40023800 	.word	0x40023800
 80089a8:	40007000 	.word	0x40007000
 80089ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80089b0:	4b1b      	ldr	r3, [pc, #108]	; (8008a20 <HAL_RCC_OscConfig+0x4ec>)
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	699b      	ldr	r3, [r3, #24]
 80089ba:	2b01      	cmp	r3, #1
 80089bc:	d028      	beq.n	8008a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80089c8:	429a      	cmp	r2, r3
 80089ca:	d121      	bne.n	8008a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d11a      	bne.n	8008a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089da:	68fa      	ldr	r2, [r7, #12]
 80089dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80089e0:	4013      	ands	r3, r2
 80089e2:	687a      	ldr	r2, [r7, #4]
 80089e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80089e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d111      	bne.n	8008a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089f6:	085b      	lsrs	r3, r3, #1
 80089f8:	3b01      	subs	r3, #1
 80089fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d107      	bne.n	8008a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008a0c:	429a      	cmp	r2, r3
 8008a0e:	d001      	beq.n	8008a14 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008a10:	2301      	movs	r3, #1
 8008a12:	e000      	b.n	8008a16 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008a14:	2300      	movs	r3, #0
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3718      	adds	r7, #24
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	40023800 	.word	0x40023800

08008a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b084      	sub	sp, #16
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
 8008a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d101      	bne.n	8008a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008a34:	2301      	movs	r3, #1
 8008a36:	e0cc      	b.n	8008bd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008a38:	4b68      	ldr	r3, [pc, #416]	; (8008bdc <HAL_RCC_ClockConfig+0x1b8>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f003 030f 	and.w	r3, r3, #15
 8008a40:	683a      	ldr	r2, [r7, #0]
 8008a42:	429a      	cmp	r2, r3
 8008a44:	d90c      	bls.n	8008a60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a46:	4b65      	ldr	r3, [pc, #404]	; (8008bdc <HAL_RCC_ClockConfig+0x1b8>)
 8008a48:	683a      	ldr	r2, [r7, #0]
 8008a4a:	b2d2      	uxtb	r2, r2
 8008a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a4e:	4b63      	ldr	r3, [pc, #396]	; (8008bdc <HAL_RCC_ClockConfig+0x1b8>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f003 030f 	and.w	r3, r3, #15
 8008a56:	683a      	ldr	r2, [r7, #0]
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d001      	beq.n	8008a60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	e0b8      	b.n	8008bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f003 0302 	and.w	r3, r3, #2
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d020      	beq.n	8008aae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f003 0304 	and.w	r3, r3, #4
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d005      	beq.n	8008a84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008a78:	4b59      	ldr	r3, [pc, #356]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a7a:	689b      	ldr	r3, [r3, #8]
 8008a7c:	4a58      	ldr	r2, [pc, #352]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008a82:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f003 0308 	and.w	r3, r3, #8
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d005      	beq.n	8008a9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008a90:	4b53      	ldr	r3, [pc, #332]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	4a52      	ldr	r2, [pc, #328]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008a9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008a9c:	4b50      	ldr	r3, [pc, #320]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a9e:	689b      	ldr	r3, [r3, #8]
 8008aa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	494d      	ldr	r1, [pc, #308]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f003 0301 	and.w	r3, r3, #1
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d044      	beq.n	8008b44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	d107      	bne.n	8008ad2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008ac2:	4b47      	ldr	r3, [pc, #284]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d119      	bne.n	8008b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e07f      	b.n	8008bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	685b      	ldr	r3, [r3, #4]
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	d003      	beq.n	8008ae2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008ade:	2b03      	cmp	r3, #3
 8008ae0:	d107      	bne.n	8008af2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ae2:	4b3f      	ldr	r3, [pc, #252]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d109      	bne.n	8008b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008aee:	2301      	movs	r3, #1
 8008af0:	e06f      	b.n	8008bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008af2:	4b3b      	ldr	r3, [pc, #236]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f003 0302 	and.w	r3, r3, #2
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d101      	bne.n	8008b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	e067      	b.n	8008bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008b02:	4b37      	ldr	r3, [pc, #220]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b04:	689b      	ldr	r3, [r3, #8]
 8008b06:	f023 0203 	bic.w	r2, r3, #3
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	4934      	ldr	r1, [pc, #208]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b10:	4313      	orrs	r3, r2
 8008b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008b14:	f7fb fc26 	bl	8004364 <HAL_GetTick>
 8008b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b1a:	e00a      	b.n	8008b32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008b1c:	f7fb fc22 	bl	8004364 <HAL_GetTick>
 8008b20:	4602      	mov	r2, r0
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	1ad3      	subs	r3, r2, r3
 8008b26:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d901      	bls.n	8008b32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008b2e:	2303      	movs	r3, #3
 8008b30:	e04f      	b.n	8008bd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b32:	4b2b      	ldr	r3, [pc, #172]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b34:	689b      	ldr	r3, [r3, #8]
 8008b36:	f003 020c 	and.w	r2, r3, #12
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	009b      	lsls	r3, r3, #2
 8008b40:	429a      	cmp	r2, r3
 8008b42:	d1eb      	bne.n	8008b1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008b44:	4b25      	ldr	r3, [pc, #148]	; (8008bdc <HAL_RCC_ClockConfig+0x1b8>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f003 030f 	and.w	r3, r3, #15
 8008b4c:	683a      	ldr	r2, [r7, #0]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d20c      	bcs.n	8008b6c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b52:	4b22      	ldr	r3, [pc, #136]	; (8008bdc <HAL_RCC_ClockConfig+0x1b8>)
 8008b54:	683a      	ldr	r2, [r7, #0]
 8008b56:	b2d2      	uxtb	r2, r2
 8008b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b5a:	4b20      	ldr	r3, [pc, #128]	; (8008bdc <HAL_RCC_ClockConfig+0x1b8>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f003 030f 	and.w	r3, r3, #15
 8008b62:	683a      	ldr	r2, [r7, #0]
 8008b64:	429a      	cmp	r2, r3
 8008b66:	d001      	beq.n	8008b6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008b68:	2301      	movs	r3, #1
 8008b6a:	e032      	b.n	8008bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f003 0304 	and.w	r3, r3, #4
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d008      	beq.n	8008b8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008b78:	4b19      	ldr	r3, [pc, #100]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	68db      	ldr	r3, [r3, #12]
 8008b84:	4916      	ldr	r1, [pc, #88]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b86:	4313      	orrs	r3, r2
 8008b88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f003 0308 	and.w	r3, r3, #8
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d009      	beq.n	8008baa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008b96:	4b12      	ldr	r3, [pc, #72]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008b98:	689b      	ldr	r3, [r3, #8]
 8008b9a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	691b      	ldr	r3, [r3, #16]
 8008ba2:	00db      	lsls	r3, r3, #3
 8008ba4:	490e      	ldr	r1, [pc, #56]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008baa:	f000 f821 	bl	8008bf0 <HAL_RCC_GetSysClockFreq>
 8008bae:	4602      	mov	r2, r0
 8008bb0:	4b0b      	ldr	r3, [pc, #44]	; (8008be0 <HAL_RCC_ClockConfig+0x1bc>)
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	091b      	lsrs	r3, r3, #4
 8008bb6:	f003 030f 	and.w	r3, r3, #15
 8008bba:	490a      	ldr	r1, [pc, #40]	; (8008be4 <HAL_RCC_ClockConfig+0x1c0>)
 8008bbc:	5ccb      	ldrb	r3, [r1, r3]
 8008bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8008bc2:	4a09      	ldr	r2, [pc, #36]	; (8008be8 <HAL_RCC_ClockConfig+0x1c4>)
 8008bc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008bc6:	4b09      	ldr	r3, [pc, #36]	; (8008bec <HAL_RCC_ClockConfig+0x1c8>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f7f9 f924 	bl	8001e18 <HAL_InitTick>

  return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3710      	adds	r7, #16
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
 8008bda:	bf00      	nop
 8008bdc:	40023c00 	.word	0x40023c00
 8008be0:	40023800 	.word	0x40023800
 8008be4:	0800c44c 	.word	0x0800c44c
 8008be8:	20000008 	.word	0x20000008
 8008bec:	20000088 	.word	0x20000088

08008bf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008bf4:	b094      	sub	sp, #80	; 0x50
 8008bf6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	647b      	str	r3, [r7, #68]	; 0x44
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c00:	2300      	movs	r3, #0
 8008c02:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008c04:	2300      	movs	r3, #0
 8008c06:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008c08:	4b79      	ldr	r3, [pc, #484]	; (8008df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	f003 030c 	and.w	r3, r3, #12
 8008c10:	2b08      	cmp	r3, #8
 8008c12:	d00d      	beq.n	8008c30 <HAL_RCC_GetSysClockFreq+0x40>
 8008c14:	2b08      	cmp	r3, #8
 8008c16:	f200 80e1 	bhi.w	8008ddc <HAL_RCC_GetSysClockFreq+0x1ec>
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d002      	beq.n	8008c24 <HAL_RCC_GetSysClockFreq+0x34>
 8008c1e:	2b04      	cmp	r3, #4
 8008c20:	d003      	beq.n	8008c2a <HAL_RCC_GetSysClockFreq+0x3a>
 8008c22:	e0db      	b.n	8008ddc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008c24:	4b73      	ldr	r3, [pc, #460]	; (8008df4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008c26:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008c28:	e0db      	b.n	8008de2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008c2a:	4b73      	ldr	r3, [pc, #460]	; (8008df8 <HAL_RCC_GetSysClockFreq+0x208>)
 8008c2c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008c2e:	e0d8      	b.n	8008de2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008c30:	4b6f      	ldr	r3, [pc, #444]	; (8008df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c38:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008c3a:	4b6d      	ldr	r3, [pc, #436]	; (8008df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d063      	beq.n	8008d0e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008c46:	4b6a      	ldr	r3, [pc, #424]	; (8008df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	099b      	lsrs	r3, r3, #6
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c50:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c58:	633b      	str	r3, [r7, #48]	; 0x30
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8008c5e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008c62:	4622      	mov	r2, r4
 8008c64:	462b      	mov	r3, r5
 8008c66:	f04f 0000 	mov.w	r0, #0
 8008c6a:	f04f 0100 	mov.w	r1, #0
 8008c6e:	0159      	lsls	r1, r3, #5
 8008c70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c74:	0150      	lsls	r0, r2, #5
 8008c76:	4602      	mov	r2, r0
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4621      	mov	r1, r4
 8008c7c:	1a51      	subs	r1, r2, r1
 8008c7e:	6139      	str	r1, [r7, #16]
 8008c80:	4629      	mov	r1, r5
 8008c82:	eb63 0301 	sbc.w	r3, r3, r1
 8008c86:	617b      	str	r3, [r7, #20]
 8008c88:	f04f 0200 	mov.w	r2, #0
 8008c8c:	f04f 0300 	mov.w	r3, #0
 8008c90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008c94:	4659      	mov	r1, fp
 8008c96:	018b      	lsls	r3, r1, #6
 8008c98:	4651      	mov	r1, sl
 8008c9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008c9e:	4651      	mov	r1, sl
 8008ca0:	018a      	lsls	r2, r1, #6
 8008ca2:	4651      	mov	r1, sl
 8008ca4:	ebb2 0801 	subs.w	r8, r2, r1
 8008ca8:	4659      	mov	r1, fp
 8008caa:	eb63 0901 	sbc.w	r9, r3, r1
 8008cae:	f04f 0200 	mov.w	r2, #0
 8008cb2:	f04f 0300 	mov.w	r3, #0
 8008cb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008cba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008cbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008cc2:	4690      	mov	r8, r2
 8008cc4:	4699      	mov	r9, r3
 8008cc6:	4623      	mov	r3, r4
 8008cc8:	eb18 0303 	adds.w	r3, r8, r3
 8008ccc:	60bb      	str	r3, [r7, #8]
 8008cce:	462b      	mov	r3, r5
 8008cd0:	eb49 0303 	adc.w	r3, r9, r3
 8008cd4:	60fb      	str	r3, [r7, #12]
 8008cd6:	f04f 0200 	mov.w	r2, #0
 8008cda:	f04f 0300 	mov.w	r3, #0
 8008cde:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008ce2:	4629      	mov	r1, r5
 8008ce4:	024b      	lsls	r3, r1, #9
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008cec:	4621      	mov	r1, r4
 8008cee:	024a      	lsls	r2, r1, #9
 8008cf0:	4610      	mov	r0, r2
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008cfa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008cfc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008d00:	f7f7 face 	bl	80002a0 <__aeabi_uldivmod>
 8008d04:	4602      	mov	r2, r0
 8008d06:	460b      	mov	r3, r1
 8008d08:	4613      	mov	r3, r2
 8008d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d0c:	e058      	b.n	8008dc0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008d0e:	4b38      	ldr	r3, [pc, #224]	; (8008df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	099b      	lsrs	r3, r3, #6
 8008d14:	2200      	movs	r2, #0
 8008d16:	4618      	mov	r0, r3
 8008d18:	4611      	mov	r1, r2
 8008d1a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008d1e:	623b      	str	r3, [r7, #32]
 8008d20:	2300      	movs	r3, #0
 8008d22:	627b      	str	r3, [r7, #36]	; 0x24
 8008d24:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008d28:	4642      	mov	r2, r8
 8008d2a:	464b      	mov	r3, r9
 8008d2c:	f04f 0000 	mov.w	r0, #0
 8008d30:	f04f 0100 	mov.w	r1, #0
 8008d34:	0159      	lsls	r1, r3, #5
 8008d36:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008d3a:	0150      	lsls	r0, r2, #5
 8008d3c:	4602      	mov	r2, r0
 8008d3e:	460b      	mov	r3, r1
 8008d40:	4641      	mov	r1, r8
 8008d42:	ebb2 0a01 	subs.w	sl, r2, r1
 8008d46:	4649      	mov	r1, r9
 8008d48:	eb63 0b01 	sbc.w	fp, r3, r1
 8008d4c:	f04f 0200 	mov.w	r2, #0
 8008d50:	f04f 0300 	mov.w	r3, #0
 8008d54:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008d58:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008d5c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008d60:	ebb2 040a 	subs.w	r4, r2, sl
 8008d64:	eb63 050b 	sbc.w	r5, r3, fp
 8008d68:	f04f 0200 	mov.w	r2, #0
 8008d6c:	f04f 0300 	mov.w	r3, #0
 8008d70:	00eb      	lsls	r3, r5, #3
 8008d72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d76:	00e2      	lsls	r2, r4, #3
 8008d78:	4614      	mov	r4, r2
 8008d7a:	461d      	mov	r5, r3
 8008d7c:	4643      	mov	r3, r8
 8008d7e:	18e3      	adds	r3, r4, r3
 8008d80:	603b      	str	r3, [r7, #0]
 8008d82:	464b      	mov	r3, r9
 8008d84:	eb45 0303 	adc.w	r3, r5, r3
 8008d88:	607b      	str	r3, [r7, #4]
 8008d8a:	f04f 0200 	mov.w	r2, #0
 8008d8e:	f04f 0300 	mov.w	r3, #0
 8008d92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008d96:	4629      	mov	r1, r5
 8008d98:	028b      	lsls	r3, r1, #10
 8008d9a:	4621      	mov	r1, r4
 8008d9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008da0:	4621      	mov	r1, r4
 8008da2:	028a      	lsls	r2, r1, #10
 8008da4:	4610      	mov	r0, r2
 8008da6:	4619      	mov	r1, r3
 8008da8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008daa:	2200      	movs	r2, #0
 8008dac:	61bb      	str	r3, [r7, #24]
 8008dae:	61fa      	str	r2, [r7, #28]
 8008db0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008db4:	f7f7 fa74 	bl	80002a0 <__aeabi_uldivmod>
 8008db8:	4602      	mov	r2, r0
 8008dba:	460b      	mov	r3, r1
 8008dbc:	4613      	mov	r3, r2
 8008dbe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008dc0:	4b0b      	ldr	r3, [pc, #44]	; (8008df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	0c1b      	lsrs	r3, r3, #16
 8008dc6:	f003 0303 	and.w	r3, r3, #3
 8008dca:	3301      	adds	r3, #1
 8008dcc:	005b      	lsls	r3, r3, #1
 8008dce:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008dd0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008dd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dd8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008dda:	e002      	b.n	8008de2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008ddc:	4b05      	ldr	r3, [pc, #20]	; (8008df4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008dde:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008de0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008de2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3750      	adds	r7, #80	; 0x50
 8008de8:	46bd      	mov	sp, r7
 8008dea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008dee:	bf00      	nop
 8008df0:	40023800 	.word	0x40023800
 8008df4:	00f42400 	.word	0x00f42400
 8008df8:	007a1200 	.word	0x007a1200

08008dfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008e00:	4b03      	ldr	r3, [pc, #12]	; (8008e10 <HAL_RCC_GetHCLKFreq+0x14>)
 8008e02:	681b      	ldr	r3, [r3, #0]
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	46bd      	mov	sp, r7
 8008e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0c:	4770      	bx	lr
 8008e0e:	bf00      	nop
 8008e10:	20000008 	.word	0x20000008

08008e14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008e18:	f7ff fff0 	bl	8008dfc <HAL_RCC_GetHCLKFreq>
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	4b05      	ldr	r3, [pc, #20]	; (8008e34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	0a9b      	lsrs	r3, r3, #10
 8008e24:	f003 0307 	and.w	r3, r3, #7
 8008e28:	4903      	ldr	r1, [pc, #12]	; (8008e38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008e2a:	5ccb      	ldrb	r3, [r1, r3]
 8008e2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	bd80      	pop	{r7, pc}
 8008e34:	40023800 	.word	0x40023800
 8008e38:	0800c45c 	.word	0x0800c45c

08008e3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008e40:	f7ff ffdc 	bl	8008dfc <HAL_RCC_GetHCLKFreq>
 8008e44:	4602      	mov	r2, r0
 8008e46:	4b05      	ldr	r3, [pc, #20]	; (8008e5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	0b5b      	lsrs	r3, r3, #13
 8008e4c:	f003 0307 	and.w	r3, r3, #7
 8008e50:	4903      	ldr	r1, [pc, #12]	; (8008e60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008e52:	5ccb      	ldrb	r3, [r1, r3]
 8008e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	bd80      	pop	{r7, pc}
 8008e5c:	40023800 	.word	0x40023800
 8008e60:	0800c45c 	.word	0x0800c45c

08008e64 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b083      	sub	sp, #12
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	220f      	movs	r2, #15
 8008e72:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008e74:	4b12      	ldr	r3, [pc, #72]	; (8008ec0 <HAL_RCC_GetClockConfig+0x5c>)
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	f003 0203 	and.w	r2, r3, #3
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008e80:	4b0f      	ldr	r3, [pc, #60]	; (8008ec0 <HAL_RCC_GetClockConfig+0x5c>)
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008e8c:	4b0c      	ldr	r3, [pc, #48]	; (8008ec0 <HAL_RCC_GetClockConfig+0x5c>)
 8008e8e:	689b      	ldr	r3, [r3, #8]
 8008e90:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008e98:	4b09      	ldr	r3, [pc, #36]	; (8008ec0 <HAL_RCC_GetClockConfig+0x5c>)
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	08db      	lsrs	r3, r3, #3
 8008e9e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008ea6:	4b07      	ldr	r3, [pc, #28]	; (8008ec4 <HAL_RCC_GetClockConfig+0x60>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f003 020f 	and.w	r2, r3, #15
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	601a      	str	r2, [r3, #0]
}
 8008eb2:	bf00      	nop
 8008eb4:	370c      	adds	r7, #12
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop
 8008ec0:	40023800 	.word	0x40023800
 8008ec4:	40023c00 	.word	0x40023c00

08008ec8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b086      	sub	sp, #24
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f003 0301 	and.w	r3, r3, #1
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d10b      	bne.n	8008efc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d105      	bne.n	8008efc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d075      	beq.n	8008fe8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008efc:	4b91      	ldr	r3, [pc, #580]	; (8009144 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8008efe:	2200      	movs	r2, #0
 8008f00:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008f02:	f7fb fa2f 	bl	8004364 <HAL_GetTick>
 8008f06:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008f08:	e008      	b.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008f0a:	f7fb fa2b 	bl	8004364 <HAL_GetTick>
 8008f0e:	4602      	mov	r2, r0
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	1ad3      	subs	r3, r2, r3
 8008f14:	2b02      	cmp	r3, #2
 8008f16:	d901      	bls.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008f18:	2303      	movs	r3, #3
 8008f1a:	e189      	b.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008f1c:	4b8a      	ldr	r3, [pc, #552]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d1f0      	bne.n	8008f0a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 0301 	and.w	r3, r3, #1
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d009      	beq.n	8008f48 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	019a      	lsls	r2, r3, #6
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	689b      	ldr	r3, [r3, #8]
 8008f3e:	071b      	lsls	r3, r3, #28
 8008f40:	4981      	ldr	r1, [pc, #516]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008f42:	4313      	orrs	r3, r2
 8008f44:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f003 0302 	and.w	r3, r3, #2
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d01f      	beq.n	8008f94 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008f54:	4b7c      	ldr	r3, [pc, #496]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008f56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f5a:	0f1b      	lsrs	r3, r3, #28
 8008f5c:	f003 0307 	and.w	r3, r3, #7
 8008f60:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	019a      	lsls	r2, r3, #6
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	68db      	ldr	r3, [r3, #12]
 8008f6c:	061b      	lsls	r3, r3, #24
 8008f6e:	431a      	orrs	r2, r3
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	071b      	lsls	r3, r3, #28
 8008f74:	4974      	ldr	r1, [pc, #464]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008f76:	4313      	orrs	r3, r2
 8008f78:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008f7c:	4b72      	ldr	r3, [pc, #456]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008f7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f82:	f023 021f 	bic.w	r2, r3, #31
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	69db      	ldr	r3, [r3, #28]
 8008f8a:	3b01      	subs	r3, #1
 8008f8c:	496e      	ldr	r1, [pc, #440]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d00d      	beq.n	8008fbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	019a      	lsls	r2, r3, #6
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	061b      	lsls	r3, r3, #24
 8008fac:	431a      	orrs	r2, r3
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	689b      	ldr	r3, [r3, #8]
 8008fb2:	071b      	lsls	r3, r3, #28
 8008fb4:	4964      	ldr	r1, [pc, #400]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008fbc:	4b61      	ldr	r3, [pc, #388]	; (8009144 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008fc2:	f7fb f9cf 	bl	8004364 <HAL_GetTick>
 8008fc6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008fc8:	e008      	b.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008fca:	f7fb f9cb 	bl	8004364 <HAL_GetTick>
 8008fce:	4602      	mov	r2, r0
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	1ad3      	subs	r3, r2, r3
 8008fd4:	2b02      	cmp	r3, #2
 8008fd6:	d901      	bls.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008fd8:	2303      	movs	r3, #3
 8008fda:	e129      	b.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008fdc:	4b5a      	ldr	r3, [pc, #360]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d0f0      	beq.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f003 0304 	and.w	r3, r3, #4
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d105      	bne.n	8009000 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d079      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8009000:	4b52      	ldr	r3, [pc, #328]	; (800914c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8009002:	2200      	movs	r2, #0
 8009004:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009006:	f7fb f9ad 	bl	8004364 <HAL_GetTick>
 800900a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800900c:	e008      	b.n	8009020 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800900e:	f7fb f9a9 	bl	8004364 <HAL_GetTick>
 8009012:	4602      	mov	r2, r0
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	1ad3      	subs	r3, r2, r3
 8009018:	2b02      	cmp	r3, #2
 800901a:	d901      	bls.n	8009020 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800901c:	2303      	movs	r3, #3
 800901e:	e107      	b.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009020:	4b49      	ldr	r3, [pc, #292]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009028:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800902c:	d0ef      	beq.n	800900e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f003 0304 	and.w	r3, r3, #4
 8009036:	2b00      	cmp	r3, #0
 8009038:	d020      	beq.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800903a:	4b43      	ldr	r3, [pc, #268]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800903c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009040:	0f1b      	lsrs	r3, r3, #28
 8009042:	f003 0307 	and.w	r3, r3, #7
 8009046:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	691b      	ldr	r3, [r3, #16]
 800904c:	019a      	lsls	r2, r3, #6
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	695b      	ldr	r3, [r3, #20]
 8009052:	061b      	lsls	r3, r3, #24
 8009054:	431a      	orrs	r2, r3
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	071b      	lsls	r3, r3, #28
 800905a:	493b      	ldr	r1, [pc, #236]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800905c:	4313      	orrs	r3, r2
 800905e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009062:	4b39      	ldr	r3, [pc, #228]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009064:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009068:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6a1b      	ldr	r3, [r3, #32]
 8009070:	3b01      	subs	r3, #1
 8009072:	021b      	lsls	r3, r3, #8
 8009074:	4934      	ldr	r1, [pc, #208]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009076:	4313      	orrs	r3, r2
 8009078:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f003 0308 	and.w	r3, r3, #8
 8009084:	2b00      	cmp	r3, #0
 8009086:	d01e      	beq.n	80090c6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009088:	4b2f      	ldr	r3, [pc, #188]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800908a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800908e:	0e1b      	lsrs	r3, r3, #24
 8009090:	f003 030f 	and.w	r3, r3, #15
 8009094:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	019a      	lsls	r2, r3, #6
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	061b      	lsls	r3, r3, #24
 80090a0:	431a      	orrs	r2, r3
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	699b      	ldr	r3, [r3, #24]
 80090a6:	071b      	lsls	r3, r3, #28
 80090a8:	4927      	ldr	r1, [pc, #156]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80090aa:	4313      	orrs	r3, r2
 80090ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80090b0:	4b25      	ldr	r3, [pc, #148]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80090b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80090b6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090be:	4922      	ldr	r1, [pc, #136]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80090c0:	4313      	orrs	r3, r2
 80090c2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80090c6:	4b21      	ldr	r3, [pc, #132]	; (800914c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80090c8:	2201      	movs	r2, #1
 80090ca:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80090cc:	f7fb f94a 	bl	8004364 <HAL_GetTick>
 80090d0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80090d2:	e008      	b.n	80090e6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80090d4:	f7fb f946 	bl	8004364 <HAL_GetTick>
 80090d8:	4602      	mov	r2, r0
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	1ad3      	subs	r3, r2, r3
 80090de:	2b02      	cmp	r3, #2
 80090e0:	d901      	bls.n	80090e6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80090e2:	2303      	movs	r3, #3
 80090e4:	e0a4      	b.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80090e6:	4b18      	ldr	r3, [pc, #96]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80090ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80090f2:	d1ef      	bne.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f003 0320 	and.w	r3, r3, #32
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	f000 808b 	beq.w	8009218 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009102:	2300      	movs	r3, #0
 8009104:	60fb      	str	r3, [r7, #12]
 8009106:	4b10      	ldr	r3, [pc, #64]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800910a:	4a0f      	ldr	r2, [pc, #60]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800910c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009110:	6413      	str	r3, [r2, #64]	; 0x40
 8009112:	4b0d      	ldr	r3, [pc, #52]	; (8009148 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800911a:	60fb      	str	r3, [r7, #12]
 800911c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800911e:	4b0c      	ldr	r3, [pc, #48]	; (8009150 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a0b      	ldr	r2, [pc, #44]	; (8009150 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8009124:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009128:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800912a:	f7fb f91b 	bl	8004364 <HAL_GetTick>
 800912e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009130:	e010      	b.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009132:	f7fb f917 	bl	8004364 <HAL_GetTick>
 8009136:	4602      	mov	r2, r0
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	1ad3      	subs	r3, r2, r3
 800913c:	2b02      	cmp	r3, #2
 800913e:	d909      	bls.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8009140:	2303      	movs	r3, #3
 8009142:	e075      	b.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8009144:	42470068 	.word	0x42470068
 8009148:	40023800 	.word	0x40023800
 800914c:	42470070 	.word	0x42470070
 8009150:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009154:	4b38      	ldr	r3, [pc, #224]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800915c:	2b00      	cmp	r3, #0
 800915e:	d0e8      	beq.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009160:	4b36      	ldr	r3, [pc, #216]	; (800923c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009164:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009168:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800916a:	693b      	ldr	r3, [r7, #16]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d02f      	beq.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009174:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009178:	693a      	ldr	r2, [r7, #16]
 800917a:	429a      	cmp	r2, r3
 800917c:	d028      	beq.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800917e:	4b2f      	ldr	r3, [pc, #188]	; (800923c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009180:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009182:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009186:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009188:	4b2d      	ldr	r3, [pc, #180]	; (8009240 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800918a:	2201      	movs	r2, #1
 800918c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800918e:	4b2c      	ldr	r3, [pc, #176]	; (8009240 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8009190:	2200      	movs	r2, #0
 8009192:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009194:	4a29      	ldr	r2, [pc, #164]	; (800923c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800919a:	4b28      	ldr	r3, [pc, #160]	; (800923c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800919c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800919e:	f003 0301 	and.w	r3, r3, #1
 80091a2:	2b01      	cmp	r3, #1
 80091a4:	d114      	bne.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80091a6:	f7fb f8dd 	bl	8004364 <HAL_GetTick>
 80091aa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80091ac:	e00a      	b.n	80091c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80091ae:	f7fb f8d9 	bl	8004364 <HAL_GetTick>
 80091b2:	4602      	mov	r2, r0
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	1ad3      	subs	r3, r2, r3
 80091b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80091bc:	4293      	cmp	r3, r2
 80091be:	d901      	bls.n	80091c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80091c0:	2303      	movs	r3, #3
 80091c2:	e035      	b.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80091c4:	4b1d      	ldr	r3, [pc, #116]	; (800923c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80091c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091c8:	f003 0302 	and.w	r3, r3, #2
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d0ee      	beq.n	80091ae <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80091dc:	d10d      	bne.n	80091fa <HAL_RCCEx_PeriphCLKConfig+0x332>
 80091de:	4b17      	ldr	r3, [pc, #92]	; (800923c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80091e0:	689b      	ldr	r3, [r3, #8]
 80091e2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091ea:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80091ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091f2:	4912      	ldr	r1, [pc, #72]	; (800923c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80091f4:	4313      	orrs	r3, r2
 80091f6:	608b      	str	r3, [r1, #8]
 80091f8:	e005      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80091fa:	4b10      	ldr	r3, [pc, #64]	; (800923c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	4a0f      	ldr	r2, [pc, #60]	; (800923c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009200:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009204:	6093      	str	r3, [r2, #8]
 8009206:	4b0d      	ldr	r3, [pc, #52]	; (800923c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009208:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800920e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009212:	490a      	ldr	r1, [pc, #40]	; (800923c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009214:	4313      	orrs	r3, r2
 8009216:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f003 0310 	and.w	r3, r3, #16
 8009220:	2b00      	cmp	r3, #0
 8009222:	d004      	beq.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800922a:	4b06      	ldr	r3, [pc, #24]	; (8009244 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800922c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800922e:	2300      	movs	r3, #0
}
 8009230:	4618      	mov	r0, r3
 8009232:	3718      	adds	r7, #24
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}
 8009238:	40007000 	.word	0x40007000
 800923c:	40023800 	.word	0x40023800
 8009240:	42470e40 	.word	0x42470e40
 8009244:	424711e0 	.word	0x424711e0

08009248 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b082      	sub	sp, #8
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d101      	bne.n	800925c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009258:	2301      	movs	r3, #1
 800925a:	e025      	b.n	80092a8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009262:	b2db      	uxtb	r3, r3
 8009264:	2b00      	cmp	r3, #0
 8009266:	d106      	bne.n	8009276 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f7f7 ff2b 	bl	80010cc <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2202      	movs	r2, #2
 800927a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681a      	ldr	r2, [r3, #0]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	3304      	adds	r3, #4
 8009286:	4619      	mov	r1, r3
 8009288:	4610      	mov	r0, r2
 800928a:	f001 fe91 	bl	800afb0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6818      	ldr	r0, [r3, #0]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	685b      	ldr	r3, [r3, #4]
 8009296:	461a      	mov	r2, r3
 8009298:	6839      	ldr	r1, [r7, #0]
 800929a:	f001 fee6 	bl	800b06a <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2201      	movs	r2, #1
 80092a2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80092a6:	2300      	movs	r3, #0
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3708      	adds	r7, #8
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}

080092b0 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b086      	sub	sp, #24
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80092c2:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80092c4:	7dfb      	ldrb	r3, [r7, #23]
 80092c6:	2b02      	cmp	r3, #2
 80092c8:	d101      	bne.n	80092ce <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80092ca:	2302      	movs	r3, #2
 80092cc:	e021      	b.n	8009312 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80092ce:	7dfb      	ldrb	r3, [r7, #23]
 80092d0:	2b01      	cmp	r3, #1
 80092d2:	d002      	beq.n	80092da <HAL_SDRAM_SendCommand+0x2a>
 80092d4:	7dfb      	ldrb	r3, [r7, #23]
 80092d6:	2b05      	cmp	r3, #5
 80092d8:	d118      	bne.n	800930c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	2202      	movs	r2, #2
 80092de:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	68b9      	ldr	r1, [r7, #8]
 80092ea:	4618      	mov	r0, r3
 80092ec:	f001 ff26 	bl	800b13c <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d104      	bne.n	8009302 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2205      	movs	r2, #5
 80092fc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009300:	e006      	b.n	8009310 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2201      	movs	r2, #1
 8009306:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800930a:	e001      	b.n	8009310 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800930c:	2301      	movs	r3, #1
 800930e:	e000      	b.n	8009312 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8009310:	2300      	movs	r3, #0
}
 8009312:	4618      	mov	r0, r3
 8009314:	3718      	adds	r7, #24
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}

0800931a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800931a:	b580      	push	{r7, lr}
 800931c:	b082      	sub	sp, #8
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
 8009322:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800932a:	b2db      	uxtb	r3, r3
 800932c:	2b02      	cmp	r3, #2
 800932e:	d101      	bne.n	8009334 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009330:	2302      	movs	r3, #2
 8009332:	e016      	b.n	8009362 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800933a:	b2db      	uxtb	r3, r3
 800933c:	2b01      	cmp	r3, #1
 800933e:	d10f      	bne.n	8009360 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2202      	movs	r2, #2
 8009344:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	6839      	ldr	r1, [r7, #0]
 800934e:	4618      	mov	r0, r3
 8009350:	f001 ff31 	bl	800b1b6 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2201      	movs	r2, #1
 8009358:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800935c:	2300      	movs	r3, #0
 800935e:	e000      	b.n	8009362 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009360:	2301      	movs	r3, #1
}
 8009362:	4618      	mov	r0, r3
 8009364:	3708      	adds	r7, #8
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}

0800936a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800936a:	b580      	push	{r7, lr}
 800936c:	b082      	sub	sp, #8
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d101      	bne.n	800937c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009378:	2301      	movs	r3, #1
 800937a:	e07b      	b.n	8009474 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009380:	2b00      	cmp	r3, #0
 8009382:	d108      	bne.n	8009396 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800938c:	d009      	beq.n	80093a2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2200      	movs	r2, #0
 8009392:	61da      	str	r2, [r3, #28]
 8009394:	e005      	b.n	80093a2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2200      	movs	r2, #0
 800939a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2200      	movs	r2, #0
 80093a0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80093ae:	b2db      	uxtb	r3, r3
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d106      	bne.n	80093c2 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f7f8 fc9d 	bl	8001cfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2202      	movs	r2, #2
 80093c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	681a      	ldr	r2, [r3, #0]
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093d8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80093ea:	431a      	orrs	r2, r3
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	68db      	ldr	r3, [r3, #12]
 80093f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80093f4:	431a      	orrs	r2, r3
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	691b      	ldr	r3, [r3, #16]
 80093fa:	f003 0302 	and.w	r3, r3, #2
 80093fe:	431a      	orrs	r2, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	695b      	ldr	r3, [r3, #20]
 8009404:	f003 0301 	and.w	r3, r3, #1
 8009408:	431a      	orrs	r2, r3
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	699b      	ldr	r3, [r3, #24]
 800940e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009412:	431a      	orrs	r2, r3
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	69db      	ldr	r3, [r3, #28]
 8009418:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800941c:	431a      	orrs	r2, r3
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6a1b      	ldr	r3, [r3, #32]
 8009422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009426:	ea42 0103 	orr.w	r1, r2, r3
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800942e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	430a      	orrs	r2, r1
 8009438:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	699b      	ldr	r3, [r3, #24]
 800943e:	0c1b      	lsrs	r3, r3, #16
 8009440:	f003 0104 	and.w	r1, r3, #4
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009448:	f003 0210 	and.w	r2, r3, #16
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	430a      	orrs	r2, r1
 8009452:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	69da      	ldr	r2, [r3, #28]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009462:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2200      	movs	r2, #0
 8009468:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2201      	movs	r2, #1
 800946e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009472:	2300      	movs	r3, #0
}
 8009474:	4618      	mov	r0, r3
 8009476:	3708      	adds	r7, #8
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b082      	sub	sp, #8
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d101      	bne.n	800948e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800948a:	2301      	movs	r3, #1
 800948c:	e01a      	b.n	80094c4 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2202      	movs	r2, #2
 8009492:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	681a      	ldr	r2, [r3, #0]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094a4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f7f8 fc70 	bl	8001d8c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2200      	movs	r2, #0
 80094b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2200      	movs	r2, #0
 80094be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80094c2:	2300      	movs	r3, #0
}
 80094c4:	4618      	mov	r0, r3
 80094c6:	3708      	adds	r7, #8
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}

080094cc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b088      	sub	sp, #32
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	60f8      	str	r0, [r7, #12]
 80094d4:	60b9      	str	r1, [r7, #8]
 80094d6:	603b      	str	r3, [r7, #0]
 80094d8:	4613      	mov	r3, r2
 80094da:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80094dc:	2300      	movs	r3, #0
 80094de:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	d101      	bne.n	80094ee <HAL_SPI_Transmit+0x22>
 80094ea:	2302      	movs	r3, #2
 80094ec:	e126      	b.n	800973c <HAL_SPI_Transmit+0x270>
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2201      	movs	r2, #1
 80094f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80094f6:	f7fa ff35 	bl	8004364 <HAL_GetTick>
 80094fa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80094fc:	88fb      	ldrh	r3, [r7, #6]
 80094fe:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009506:	b2db      	uxtb	r3, r3
 8009508:	2b01      	cmp	r3, #1
 800950a:	d002      	beq.n	8009512 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800950c:	2302      	movs	r3, #2
 800950e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009510:	e10b      	b.n	800972a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d002      	beq.n	800951e <HAL_SPI_Transmit+0x52>
 8009518:	88fb      	ldrh	r3, [r7, #6]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d102      	bne.n	8009524 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800951e:	2301      	movs	r3, #1
 8009520:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009522:	e102      	b.n	800972a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	2203      	movs	r2, #3
 8009528:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	2200      	movs	r2, #0
 8009530:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	68ba      	ldr	r2, [r7, #8]
 8009536:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	88fa      	ldrh	r2, [r7, #6]
 800953c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	88fa      	ldrh	r2, [r7, #6]
 8009542:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	2200      	movs	r2, #0
 8009548:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2200      	movs	r2, #0
 800954e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2200      	movs	r2, #0
 8009554:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	2200      	movs	r2, #0
 800955a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2200      	movs	r2, #0
 8009560:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	689b      	ldr	r3, [r3, #8]
 8009566:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800956a:	d10f      	bne.n	800958c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	681a      	ldr	r2, [r3, #0]
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800957a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	681a      	ldr	r2, [r3, #0]
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800958a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009596:	2b40      	cmp	r3, #64	; 0x40
 8009598:	d007      	beq.n	80095aa <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	681a      	ldr	r2, [r3, #0]
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80095a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	68db      	ldr	r3, [r3, #12]
 80095ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80095b2:	d14b      	bne.n	800964c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	685b      	ldr	r3, [r3, #4]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d002      	beq.n	80095c2 <HAL_SPI_Transmit+0xf6>
 80095bc:	8afb      	ldrh	r3, [r7, #22]
 80095be:	2b01      	cmp	r3, #1
 80095c0:	d13e      	bne.n	8009640 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095c6:	881a      	ldrh	r2, [r3, #0]
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095d2:	1c9a      	adds	r2, r3, #2
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095dc:	b29b      	uxth	r3, r3
 80095de:	3b01      	subs	r3, #1
 80095e0:	b29a      	uxth	r2, r3
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80095e6:	e02b      	b.n	8009640 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	689b      	ldr	r3, [r3, #8]
 80095ee:	f003 0302 	and.w	r3, r3, #2
 80095f2:	2b02      	cmp	r3, #2
 80095f4:	d112      	bne.n	800961c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095fa:	881a      	ldrh	r2, [r3, #0]
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009606:	1c9a      	adds	r2, r3, #2
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009610:	b29b      	uxth	r3, r3
 8009612:	3b01      	subs	r3, #1
 8009614:	b29a      	uxth	r2, r3
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	86da      	strh	r2, [r3, #54]	; 0x36
 800961a:	e011      	b.n	8009640 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800961c:	f7fa fea2 	bl	8004364 <HAL_GetTick>
 8009620:	4602      	mov	r2, r0
 8009622:	69bb      	ldr	r3, [r7, #24]
 8009624:	1ad3      	subs	r3, r2, r3
 8009626:	683a      	ldr	r2, [r7, #0]
 8009628:	429a      	cmp	r2, r3
 800962a:	d803      	bhi.n	8009634 <HAL_SPI_Transmit+0x168>
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009632:	d102      	bne.n	800963a <HAL_SPI_Transmit+0x16e>
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d102      	bne.n	8009640 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800963a:	2303      	movs	r3, #3
 800963c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800963e:	e074      	b.n	800972a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009644:	b29b      	uxth	r3, r3
 8009646:	2b00      	cmp	r3, #0
 8009648:	d1ce      	bne.n	80095e8 <HAL_SPI_Transmit+0x11c>
 800964a:	e04c      	b.n	80096e6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d002      	beq.n	800965a <HAL_SPI_Transmit+0x18e>
 8009654:	8afb      	ldrh	r3, [r7, #22]
 8009656:	2b01      	cmp	r3, #1
 8009658:	d140      	bne.n	80096dc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	330c      	adds	r3, #12
 8009664:	7812      	ldrb	r2, [r2, #0]
 8009666:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800966c:	1c5a      	adds	r2, r3, #1
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009676:	b29b      	uxth	r3, r3
 8009678:	3b01      	subs	r3, #1
 800967a:	b29a      	uxth	r2, r3
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009680:	e02c      	b.n	80096dc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	689b      	ldr	r3, [r3, #8]
 8009688:	f003 0302 	and.w	r3, r3, #2
 800968c:	2b02      	cmp	r3, #2
 800968e:	d113      	bne.n	80096b8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	330c      	adds	r3, #12
 800969a:	7812      	ldrb	r2, [r2, #0]
 800969c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096a2:	1c5a      	adds	r2, r3, #1
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096ac:	b29b      	uxth	r3, r3
 80096ae:	3b01      	subs	r3, #1
 80096b0:	b29a      	uxth	r2, r3
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80096b6:	e011      	b.n	80096dc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80096b8:	f7fa fe54 	bl	8004364 <HAL_GetTick>
 80096bc:	4602      	mov	r2, r0
 80096be:	69bb      	ldr	r3, [r7, #24]
 80096c0:	1ad3      	subs	r3, r2, r3
 80096c2:	683a      	ldr	r2, [r7, #0]
 80096c4:	429a      	cmp	r2, r3
 80096c6:	d803      	bhi.n	80096d0 <HAL_SPI_Transmit+0x204>
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ce:	d102      	bne.n	80096d6 <HAL_SPI_Transmit+0x20a>
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d102      	bne.n	80096dc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80096d6:	2303      	movs	r3, #3
 80096d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80096da:	e026      	b.n	800972a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096e0:	b29b      	uxth	r3, r3
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d1cd      	bne.n	8009682 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80096e6:	69ba      	ldr	r2, [r7, #24]
 80096e8:	6839      	ldr	r1, [r7, #0]
 80096ea:	68f8      	ldr	r0, [r7, #12]
 80096ec:	f000 fbda 	bl	8009ea4 <SPI_EndRxTxTransaction>
 80096f0:	4603      	mov	r3, r0
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d002      	beq.n	80096fc <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2220      	movs	r2, #32
 80096fa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	689b      	ldr	r3, [r3, #8]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d10a      	bne.n	800971a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009704:	2300      	movs	r3, #0
 8009706:	613b      	str	r3, [r7, #16]
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	68db      	ldr	r3, [r3, #12]
 800970e:	613b      	str	r3, [r7, #16]
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	613b      	str	r3, [r7, #16]
 8009718:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800971e:	2b00      	cmp	r3, #0
 8009720:	d002      	beq.n	8009728 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009722:	2301      	movs	r3, #1
 8009724:	77fb      	strb	r3, [r7, #31]
 8009726:	e000      	b.n	800972a <HAL_SPI_Transmit+0x25e>
  }

error:
 8009728:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	2201      	movs	r2, #1
 800972e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	2200      	movs	r2, #0
 8009736:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800973a:	7ffb      	ldrb	r3, [r7, #31]
}
 800973c:	4618      	mov	r0, r3
 800973e:	3720      	adds	r7, #32
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}

08009744 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b088      	sub	sp, #32
 8009748:	af02      	add	r7, sp, #8
 800974a:	60f8      	str	r0, [r7, #12]
 800974c:	60b9      	str	r1, [r7, #8]
 800974e:	603b      	str	r3, [r7, #0]
 8009750:	4613      	mov	r3, r2
 8009752:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009754:	2300      	movs	r3, #0
 8009756:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	685b      	ldr	r3, [r3, #4]
 800975c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009760:	d112      	bne.n	8009788 <HAL_SPI_Receive+0x44>
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	689b      	ldr	r3, [r3, #8]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d10e      	bne.n	8009788 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	2204      	movs	r2, #4
 800976e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009772:	88fa      	ldrh	r2, [r7, #6]
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	9300      	str	r3, [sp, #0]
 8009778:	4613      	mov	r3, r2
 800977a:	68ba      	ldr	r2, [r7, #8]
 800977c:	68b9      	ldr	r1, [r7, #8]
 800977e:	68f8      	ldr	r0, [r7, #12]
 8009780:	f000 f8f1 	bl	8009966 <HAL_SPI_TransmitReceive>
 8009784:	4603      	mov	r3, r0
 8009786:	e0ea      	b.n	800995e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800978e:	2b01      	cmp	r3, #1
 8009790:	d101      	bne.n	8009796 <HAL_SPI_Receive+0x52>
 8009792:	2302      	movs	r3, #2
 8009794:	e0e3      	b.n	800995e <HAL_SPI_Receive+0x21a>
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2201      	movs	r2, #1
 800979a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800979e:	f7fa fde1 	bl	8004364 <HAL_GetTick>
 80097a2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80097aa:	b2db      	uxtb	r3, r3
 80097ac:	2b01      	cmp	r3, #1
 80097ae:	d002      	beq.n	80097b6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80097b0:	2302      	movs	r3, #2
 80097b2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80097b4:	e0ca      	b.n	800994c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d002      	beq.n	80097c2 <HAL_SPI_Receive+0x7e>
 80097bc:	88fb      	ldrh	r3, [r7, #6]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d102      	bne.n	80097c8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80097c2:	2301      	movs	r3, #1
 80097c4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80097c6:	e0c1      	b.n	800994c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	2204      	movs	r2, #4
 80097cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2200      	movs	r2, #0
 80097d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	68ba      	ldr	r2, [r7, #8]
 80097da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	88fa      	ldrh	r2, [r7, #6]
 80097e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	88fa      	ldrh	r2, [r7, #6]
 80097e6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	2200      	movs	r2, #0
 80097ec:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	2200      	movs	r2, #0
 80097f2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2200      	movs	r2, #0
 80097f8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	2200      	movs	r2, #0
 80097fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2200      	movs	r2, #0
 8009804:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	689b      	ldr	r3, [r3, #8]
 800980a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800980e:	d10f      	bne.n	8009830 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	681a      	ldr	r2, [r3, #0]
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800981e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	681a      	ldr	r2, [r3, #0]
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800982e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800983a:	2b40      	cmp	r3, #64	; 0x40
 800983c:	d007      	beq.n	800984e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	681a      	ldr	r2, [r3, #0]
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800984c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	68db      	ldr	r3, [r3, #12]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d162      	bne.n	800991c <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009856:	e02e      	b.n	80098b6 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	689b      	ldr	r3, [r3, #8]
 800985e:	f003 0301 	and.w	r3, r3, #1
 8009862:	2b01      	cmp	r3, #1
 8009864:	d115      	bne.n	8009892 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f103 020c 	add.w	r2, r3, #12
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009872:	7812      	ldrb	r2, [r2, #0]
 8009874:	b2d2      	uxtb	r2, r2
 8009876:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800987c:	1c5a      	adds	r2, r3, #1
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009886:	b29b      	uxth	r3, r3
 8009888:	3b01      	subs	r3, #1
 800988a:	b29a      	uxth	r2, r3
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009890:	e011      	b.n	80098b6 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009892:	f7fa fd67 	bl	8004364 <HAL_GetTick>
 8009896:	4602      	mov	r2, r0
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	1ad3      	subs	r3, r2, r3
 800989c:	683a      	ldr	r2, [r7, #0]
 800989e:	429a      	cmp	r2, r3
 80098a0:	d803      	bhi.n	80098aa <HAL_SPI_Receive+0x166>
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098a8:	d102      	bne.n	80098b0 <HAL_SPI_Receive+0x16c>
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d102      	bne.n	80098b6 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80098b0:	2303      	movs	r3, #3
 80098b2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80098b4:	e04a      	b.n	800994c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80098ba:	b29b      	uxth	r3, r3
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1cb      	bne.n	8009858 <HAL_SPI_Receive+0x114>
 80098c0:	e031      	b.n	8009926 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	f003 0301 	and.w	r3, r3, #1
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	d113      	bne.n	80098f8 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	68da      	ldr	r2, [r3, #12]
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098da:	b292      	uxth	r2, r2
 80098dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098e2:	1c9a      	adds	r2, r3, #2
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80098ec:	b29b      	uxth	r3, r3
 80098ee:	3b01      	subs	r3, #1
 80098f0:	b29a      	uxth	r2, r3
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80098f6:	e011      	b.n	800991c <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80098f8:	f7fa fd34 	bl	8004364 <HAL_GetTick>
 80098fc:	4602      	mov	r2, r0
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	1ad3      	subs	r3, r2, r3
 8009902:	683a      	ldr	r2, [r7, #0]
 8009904:	429a      	cmp	r2, r3
 8009906:	d803      	bhi.n	8009910 <HAL_SPI_Receive+0x1cc>
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800990e:	d102      	bne.n	8009916 <HAL_SPI_Receive+0x1d2>
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d102      	bne.n	800991c <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8009916:	2303      	movs	r3, #3
 8009918:	75fb      	strb	r3, [r7, #23]
          goto error;
 800991a:	e017      	b.n	800994c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009920:	b29b      	uxth	r3, r3
 8009922:	2b00      	cmp	r3, #0
 8009924:	d1cd      	bne.n	80098c2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009926:	693a      	ldr	r2, [r7, #16]
 8009928:	6839      	ldr	r1, [r7, #0]
 800992a:	68f8      	ldr	r0, [r7, #12]
 800992c:	f000 fa54 	bl	8009dd8 <SPI_EndRxTransaction>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d002      	beq.n	800993c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2220      	movs	r2, #32
 800993a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009940:	2b00      	cmp	r3, #0
 8009942:	d002      	beq.n	800994a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8009944:	2301      	movs	r3, #1
 8009946:	75fb      	strb	r3, [r7, #23]
 8009948:	e000      	b.n	800994c <HAL_SPI_Receive+0x208>
  }

error :
 800994a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	2201      	movs	r2, #1
 8009950:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2200      	movs	r2, #0
 8009958:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800995c:	7dfb      	ldrb	r3, [r7, #23]
}
 800995e:	4618      	mov	r0, r3
 8009960:	3718      	adds	r7, #24
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}

08009966 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009966:	b580      	push	{r7, lr}
 8009968:	b08c      	sub	sp, #48	; 0x30
 800996a:	af00      	add	r7, sp, #0
 800996c:	60f8      	str	r0, [r7, #12]
 800996e:	60b9      	str	r1, [r7, #8]
 8009970:	607a      	str	r2, [r7, #4]
 8009972:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009974:	2301      	movs	r3, #1
 8009976:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009978:	2300      	movs	r3, #0
 800997a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009984:	2b01      	cmp	r3, #1
 8009986:	d101      	bne.n	800998c <HAL_SPI_TransmitReceive+0x26>
 8009988:	2302      	movs	r3, #2
 800998a:	e18a      	b.n	8009ca2 <HAL_SPI_TransmitReceive+0x33c>
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	2201      	movs	r2, #1
 8009990:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009994:	f7fa fce6 	bl	8004364 <HAL_GetTick>
 8009998:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80099a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80099aa:	887b      	ldrh	r3, [r7, #2]
 80099ac:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80099ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80099b2:	2b01      	cmp	r3, #1
 80099b4:	d00f      	beq.n	80099d6 <HAL_SPI_TransmitReceive+0x70>
 80099b6:	69fb      	ldr	r3, [r7, #28]
 80099b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80099bc:	d107      	bne.n	80099ce <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	689b      	ldr	r3, [r3, #8]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d103      	bne.n	80099ce <HAL_SPI_TransmitReceive+0x68>
 80099c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80099ca:	2b04      	cmp	r3, #4
 80099cc:	d003      	beq.n	80099d6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80099ce:	2302      	movs	r3, #2
 80099d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80099d4:	e15b      	b.n	8009c8e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d005      	beq.n	80099e8 <HAL_SPI_TransmitReceive+0x82>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d002      	beq.n	80099e8 <HAL_SPI_TransmitReceive+0x82>
 80099e2:	887b      	ldrh	r3, [r7, #2]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d103      	bne.n	80099f0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80099e8:	2301      	movs	r3, #1
 80099ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80099ee:	e14e      	b.n	8009c8e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80099f6:	b2db      	uxtb	r3, r3
 80099f8:	2b04      	cmp	r3, #4
 80099fa:	d003      	beq.n	8009a04 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	2205      	movs	r2, #5
 8009a00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	2200      	movs	r2, #0
 8009a08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	687a      	ldr	r2, [r7, #4]
 8009a0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	887a      	ldrh	r2, [r7, #2]
 8009a14:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	887a      	ldrh	r2, [r7, #2]
 8009a1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	68ba      	ldr	r2, [r7, #8]
 8009a20:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	887a      	ldrh	r2, [r7, #2]
 8009a26:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	887a      	ldrh	r2, [r7, #2]
 8009a2c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	2200      	movs	r2, #0
 8009a32:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	2200      	movs	r2, #0
 8009a38:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a44:	2b40      	cmp	r3, #64	; 0x40
 8009a46:	d007      	beq.n	8009a58 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	681a      	ldr	r2, [r3, #0]
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009a56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	68db      	ldr	r3, [r3, #12]
 8009a5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a60:	d178      	bne.n	8009b54 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d002      	beq.n	8009a70 <HAL_SPI_TransmitReceive+0x10a>
 8009a6a:	8b7b      	ldrh	r3, [r7, #26]
 8009a6c:	2b01      	cmp	r3, #1
 8009a6e:	d166      	bne.n	8009b3e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a74:	881a      	ldrh	r2, [r3, #0]
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a80:	1c9a      	adds	r2, r3, #2
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009a8a:	b29b      	uxth	r3, r3
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	b29a      	uxth	r2, r3
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a94:	e053      	b.n	8009b3e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	f003 0302 	and.w	r3, r3, #2
 8009aa0:	2b02      	cmp	r3, #2
 8009aa2:	d11b      	bne.n	8009adc <HAL_SPI_TransmitReceive+0x176>
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009aa8:	b29b      	uxth	r3, r3
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d016      	beq.n	8009adc <HAL_SPI_TransmitReceive+0x176>
 8009aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ab0:	2b01      	cmp	r3, #1
 8009ab2:	d113      	bne.n	8009adc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ab8:	881a      	ldrh	r2, [r3, #0]
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ac4:	1c9a      	adds	r2, r3, #2
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ace:	b29b      	uxth	r3, r3
 8009ad0:	3b01      	subs	r3, #1
 8009ad2:	b29a      	uxth	r2, r3
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	689b      	ldr	r3, [r3, #8]
 8009ae2:	f003 0301 	and.w	r3, r3, #1
 8009ae6:	2b01      	cmp	r3, #1
 8009ae8:	d119      	bne.n	8009b1e <HAL_SPI_TransmitReceive+0x1b8>
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009aee:	b29b      	uxth	r3, r3
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d014      	beq.n	8009b1e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	68da      	ldr	r2, [r3, #12]
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009afe:	b292      	uxth	r2, r2
 8009b00:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b06:	1c9a      	adds	r2, r3, #2
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b10:	b29b      	uxth	r3, r3
 8009b12:	3b01      	subs	r3, #1
 8009b14:	b29a      	uxth	r2, r3
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009b1e:	f7fa fc21 	bl	8004364 <HAL_GetTick>
 8009b22:	4602      	mov	r2, r0
 8009b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b26:	1ad3      	subs	r3, r2, r3
 8009b28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	d807      	bhi.n	8009b3e <HAL_SPI_TransmitReceive+0x1d8>
 8009b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b34:	d003      	beq.n	8009b3e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009b36:	2303      	movs	r3, #3
 8009b38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009b3c:	e0a7      	b.n	8009c8e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b42:	b29b      	uxth	r3, r3
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d1a6      	bne.n	8009a96 <HAL_SPI_TransmitReceive+0x130>
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b4c:	b29b      	uxth	r3, r3
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d1a1      	bne.n	8009a96 <HAL_SPI_TransmitReceive+0x130>
 8009b52:	e07c      	b.n	8009c4e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	685b      	ldr	r3, [r3, #4]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d002      	beq.n	8009b62 <HAL_SPI_TransmitReceive+0x1fc>
 8009b5c:	8b7b      	ldrh	r3, [r7, #26]
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	d16b      	bne.n	8009c3a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	330c      	adds	r3, #12
 8009b6c:	7812      	ldrb	r2, [r2, #0]
 8009b6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b74:	1c5a      	adds	r2, r3, #1
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b7e:	b29b      	uxth	r3, r3
 8009b80:	3b01      	subs	r3, #1
 8009b82:	b29a      	uxth	r2, r3
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b88:	e057      	b.n	8009c3a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	689b      	ldr	r3, [r3, #8]
 8009b90:	f003 0302 	and.w	r3, r3, #2
 8009b94:	2b02      	cmp	r3, #2
 8009b96:	d11c      	bne.n	8009bd2 <HAL_SPI_TransmitReceive+0x26c>
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d017      	beq.n	8009bd2 <HAL_SPI_TransmitReceive+0x26c>
 8009ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ba4:	2b01      	cmp	r3, #1
 8009ba6:	d114      	bne.n	8009bd2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	330c      	adds	r3, #12
 8009bb2:	7812      	ldrb	r2, [r2, #0]
 8009bb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bba:	1c5a      	adds	r2, r3, #1
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009bc4:	b29b      	uxth	r3, r3
 8009bc6:	3b01      	subs	r3, #1
 8009bc8:	b29a      	uxth	r2, r3
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	689b      	ldr	r3, [r3, #8]
 8009bd8:	f003 0301 	and.w	r3, r3, #1
 8009bdc:	2b01      	cmp	r3, #1
 8009bde:	d119      	bne.n	8009c14 <HAL_SPI_TransmitReceive+0x2ae>
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d014      	beq.n	8009c14 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	68da      	ldr	r2, [r3, #12]
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bf4:	b2d2      	uxtb	r2, r2
 8009bf6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bfc:	1c5a      	adds	r2, r3, #1
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	3b01      	subs	r3, #1
 8009c0a:	b29a      	uxth	r2, r3
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009c10:	2301      	movs	r3, #1
 8009c12:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009c14:	f7fa fba6 	bl	8004364 <HAL_GetTick>
 8009c18:	4602      	mov	r2, r0
 8009c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c1c:	1ad3      	subs	r3, r2, r3
 8009c1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d803      	bhi.n	8009c2c <HAL_SPI_TransmitReceive+0x2c6>
 8009c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c2a:	d102      	bne.n	8009c32 <HAL_SPI_TransmitReceive+0x2cc>
 8009c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d103      	bne.n	8009c3a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009c32:	2303      	movs	r3, #3
 8009c34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009c38:	e029      	b.n	8009c8e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d1a2      	bne.n	8009b8a <HAL_SPI_TransmitReceive+0x224>
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c48:	b29b      	uxth	r3, r3
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d19d      	bne.n	8009b8a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c50:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009c52:	68f8      	ldr	r0, [r7, #12]
 8009c54:	f000 f926 	bl	8009ea4 <SPI_EndRxTxTransaction>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d006      	beq.n	8009c6c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009c5e:	2301      	movs	r3, #1
 8009c60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2220      	movs	r2, #32
 8009c68:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009c6a:	e010      	b.n	8009c8e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	689b      	ldr	r3, [r3, #8]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d10b      	bne.n	8009c8c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c74:	2300      	movs	r3, #0
 8009c76:	617b      	str	r3, [r7, #20]
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68db      	ldr	r3, [r3, #12]
 8009c7e:	617b      	str	r3, [r7, #20]
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	617b      	str	r3, [r7, #20]
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	e000      	b.n	8009c8e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009c8c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	2201      	movs	r2, #1
 8009c92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009c9e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	3730      	adds	r7, #48	; 0x30
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}

08009caa <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8009caa:	b480      	push	{r7}
 8009cac:	b083      	sub	sp, #12
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009cb8:	b2db      	uxtb	r3, r3
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	370c      	adds	r7, #12
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr
	...

08009cc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b088      	sub	sp, #32
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	603b      	str	r3, [r7, #0]
 8009cd4:	4613      	mov	r3, r2
 8009cd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009cd8:	f7fa fb44 	bl	8004364 <HAL_GetTick>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ce0:	1a9b      	subs	r3, r3, r2
 8009ce2:	683a      	ldr	r2, [r7, #0]
 8009ce4:	4413      	add	r3, r2
 8009ce6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009ce8:	f7fa fb3c 	bl	8004364 <HAL_GetTick>
 8009cec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009cee:	4b39      	ldr	r3, [pc, #228]	; (8009dd4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	015b      	lsls	r3, r3, #5
 8009cf4:	0d1b      	lsrs	r3, r3, #20
 8009cf6:	69fa      	ldr	r2, [r7, #28]
 8009cf8:	fb02 f303 	mul.w	r3, r2, r3
 8009cfc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009cfe:	e054      	b.n	8009daa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d06:	d050      	beq.n	8009daa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009d08:	f7fa fb2c 	bl	8004364 <HAL_GetTick>
 8009d0c:	4602      	mov	r2, r0
 8009d0e:	69bb      	ldr	r3, [r7, #24]
 8009d10:	1ad3      	subs	r3, r2, r3
 8009d12:	69fa      	ldr	r2, [r7, #28]
 8009d14:	429a      	cmp	r2, r3
 8009d16:	d902      	bls.n	8009d1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d13d      	bne.n	8009d9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	685a      	ldr	r2, [r3, #4]
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009d2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	685b      	ldr	r3, [r3, #4]
 8009d32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009d36:	d111      	bne.n	8009d5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	689b      	ldr	r3, [r3, #8]
 8009d3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009d40:	d004      	beq.n	8009d4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	689b      	ldr	r3, [r3, #8]
 8009d46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d4a:	d107      	bne.n	8009d5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	681a      	ldr	r2, [r3, #0]
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009d64:	d10f      	bne.n	8009d86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	681a      	ldr	r2, [r3, #0]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009d74:	601a      	str	r2, [r3, #0]
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	681a      	ldr	r2, [r3, #0]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009d84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2201      	movs	r2, #1
 8009d8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2200      	movs	r2, #0
 8009d92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009d96:	2303      	movs	r3, #3
 8009d98:	e017      	b.n	8009dca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009d9a:	697b      	ldr	r3, [r7, #20]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d101      	bne.n	8009da4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009da0:	2300      	movs	r3, #0
 8009da2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	3b01      	subs	r3, #1
 8009da8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	689a      	ldr	r2, [r3, #8]
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	4013      	ands	r3, r2
 8009db4:	68ba      	ldr	r2, [r7, #8]
 8009db6:	429a      	cmp	r2, r3
 8009db8:	bf0c      	ite	eq
 8009dba:	2301      	moveq	r3, #1
 8009dbc:	2300      	movne	r3, #0
 8009dbe:	b2db      	uxtb	r3, r3
 8009dc0:	461a      	mov	r2, r3
 8009dc2:	79fb      	ldrb	r3, [r7, #7]
 8009dc4:	429a      	cmp	r2, r3
 8009dc6:	d19b      	bne.n	8009d00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3720      	adds	r7, #32
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	20000008 	.word	0x20000008

08009dd8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b086      	sub	sp, #24
 8009ddc:	af02      	add	r7, sp, #8
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	685b      	ldr	r3, [r3, #4]
 8009de8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009dec:	d111      	bne.n	8009e12 <SPI_EndRxTransaction+0x3a>
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	689b      	ldr	r3, [r3, #8]
 8009df2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009df6:	d004      	beq.n	8009e02 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	689b      	ldr	r3, [r3, #8]
 8009dfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e00:	d107      	bne.n	8009e12 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	681a      	ldr	r2, [r3, #0]
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e10:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009e1a:	d12a      	bne.n	8009e72 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e24:	d012      	beq.n	8009e4c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	9300      	str	r3, [sp, #0]
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	2180      	movs	r1, #128	; 0x80
 8009e30:	68f8      	ldr	r0, [r7, #12]
 8009e32:	f7ff ff49 	bl	8009cc8 <SPI_WaitFlagStateUntilTimeout>
 8009e36:	4603      	mov	r3, r0
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d02d      	beq.n	8009e98 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e40:	f043 0220 	orr.w	r2, r3, #32
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009e48:	2303      	movs	r3, #3
 8009e4a:	e026      	b.n	8009e9a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	9300      	str	r3, [sp, #0]
 8009e50:	68bb      	ldr	r3, [r7, #8]
 8009e52:	2200      	movs	r2, #0
 8009e54:	2101      	movs	r1, #1
 8009e56:	68f8      	ldr	r0, [r7, #12]
 8009e58:	f7ff ff36 	bl	8009cc8 <SPI_WaitFlagStateUntilTimeout>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d01a      	beq.n	8009e98 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e66:	f043 0220 	orr.w	r2, r3, #32
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009e6e:	2303      	movs	r3, #3
 8009e70:	e013      	b.n	8009e9a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	9300      	str	r3, [sp, #0]
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	2101      	movs	r1, #1
 8009e7c:	68f8      	ldr	r0, [r7, #12]
 8009e7e:	f7ff ff23 	bl	8009cc8 <SPI_WaitFlagStateUntilTimeout>
 8009e82:	4603      	mov	r3, r0
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d007      	beq.n	8009e98 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e8c:	f043 0220 	orr.w	r2, r3, #32
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009e94:	2303      	movs	r3, #3
 8009e96:	e000      	b.n	8009e9a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3710      	adds	r7, #16
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
	...

08009ea4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b088      	sub	sp, #32
 8009ea8:	af02      	add	r7, sp, #8
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	60b9      	str	r1, [r7, #8]
 8009eae:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009eb0:	4b1b      	ldr	r3, [pc, #108]	; (8009f20 <SPI_EndRxTxTransaction+0x7c>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	4a1b      	ldr	r2, [pc, #108]	; (8009f24 <SPI_EndRxTxTransaction+0x80>)
 8009eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8009eba:	0d5b      	lsrs	r3, r3, #21
 8009ebc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009ec0:	fb02 f303 	mul.w	r3, r2, r3
 8009ec4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	685b      	ldr	r3, [r3, #4]
 8009eca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009ece:	d112      	bne.n	8009ef6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	9300      	str	r3, [sp, #0]
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	2180      	movs	r1, #128	; 0x80
 8009eda:	68f8      	ldr	r0, [r7, #12]
 8009edc:	f7ff fef4 	bl	8009cc8 <SPI_WaitFlagStateUntilTimeout>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d016      	beq.n	8009f14 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009eea:	f043 0220 	orr.w	r2, r3, #32
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009ef2:	2303      	movs	r3, #3
 8009ef4:	e00f      	b.n	8009f16 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d00a      	beq.n	8009f12 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	3b01      	subs	r3, #1
 8009f00:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f0c:	2b80      	cmp	r3, #128	; 0x80
 8009f0e:	d0f2      	beq.n	8009ef6 <SPI_EndRxTxTransaction+0x52>
 8009f10:	e000      	b.n	8009f14 <SPI_EndRxTxTransaction+0x70>
        break;
 8009f12:	bf00      	nop
  }

  return HAL_OK;
 8009f14:	2300      	movs	r3, #0
}
 8009f16:	4618      	mov	r0, r3
 8009f18:	3718      	adds	r7, #24
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd80      	pop	{r7, pc}
 8009f1e:	bf00      	nop
 8009f20:	20000008 	.word	0x20000008
 8009f24:	165e9f81 	.word	0x165e9f81

08009f28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b082      	sub	sp, #8
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d101      	bne.n	8009f3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009f36:	2301      	movs	r3, #1
 8009f38:	e041      	b.n	8009fbe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f40:	b2db      	uxtb	r3, r3
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d106      	bne.n	8009f54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f7f8 f8d0 	bl	80020f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2202      	movs	r2, #2
 8009f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681a      	ldr	r2, [r3, #0]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	3304      	adds	r3, #4
 8009f64:	4619      	mov	r1, r3
 8009f66:	4610      	mov	r0, r2
 8009f68:	f000 fa96 	bl	800a498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2201      	movs	r2, #1
 8009f70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2201      	movs	r2, #1
 8009f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2201      	movs	r2, #1
 8009f80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2201      	movs	r2, #1
 8009f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2201      	movs	r2, #1
 8009f90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2201      	movs	r2, #1
 8009f98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2201      	movs	r2, #1
 8009fa0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2201      	movs	r2, #1
 8009fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2201      	movs	r2, #1
 8009fb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009fbc:	2300      	movs	r3, #0
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3708      	adds	r7, #8
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
	...

08009fc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b085      	sub	sp, #20
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d001      	beq.n	8009fe0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009fdc:	2301      	movs	r3, #1
 8009fde:	e04e      	b.n	800a07e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2202      	movs	r2, #2
 8009fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	68da      	ldr	r2, [r3, #12]
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f042 0201 	orr.w	r2, r2, #1
 8009ff6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	4a23      	ldr	r2, [pc, #140]	; (800a08c <HAL_TIM_Base_Start_IT+0xc4>)
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d022      	beq.n	800a048 <HAL_TIM_Base_Start_IT+0x80>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a00a:	d01d      	beq.n	800a048 <HAL_TIM_Base_Start_IT+0x80>
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4a1f      	ldr	r2, [pc, #124]	; (800a090 <HAL_TIM_Base_Start_IT+0xc8>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d018      	beq.n	800a048 <HAL_TIM_Base_Start_IT+0x80>
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	4a1e      	ldr	r2, [pc, #120]	; (800a094 <HAL_TIM_Base_Start_IT+0xcc>)
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d013      	beq.n	800a048 <HAL_TIM_Base_Start_IT+0x80>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	4a1c      	ldr	r2, [pc, #112]	; (800a098 <HAL_TIM_Base_Start_IT+0xd0>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d00e      	beq.n	800a048 <HAL_TIM_Base_Start_IT+0x80>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	4a1b      	ldr	r2, [pc, #108]	; (800a09c <HAL_TIM_Base_Start_IT+0xd4>)
 800a030:	4293      	cmp	r3, r2
 800a032:	d009      	beq.n	800a048 <HAL_TIM_Base_Start_IT+0x80>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	4a19      	ldr	r2, [pc, #100]	; (800a0a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d004      	beq.n	800a048 <HAL_TIM_Base_Start_IT+0x80>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4a18      	ldr	r2, [pc, #96]	; (800a0a4 <HAL_TIM_Base_Start_IT+0xdc>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d111      	bne.n	800a06c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	f003 0307 	and.w	r3, r3, #7
 800a052:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	2b06      	cmp	r3, #6
 800a058:	d010      	beq.n	800a07c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	681a      	ldr	r2, [r3, #0]
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f042 0201 	orr.w	r2, r2, #1
 800a068:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a06a:	e007      	b.n	800a07c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	681a      	ldr	r2, [r3, #0]
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f042 0201 	orr.w	r2, r2, #1
 800a07a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a07c:	2300      	movs	r3, #0
}
 800a07e:	4618      	mov	r0, r3
 800a080:	3714      	adds	r7, #20
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr
 800a08a:	bf00      	nop
 800a08c:	40010000 	.word	0x40010000
 800a090:	40000400 	.word	0x40000400
 800a094:	40000800 	.word	0x40000800
 800a098:	40000c00 	.word	0x40000c00
 800a09c:	40010400 	.word	0x40010400
 800a0a0:	40014000 	.word	0x40014000
 800a0a4:	40001800 	.word	0x40001800

0800a0a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b082      	sub	sp, #8
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	f003 0302 	and.w	r3, r3, #2
 800a0ba:	2b02      	cmp	r3, #2
 800a0bc:	d122      	bne.n	800a104 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	68db      	ldr	r3, [r3, #12]
 800a0c4:	f003 0302 	and.w	r3, r3, #2
 800a0c8:	2b02      	cmp	r3, #2
 800a0ca:	d11b      	bne.n	800a104 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f06f 0202 	mvn.w	r2, #2
 800a0d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2201      	movs	r2, #1
 800a0da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	699b      	ldr	r3, [r3, #24]
 800a0e2:	f003 0303 	and.w	r3, r3, #3
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d003      	beq.n	800a0f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	f000 f9b5 	bl	800a45a <HAL_TIM_IC_CaptureCallback>
 800a0f0:	e005      	b.n	800a0fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f000 f9a7 	bl	800a446 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f000 f9b8 	bl	800a46e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2200      	movs	r2, #0
 800a102:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	691b      	ldr	r3, [r3, #16]
 800a10a:	f003 0304 	and.w	r3, r3, #4
 800a10e:	2b04      	cmp	r3, #4
 800a110:	d122      	bne.n	800a158 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	68db      	ldr	r3, [r3, #12]
 800a118:	f003 0304 	and.w	r3, r3, #4
 800a11c:	2b04      	cmp	r3, #4
 800a11e:	d11b      	bne.n	800a158 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f06f 0204 	mvn.w	r2, #4
 800a128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2202      	movs	r2, #2
 800a12e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	699b      	ldr	r3, [r3, #24]
 800a136:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d003      	beq.n	800a146 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f000 f98b 	bl	800a45a <HAL_TIM_IC_CaptureCallback>
 800a144:	e005      	b.n	800a152 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f000 f97d 	bl	800a446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 f98e 	bl	800a46e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2200      	movs	r2, #0
 800a156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	691b      	ldr	r3, [r3, #16]
 800a15e:	f003 0308 	and.w	r3, r3, #8
 800a162:	2b08      	cmp	r3, #8
 800a164:	d122      	bne.n	800a1ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	68db      	ldr	r3, [r3, #12]
 800a16c:	f003 0308 	and.w	r3, r3, #8
 800a170:	2b08      	cmp	r3, #8
 800a172:	d11b      	bne.n	800a1ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f06f 0208 	mvn.w	r2, #8
 800a17c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2204      	movs	r2, #4
 800a182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	69db      	ldr	r3, [r3, #28]
 800a18a:	f003 0303 	and.w	r3, r3, #3
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d003      	beq.n	800a19a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f000 f961 	bl	800a45a <HAL_TIM_IC_CaptureCallback>
 800a198:	e005      	b.n	800a1a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f000 f953 	bl	800a446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 f964 	bl	800a46e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	691b      	ldr	r3, [r3, #16]
 800a1b2:	f003 0310 	and.w	r3, r3, #16
 800a1b6:	2b10      	cmp	r3, #16
 800a1b8:	d122      	bne.n	800a200 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	68db      	ldr	r3, [r3, #12]
 800a1c0:	f003 0310 	and.w	r3, r3, #16
 800a1c4:	2b10      	cmp	r3, #16
 800a1c6:	d11b      	bne.n	800a200 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f06f 0210 	mvn.w	r2, #16
 800a1d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2208      	movs	r2, #8
 800a1d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	69db      	ldr	r3, [r3, #28]
 800a1de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d003      	beq.n	800a1ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f000 f937 	bl	800a45a <HAL_TIM_IC_CaptureCallback>
 800a1ec:	e005      	b.n	800a1fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f000 f929 	bl	800a446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f000 f93a 	bl	800a46e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	691b      	ldr	r3, [r3, #16]
 800a206:	f003 0301 	and.w	r3, r3, #1
 800a20a:	2b01      	cmp	r3, #1
 800a20c:	d10e      	bne.n	800a22c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	68db      	ldr	r3, [r3, #12]
 800a214:	f003 0301 	and.w	r3, r3, #1
 800a218:	2b01      	cmp	r3, #1
 800a21a:	d107      	bne.n	800a22c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f06f 0201 	mvn.w	r2, #1
 800a224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f7f7 fd12 	bl	8001c50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	691b      	ldr	r3, [r3, #16]
 800a232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a236:	2b80      	cmp	r3, #128	; 0x80
 800a238:	d10e      	bne.n	800a258 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	68db      	ldr	r3, [r3, #12]
 800a240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a244:	2b80      	cmp	r3, #128	; 0x80
 800a246:	d107      	bne.n	800a258 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a252:	6878      	ldr	r0, [r7, #4]
 800a254:	f000 fae0 	bl	800a818 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	691b      	ldr	r3, [r3, #16]
 800a25e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a262:	2b40      	cmp	r3, #64	; 0x40
 800a264:	d10e      	bne.n	800a284 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	68db      	ldr	r3, [r3, #12]
 800a26c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a270:	2b40      	cmp	r3, #64	; 0x40
 800a272:	d107      	bne.n	800a284 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a27c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f000 f8ff 	bl	800a482 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	691b      	ldr	r3, [r3, #16]
 800a28a:	f003 0320 	and.w	r3, r3, #32
 800a28e:	2b20      	cmp	r3, #32
 800a290:	d10e      	bne.n	800a2b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	68db      	ldr	r3, [r3, #12]
 800a298:	f003 0320 	and.w	r3, r3, #32
 800a29c:	2b20      	cmp	r3, #32
 800a29e:	d107      	bne.n	800a2b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f06f 0220 	mvn.w	r2, #32
 800a2a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f000 faaa 	bl	800a804 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a2b0:	bf00      	nop
 800a2b2:	3708      	adds	r7, #8
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}

0800a2b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b084      	sub	sp, #16
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
 800a2c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a2cc:	2b01      	cmp	r3, #1
 800a2ce:	d101      	bne.n	800a2d4 <HAL_TIM_ConfigClockSource+0x1c>
 800a2d0:	2302      	movs	r3, #2
 800a2d2:	e0b4      	b.n	800a43e <HAL_TIM_ConfigClockSource+0x186>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2202      	movs	r2, #2
 800a2e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	689b      	ldr	r3, [r3, #8]
 800a2ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a2f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a2fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	68ba      	ldr	r2, [r7, #8]
 800a302:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a30c:	d03e      	beq.n	800a38c <HAL_TIM_ConfigClockSource+0xd4>
 800a30e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a312:	f200 8087 	bhi.w	800a424 <HAL_TIM_ConfigClockSource+0x16c>
 800a316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a31a:	f000 8086 	beq.w	800a42a <HAL_TIM_ConfigClockSource+0x172>
 800a31e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a322:	d87f      	bhi.n	800a424 <HAL_TIM_ConfigClockSource+0x16c>
 800a324:	2b70      	cmp	r3, #112	; 0x70
 800a326:	d01a      	beq.n	800a35e <HAL_TIM_ConfigClockSource+0xa6>
 800a328:	2b70      	cmp	r3, #112	; 0x70
 800a32a:	d87b      	bhi.n	800a424 <HAL_TIM_ConfigClockSource+0x16c>
 800a32c:	2b60      	cmp	r3, #96	; 0x60
 800a32e:	d050      	beq.n	800a3d2 <HAL_TIM_ConfigClockSource+0x11a>
 800a330:	2b60      	cmp	r3, #96	; 0x60
 800a332:	d877      	bhi.n	800a424 <HAL_TIM_ConfigClockSource+0x16c>
 800a334:	2b50      	cmp	r3, #80	; 0x50
 800a336:	d03c      	beq.n	800a3b2 <HAL_TIM_ConfigClockSource+0xfa>
 800a338:	2b50      	cmp	r3, #80	; 0x50
 800a33a:	d873      	bhi.n	800a424 <HAL_TIM_ConfigClockSource+0x16c>
 800a33c:	2b40      	cmp	r3, #64	; 0x40
 800a33e:	d058      	beq.n	800a3f2 <HAL_TIM_ConfigClockSource+0x13a>
 800a340:	2b40      	cmp	r3, #64	; 0x40
 800a342:	d86f      	bhi.n	800a424 <HAL_TIM_ConfigClockSource+0x16c>
 800a344:	2b30      	cmp	r3, #48	; 0x30
 800a346:	d064      	beq.n	800a412 <HAL_TIM_ConfigClockSource+0x15a>
 800a348:	2b30      	cmp	r3, #48	; 0x30
 800a34a:	d86b      	bhi.n	800a424 <HAL_TIM_ConfigClockSource+0x16c>
 800a34c:	2b20      	cmp	r3, #32
 800a34e:	d060      	beq.n	800a412 <HAL_TIM_ConfigClockSource+0x15a>
 800a350:	2b20      	cmp	r3, #32
 800a352:	d867      	bhi.n	800a424 <HAL_TIM_ConfigClockSource+0x16c>
 800a354:	2b00      	cmp	r3, #0
 800a356:	d05c      	beq.n	800a412 <HAL_TIM_ConfigClockSource+0x15a>
 800a358:	2b10      	cmp	r3, #16
 800a35a:	d05a      	beq.n	800a412 <HAL_TIM_ConfigClockSource+0x15a>
 800a35c:	e062      	b.n	800a424 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6818      	ldr	r0, [r3, #0]
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	6899      	ldr	r1, [r3, #8]
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	685a      	ldr	r2, [r3, #4]
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	68db      	ldr	r3, [r3, #12]
 800a36e:	f000 f9ad 	bl	800a6cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	689b      	ldr	r3, [r3, #8]
 800a378:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a380:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	68ba      	ldr	r2, [r7, #8]
 800a388:	609a      	str	r2, [r3, #8]
      break;
 800a38a:	e04f      	b.n	800a42c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	6818      	ldr	r0, [r3, #0]
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	6899      	ldr	r1, [r3, #8]
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	685a      	ldr	r2, [r3, #4]
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	68db      	ldr	r3, [r3, #12]
 800a39c:	f000 f996 	bl	800a6cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	689a      	ldr	r2, [r3, #8]
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a3ae:	609a      	str	r2, [r3, #8]
      break;
 800a3b0:	e03c      	b.n	800a42c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6818      	ldr	r0, [r3, #0]
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	6859      	ldr	r1, [r3, #4]
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	68db      	ldr	r3, [r3, #12]
 800a3be:	461a      	mov	r2, r3
 800a3c0:	f000 f90a 	bl	800a5d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	2150      	movs	r1, #80	; 0x50
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f000 f963 	bl	800a696 <TIM_ITRx_SetConfig>
      break;
 800a3d0:	e02c      	b.n	800a42c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6818      	ldr	r0, [r3, #0]
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	6859      	ldr	r1, [r3, #4]
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	68db      	ldr	r3, [r3, #12]
 800a3de:	461a      	mov	r2, r3
 800a3e0:	f000 f929 	bl	800a636 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2160      	movs	r1, #96	; 0x60
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f000 f953 	bl	800a696 <TIM_ITRx_SetConfig>
      break;
 800a3f0:	e01c      	b.n	800a42c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6818      	ldr	r0, [r3, #0]
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	6859      	ldr	r1, [r3, #4]
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	68db      	ldr	r3, [r3, #12]
 800a3fe:	461a      	mov	r2, r3
 800a400:	f000 f8ea 	bl	800a5d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	2140      	movs	r1, #64	; 0x40
 800a40a:	4618      	mov	r0, r3
 800a40c:	f000 f943 	bl	800a696 <TIM_ITRx_SetConfig>
      break;
 800a410:	e00c      	b.n	800a42c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681a      	ldr	r2, [r3, #0]
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	4619      	mov	r1, r3
 800a41c:	4610      	mov	r0, r2
 800a41e:	f000 f93a 	bl	800a696 <TIM_ITRx_SetConfig>
      break;
 800a422:	e003      	b.n	800a42c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a424:	2301      	movs	r3, #1
 800a426:	73fb      	strb	r3, [r7, #15]
      break;
 800a428:	e000      	b.n	800a42c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a42a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2201      	movs	r2, #1
 800a430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2200      	movs	r2, #0
 800a438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a43c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a43e:	4618      	mov	r0, r3
 800a440:	3710      	adds	r7, #16
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}

0800a446 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a446:	b480      	push	{r7}
 800a448:	b083      	sub	sp, #12
 800a44a:	af00      	add	r7, sp, #0
 800a44c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a44e:	bf00      	nop
 800a450:	370c      	adds	r7, #12
 800a452:	46bd      	mov	sp, r7
 800a454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a458:	4770      	bx	lr

0800a45a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a45a:	b480      	push	{r7}
 800a45c:	b083      	sub	sp, #12
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a462:	bf00      	nop
 800a464:	370c      	adds	r7, #12
 800a466:	46bd      	mov	sp, r7
 800a468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46c:	4770      	bx	lr

0800a46e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a46e:	b480      	push	{r7}
 800a470:	b083      	sub	sp, #12
 800a472:	af00      	add	r7, sp, #0
 800a474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a476:	bf00      	nop
 800a478:	370c      	adds	r7, #12
 800a47a:	46bd      	mov	sp, r7
 800a47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a480:	4770      	bx	lr

0800a482 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a482:	b480      	push	{r7}
 800a484:	b083      	sub	sp, #12
 800a486:	af00      	add	r7, sp, #0
 800a488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a48a:	bf00      	nop
 800a48c:	370c      	adds	r7, #12
 800a48e:	46bd      	mov	sp, r7
 800a490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a494:	4770      	bx	lr
	...

0800a498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a498:	b480      	push	{r7}
 800a49a:	b085      	sub	sp, #20
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
 800a4a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	4a40      	ldr	r2, [pc, #256]	; (800a5ac <TIM_Base_SetConfig+0x114>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d013      	beq.n	800a4d8 <TIM_Base_SetConfig+0x40>
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a4b6:	d00f      	beq.n	800a4d8 <TIM_Base_SetConfig+0x40>
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	4a3d      	ldr	r2, [pc, #244]	; (800a5b0 <TIM_Base_SetConfig+0x118>)
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d00b      	beq.n	800a4d8 <TIM_Base_SetConfig+0x40>
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	4a3c      	ldr	r2, [pc, #240]	; (800a5b4 <TIM_Base_SetConfig+0x11c>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d007      	beq.n	800a4d8 <TIM_Base_SetConfig+0x40>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	4a3b      	ldr	r2, [pc, #236]	; (800a5b8 <TIM_Base_SetConfig+0x120>)
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d003      	beq.n	800a4d8 <TIM_Base_SetConfig+0x40>
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	4a3a      	ldr	r2, [pc, #232]	; (800a5bc <TIM_Base_SetConfig+0x124>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d108      	bne.n	800a4ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	685b      	ldr	r3, [r3, #4]
 800a4e4:	68fa      	ldr	r2, [r7, #12]
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	4a2f      	ldr	r2, [pc, #188]	; (800a5ac <TIM_Base_SetConfig+0x114>)
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	d02b      	beq.n	800a54a <TIM_Base_SetConfig+0xb2>
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a4f8:	d027      	beq.n	800a54a <TIM_Base_SetConfig+0xb2>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	4a2c      	ldr	r2, [pc, #176]	; (800a5b0 <TIM_Base_SetConfig+0x118>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d023      	beq.n	800a54a <TIM_Base_SetConfig+0xb2>
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	4a2b      	ldr	r2, [pc, #172]	; (800a5b4 <TIM_Base_SetConfig+0x11c>)
 800a506:	4293      	cmp	r3, r2
 800a508:	d01f      	beq.n	800a54a <TIM_Base_SetConfig+0xb2>
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	4a2a      	ldr	r2, [pc, #168]	; (800a5b8 <TIM_Base_SetConfig+0x120>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d01b      	beq.n	800a54a <TIM_Base_SetConfig+0xb2>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	4a29      	ldr	r2, [pc, #164]	; (800a5bc <TIM_Base_SetConfig+0x124>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d017      	beq.n	800a54a <TIM_Base_SetConfig+0xb2>
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	4a28      	ldr	r2, [pc, #160]	; (800a5c0 <TIM_Base_SetConfig+0x128>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d013      	beq.n	800a54a <TIM_Base_SetConfig+0xb2>
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	4a27      	ldr	r2, [pc, #156]	; (800a5c4 <TIM_Base_SetConfig+0x12c>)
 800a526:	4293      	cmp	r3, r2
 800a528:	d00f      	beq.n	800a54a <TIM_Base_SetConfig+0xb2>
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	4a26      	ldr	r2, [pc, #152]	; (800a5c8 <TIM_Base_SetConfig+0x130>)
 800a52e:	4293      	cmp	r3, r2
 800a530:	d00b      	beq.n	800a54a <TIM_Base_SetConfig+0xb2>
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	4a25      	ldr	r2, [pc, #148]	; (800a5cc <TIM_Base_SetConfig+0x134>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d007      	beq.n	800a54a <TIM_Base_SetConfig+0xb2>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	4a24      	ldr	r2, [pc, #144]	; (800a5d0 <TIM_Base_SetConfig+0x138>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d003      	beq.n	800a54a <TIM_Base_SetConfig+0xb2>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	4a23      	ldr	r2, [pc, #140]	; (800a5d4 <TIM_Base_SetConfig+0x13c>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d108      	bne.n	800a55c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a550:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	68db      	ldr	r3, [r3, #12]
 800a556:	68fa      	ldr	r2, [r7, #12]
 800a558:	4313      	orrs	r3, r2
 800a55a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	695b      	ldr	r3, [r3, #20]
 800a566:	4313      	orrs	r3, r2
 800a568:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	68fa      	ldr	r2, [r7, #12]
 800a56e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	689a      	ldr	r2, [r3, #8]
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	4a0a      	ldr	r2, [pc, #40]	; (800a5ac <TIM_Base_SetConfig+0x114>)
 800a584:	4293      	cmp	r3, r2
 800a586:	d003      	beq.n	800a590 <TIM_Base_SetConfig+0xf8>
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	4a0c      	ldr	r2, [pc, #48]	; (800a5bc <TIM_Base_SetConfig+0x124>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d103      	bne.n	800a598 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	691a      	ldr	r2, [r3, #16]
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2201      	movs	r2, #1
 800a59c:	615a      	str	r2, [r3, #20]
}
 800a59e:	bf00      	nop
 800a5a0:	3714      	adds	r7, #20
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a8:	4770      	bx	lr
 800a5aa:	bf00      	nop
 800a5ac:	40010000 	.word	0x40010000
 800a5b0:	40000400 	.word	0x40000400
 800a5b4:	40000800 	.word	0x40000800
 800a5b8:	40000c00 	.word	0x40000c00
 800a5bc:	40010400 	.word	0x40010400
 800a5c0:	40014000 	.word	0x40014000
 800a5c4:	40014400 	.word	0x40014400
 800a5c8:	40014800 	.word	0x40014800
 800a5cc:	40001800 	.word	0x40001800
 800a5d0:	40001c00 	.word	0x40001c00
 800a5d4:	40002000 	.word	0x40002000

0800a5d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b087      	sub	sp, #28
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	60f8      	str	r0, [r7, #12]
 800a5e0:	60b9      	str	r1, [r7, #8]
 800a5e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	6a1b      	ldr	r3, [r3, #32]
 800a5e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	6a1b      	ldr	r3, [r3, #32]
 800a5ee:	f023 0201 	bic.w	r2, r3, #1
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	699b      	ldr	r3, [r3, #24]
 800a5fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a5fc:	693b      	ldr	r3, [r7, #16]
 800a5fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a602:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	011b      	lsls	r3, r3, #4
 800a608:	693a      	ldr	r2, [r7, #16]
 800a60a:	4313      	orrs	r3, r2
 800a60c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	f023 030a 	bic.w	r3, r3, #10
 800a614:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a616:	697a      	ldr	r2, [r7, #20]
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	4313      	orrs	r3, r2
 800a61c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	693a      	ldr	r2, [r7, #16]
 800a622:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	697a      	ldr	r2, [r7, #20]
 800a628:	621a      	str	r2, [r3, #32]
}
 800a62a:	bf00      	nop
 800a62c:	371c      	adds	r7, #28
 800a62e:	46bd      	mov	sp, r7
 800a630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a634:	4770      	bx	lr

0800a636 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a636:	b480      	push	{r7}
 800a638:	b087      	sub	sp, #28
 800a63a:	af00      	add	r7, sp, #0
 800a63c:	60f8      	str	r0, [r7, #12]
 800a63e:	60b9      	str	r1, [r7, #8]
 800a640:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	6a1b      	ldr	r3, [r3, #32]
 800a646:	f023 0210 	bic.w	r2, r3, #16
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	699b      	ldr	r3, [r3, #24]
 800a652:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	6a1b      	ldr	r3, [r3, #32]
 800a658:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a660:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	031b      	lsls	r3, r3, #12
 800a666:	697a      	ldr	r2, [r7, #20]
 800a668:	4313      	orrs	r3, r2
 800a66a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a66c:	693b      	ldr	r3, [r7, #16]
 800a66e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a672:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	011b      	lsls	r3, r3, #4
 800a678:	693a      	ldr	r2, [r7, #16]
 800a67a:	4313      	orrs	r3, r2
 800a67c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	697a      	ldr	r2, [r7, #20]
 800a682:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	693a      	ldr	r2, [r7, #16]
 800a688:	621a      	str	r2, [r3, #32]
}
 800a68a:	bf00      	nop
 800a68c:	371c      	adds	r7, #28
 800a68e:	46bd      	mov	sp, r7
 800a690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a694:	4770      	bx	lr

0800a696 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a696:	b480      	push	{r7}
 800a698:	b085      	sub	sp, #20
 800a69a:	af00      	add	r7, sp, #0
 800a69c:	6078      	str	r0, [r7, #4]
 800a69e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a6ae:	683a      	ldr	r2, [r7, #0]
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	4313      	orrs	r3, r2
 800a6b4:	f043 0307 	orr.w	r3, r3, #7
 800a6b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	68fa      	ldr	r2, [r7, #12]
 800a6be:	609a      	str	r2, [r3, #8]
}
 800a6c0:	bf00      	nop
 800a6c2:	3714      	adds	r7, #20
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ca:	4770      	bx	lr

0800a6cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	b087      	sub	sp, #28
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	60f8      	str	r0, [r7, #12]
 800a6d4:	60b9      	str	r1, [r7, #8]
 800a6d6:	607a      	str	r2, [r7, #4]
 800a6d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	689b      	ldr	r3, [r3, #8]
 800a6de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a6e0:	697b      	ldr	r3, [r7, #20]
 800a6e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a6e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	021a      	lsls	r2, r3, #8
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	431a      	orrs	r2, r3
 800a6f0:	68bb      	ldr	r3, [r7, #8]
 800a6f2:	4313      	orrs	r3, r2
 800a6f4:	697a      	ldr	r2, [r7, #20]
 800a6f6:	4313      	orrs	r3, r2
 800a6f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	697a      	ldr	r2, [r7, #20]
 800a6fe:	609a      	str	r2, [r3, #8]
}
 800a700:	bf00      	nop
 800a702:	371c      	adds	r7, #28
 800a704:	46bd      	mov	sp, r7
 800a706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70a:	4770      	bx	lr

0800a70c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a70c:	b480      	push	{r7}
 800a70e:	b085      	sub	sp, #20
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d101      	bne.n	800a724 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a720:	2302      	movs	r3, #2
 800a722:	e05a      	b.n	800a7da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2201      	movs	r2, #1
 800a728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2202      	movs	r2, #2
 800a730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	685b      	ldr	r3, [r3, #4]
 800a73a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	689b      	ldr	r3, [r3, #8]
 800a742:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a74a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	68fa      	ldr	r2, [r7, #12]
 800a752:	4313      	orrs	r3, r2
 800a754:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	68fa      	ldr	r2, [r7, #12]
 800a75c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	4a21      	ldr	r2, [pc, #132]	; (800a7e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a764:	4293      	cmp	r3, r2
 800a766:	d022      	beq.n	800a7ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a770:	d01d      	beq.n	800a7ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	4a1d      	ldr	r2, [pc, #116]	; (800a7ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a778:	4293      	cmp	r3, r2
 800a77a:	d018      	beq.n	800a7ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a1b      	ldr	r2, [pc, #108]	; (800a7f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d013      	beq.n	800a7ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4a1a      	ldr	r2, [pc, #104]	; (800a7f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a78c:	4293      	cmp	r3, r2
 800a78e:	d00e      	beq.n	800a7ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	4a18      	ldr	r2, [pc, #96]	; (800a7f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d009      	beq.n	800a7ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	4a17      	ldr	r2, [pc, #92]	; (800a7fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	d004      	beq.n	800a7ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	4a15      	ldr	r2, [pc, #84]	; (800a800 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d10c      	bne.n	800a7c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a7ae:	68bb      	ldr	r3, [r7, #8]
 800a7b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a7b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	685b      	ldr	r3, [r3, #4]
 800a7ba:	68ba      	ldr	r2, [r7, #8]
 800a7bc:	4313      	orrs	r3, r2
 800a7be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	68ba      	ldr	r2, [r7, #8]
 800a7c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a7d8:	2300      	movs	r3, #0
}
 800a7da:	4618      	mov	r0, r3
 800a7dc:	3714      	adds	r7, #20
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e4:	4770      	bx	lr
 800a7e6:	bf00      	nop
 800a7e8:	40010000 	.word	0x40010000
 800a7ec:	40000400 	.word	0x40000400
 800a7f0:	40000800 	.word	0x40000800
 800a7f4:	40000c00 	.word	0x40000c00
 800a7f8:	40010400 	.word	0x40010400
 800a7fc:	40014000 	.word	0x40014000
 800a800:	40001800 	.word	0x40001800

0800a804 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a804:	b480      	push	{r7}
 800a806:	b083      	sub	sp, #12
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a80c:	bf00      	nop
 800a80e:	370c      	adds	r7, #12
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr

0800a818 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a818:	b480      	push	{r7}
 800a81a:	b083      	sub	sp, #12
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a820:	bf00      	nop
 800a822:	370c      	adds	r7, #12
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr

0800a82c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b082      	sub	sp, #8
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d101      	bne.n	800a83e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a83a:	2301      	movs	r3, #1
 800a83c:	e03f      	b.n	800a8be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a844:	b2db      	uxtb	r3, r3
 800a846:	2b00      	cmp	r3, #0
 800a848:	d106      	bne.n	800a858 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2200      	movs	r2, #0
 800a84e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	f7f7 fcda 	bl	800220c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2224      	movs	r2, #36	; 0x24
 800a85c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	68da      	ldr	r2, [r3, #12]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a86e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f000 f929 	bl	800aac8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	691a      	ldr	r2, [r3, #16]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a884:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	695a      	ldr	r2, [r3, #20]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a894:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	68da      	ldr	r2, [r3, #12]
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a8a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2220      	movs	r2, #32
 800a8b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2220      	movs	r2, #32
 800a8b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3708      	adds	r7, #8
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}

0800a8c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a8c6:	b580      	push	{r7, lr}
 800a8c8:	b08a      	sub	sp, #40	; 0x28
 800a8ca:	af02      	add	r7, sp, #8
 800a8cc:	60f8      	str	r0, [r7, #12]
 800a8ce:	60b9      	str	r1, [r7, #8]
 800a8d0:	603b      	str	r3, [r7, #0]
 800a8d2:	4613      	mov	r3, r2
 800a8d4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a8e0:	b2db      	uxtb	r3, r3
 800a8e2:	2b20      	cmp	r3, #32
 800a8e4:	d17c      	bne.n	800a9e0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d002      	beq.n	800a8f2 <HAL_UART_Transmit+0x2c>
 800a8ec:	88fb      	ldrh	r3, [r7, #6]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d101      	bne.n	800a8f6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	e075      	b.n	800a9e2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d101      	bne.n	800a904 <HAL_UART_Transmit+0x3e>
 800a900:	2302      	movs	r3, #2
 800a902:	e06e      	b.n	800a9e2 <HAL_UART_Transmit+0x11c>
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	2201      	movs	r2, #1
 800a908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	2200      	movs	r2, #0
 800a910:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	2221      	movs	r2, #33	; 0x21
 800a916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a91a:	f7f9 fd23 	bl	8004364 <HAL_GetTick>
 800a91e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	88fa      	ldrh	r2, [r7, #6]
 800a924:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	88fa      	ldrh	r2, [r7, #6]
 800a92a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	689b      	ldr	r3, [r3, #8]
 800a930:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a934:	d108      	bne.n	800a948 <HAL_UART_Transmit+0x82>
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	691b      	ldr	r3, [r3, #16]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d104      	bne.n	800a948 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a93e:	2300      	movs	r3, #0
 800a940:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	61bb      	str	r3, [r7, #24]
 800a946:	e003      	b.n	800a950 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a948:	68bb      	ldr	r3, [r7, #8]
 800a94a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a94c:	2300      	movs	r3, #0
 800a94e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	2200      	movs	r2, #0
 800a954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a958:	e02a      	b.n	800a9b0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	9300      	str	r3, [sp, #0]
 800a95e:	697b      	ldr	r3, [r7, #20]
 800a960:	2200      	movs	r2, #0
 800a962:	2180      	movs	r1, #128	; 0x80
 800a964:	68f8      	ldr	r0, [r7, #12]
 800a966:	f000 f840 	bl	800a9ea <UART_WaitOnFlagUntilTimeout>
 800a96a:	4603      	mov	r3, r0
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d001      	beq.n	800a974 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a970:	2303      	movs	r3, #3
 800a972:	e036      	b.n	800a9e2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a974:	69fb      	ldr	r3, [r7, #28]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d10b      	bne.n	800a992 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a97a:	69bb      	ldr	r3, [r7, #24]
 800a97c:	881b      	ldrh	r3, [r3, #0]
 800a97e:	461a      	mov	r2, r3
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a988:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a98a:	69bb      	ldr	r3, [r7, #24]
 800a98c:	3302      	adds	r3, #2
 800a98e:	61bb      	str	r3, [r7, #24]
 800a990:	e007      	b.n	800a9a2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a992:	69fb      	ldr	r3, [r7, #28]
 800a994:	781a      	ldrb	r2, [r3, #0]
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a99c:	69fb      	ldr	r3, [r7, #28]
 800a99e:	3301      	adds	r3, #1
 800a9a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a9a6:	b29b      	uxth	r3, r3
 800a9a8:	3b01      	subs	r3, #1
 800a9aa:	b29a      	uxth	r2, r3
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a9b4:	b29b      	uxth	r3, r3
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d1cf      	bne.n	800a95a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	9300      	str	r3, [sp, #0]
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	2140      	movs	r1, #64	; 0x40
 800a9c4:	68f8      	ldr	r0, [r7, #12]
 800a9c6:	f000 f810 	bl	800a9ea <UART_WaitOnFlagUntilTimeout>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d001      	beq.n	800a9d4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a9d0:	2303      	movs	r3, #3
 800a9d2:	e006      	b.n	800a9e2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	2220      	movs	r2, #32
 800a9d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	e000      	b.n	800a9e2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a9e0:	2302      	movs	r3, #2
  }
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3720      	adds	r7, #32
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}

0800a9ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a9ea:	b580      	push	{r7, lr}
 800a9ec:	b090      	sub	sp, #64	; 0x40
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	60f8      	str	r0, [r7, #12]
 800a9f2:	60b9      	str	r1, [r7, #8]
 800a9f4:	603b      	str	r3, [r7, #0]
 800a9f6:	4613      	mov	r3, r2
 800a9f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9fa:	e050      	b.n	800aa9e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a9fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a9fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa02:	d04c      	beq.n	800aa9e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800aa04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d007      	beq.n	800aa1a <UART_WaitOnFlagUntilTimeout+0x30>
 800aa0a:	f7f9 fcab 	bl	8004364 <HAL_GetTick>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	1ad3      	subs	r3, r2, r3
 800aa14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aa16:	429a      	cmp	r2, r3
 800aa18:	d241      	bcs.n	800aa9e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	330c      	adds	r3, #12
 800aa20:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa24:	e853 3f00 	ldrex	r3, [r3]
 800aa28:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aa2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa2c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800aa30:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	330c      	adds	r3, #12
 800aa38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800aa3a:	637a      	str	r2, [r7, #52]	; 0x34
 800aa3c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa3e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800aa40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa42:	e841 2300 	strex	r3, r2, [r1]
 800aa46:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800aa48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d1e5      	bne.n	800aa1a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	3314      	adds	r3, #20
 800aa54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	e853 3f00 	ldrex	r3, [r3]
 800aa5c:	613b      	str	r3, [r7, #16]
   return(result);
 800aa5e:	693b      	ldr	r3, [r7, #16]
 800aa60:	f023 0301 	bic.w	r3, r3, #1
 800aa64:	63bb      	str	r3, [r7, #56]	; 0x38
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	3314      	adds	r3, #20
 800aa6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa6e:	623a      	str	r2, [r7, #32]
 800aa70:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa72:	69f9      	ldr	r1, [r7, #28]
 800aa74:	6a3a      	ldr	r2, [r7, #32]
 800aa76:	e841 2300 	strex	r3, r2, [r1]
 800aa7a:	61bb      	str	r3, [r7, #24]
   return(result);
 800aa7c:	69bb      	ldr	r3, [r7, #24]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d1e5      	bne.n	800aa4e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	2220      	movs	r2, #32
 800aa86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2220      	movs	r2, #32
 800aa8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2200      	movs	r2, #0
 800aa96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800aa9a:	2303      	movs	r3, #3
 800aa9c:	e00f      	b.n	800aabe <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	681a      	ldr	r2, [r3, #0]
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	4013      	ands	r3, r2
 800aaa8:	68ba      	ldr	r2, [r7, #8]
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	bf0c      	ite	eq
 800aaae:	2301      	moveq	r3, #1
 800aab0:	2300      	movne	r3, #0
 800aab2:	b2db      	uxtb	r3, r3
 800aab4:	461a      	mov	r2, r3
 800aab6:	79fb      	ldrb	r3, [r7, #7]
 800aab8:	429a      	cmp	r2, r3
 800aaba:	d09f      	beq.n	800a9fc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800aabc:	2300      	movs	r3, #0
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3740      	adds	r7, #64	; 0x40
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}
	...

0800aac8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aacc:	b0c0      	sub	sp, #256	; 0x100
 800aace:	af00      	add	r7, sp, #0
 800aad0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	691b      	ldr	r3, [r3, #16]
 800aadc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800aae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aae4:	68d9      	ldr	r1, [r3, #12]
 800aae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	ea40 0301 	orr.w	r3, r0, r1
 800aaf0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aaf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aaf6:	689a      	ldr	r2, [r3, #8]
 800aaf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aafc:	691b      	ldr	r3, [r3, #16]
 800aafe:	431a      	orrs	r2, r3
 800ab00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab04:	695b      	ldr	r3, [r3, #20]
 800ab06:	431a      	orrs	r2, r3
 800ab08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab0c:	69db      	ldr	r3, [r3, #28]
 800ab0e:	4313      	orrs	r3, r2
 800ab10:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ab14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	68db      	ldr	r3, [r3, #12]
 800ab1c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ab20:	f021 010c 	bic.w	r1, r1, #12
 800ab24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ab2e:	430b      	orrs	r3, r1
 800ab30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ab32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	695b      	ldr	r3, [r3, #20]
 800ab3a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ab3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab42:	6999      	ldr	r1, [r3, #24]
 800ab44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	ea40 0301 	orr.w	r3, r0, r1
 800ab4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ab50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab54:	681a      	ldr	r2, [r3, #0]
 800ab56:	4b8f      	ldr	r3, [pc, #572]	; (800ad94 <UART_SetConfig+0x2cc>)
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d005      	beq.n	800ab68 <UART_SetConfig+0xa0>
 800ab5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab60:	681a      	ldr	r2, [r3, #0]
 800ab62:	4b8d      	ldr	r3, [pc, #564]	; (800ad98 <UART_SetConfig+0x2d0>)
 800ab64:	429a      	cmp	r2, r3
 800ab66:	d104      	bne.n	800ab72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ab68:	f7fe f968 	bl	8008e3c <HAL_RCC_GetPCLK2Freq>
 800ab6c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800ab70:	e003      	b.n	800ab7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ab72:	f7fe f94f 	bl	8008e14 <HAL_RCC_GetPCLK1Freq>
 800ab76:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ab7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab7e:	69db      	ldr	r3, [r3, #28]
 800ab80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab84:	f040 810c 	bne.w	800ada0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ab88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ab92:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ab96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ab9a:	4622      	mov	r2, r4
 800ab9c:	462b      	mov	r3, r5
 800ab9e:	1891      	adds	r1, r2, r2
 800aba0:	65b9      	str	r1, [r7, #88]	; 0x58
 800aba2:	415b      	adcs	r3, r3
 800aba4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aba6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800abaa:	4621      	mov	r1, r4
 800abac:	eb12 0801 	adds.w	r8, r2, r1
 800abb0:	4629      	mov	r1, r5
 800abb2:	eb43 0901 	adc.w	r9, r3, r1
 800abb6:	f04f 0200 	mov.w	r2, #0
 800abba:	f04f 0300 	mov.w	r3, #0
 800abbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800abc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800abc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800abca:	4690      	mov	r8, r2
 800abcc:	4699      	mov	r9, r3
 800abce:	4623      	mov	r3, r4
 800abd0:	eb18 0303 	adds.w	r3, r8, r3
 800abd4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800abd8:	462b      	mov	r3, r5
 800abda:	eb49 0303 	adc.w	r3, r9, r3
 800abde:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800abe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abe6:	685b      	ldr	r3, [r3, #4]
 800abe8:	2200      	movs	r2, #0
 800abea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800abee:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800abf2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800abf6:	460b      	mov	r3, r1
 800abf8:	18db      	adds	r3, r3, r3
 800abfa:	653b      	str	r3, [r7, #80]	; 0x50
 800abfc:	4613      	mov	r3, r2
 800abfe:	eb42 0303 	adc.w	r3, r2, r3
 800ac02:	657b      	str	r3, [r7, #84]	; 0x54
 800ac04:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ac08:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ac0c:	f7f5 fb48 	bl	80002a0 <__aeabi_uldivmod>
 800ac10:	4602      	mov	r2, r0
 800ac12:	460b      	mov	r3, r1
 800ac14:	4b61      	ldr	r3, [pc, #388]	; (800ad9c <UART_SetConfig+0x2d4>)
 800ac16:	fba3 2302 	umull	r2, r3, r3, r2
 800ac1a:	095b      	lsrs	r3, r3, #5
 800ac1c:	011c      	lsls	r4, r3, #4
 800ac1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ac22:	2200      	movs	r2, #0
 800ac24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ac28:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800ac2c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800ac30:	4642      	mov	r2, r8
 800ac32:	464b      	mov	r3, r9
 800ac34:	1891      	adds	r1, r2, r2
 800ac36:	64b9      	str	r1, [r7, #72]	; 0x48
 800ac38:	415b      	adcs	r3, r3
 800ac3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ac3c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800ac40:	4641      	mov	r1, r8
 800ac42:	eb12 0a01 	adds.w	sl, r2, r1
 800ac46:	4649      	mov	r1, r9
 800ac48:	eb43 0b01 	adc.w	fp, r3, r1
 800ac4c:	f04f 0200 	mov.w	r2, #0
 800ac50:	f04f 0300 	mov.w	r3, #0
 800ac54:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ac58:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ac5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ac60:	4692      	mov	sl, r2
 800ac62:	469b      	mov	fp, r3
 800ac64:	4643      	mov	r3, r8
 800ac66:	eb1a 0303 	adds.w	r3, sl, r3
 800ac6a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ac6e:	464b      	mov	r3, r9
 800ac70:	eb4b 0303 	adc.w	r3, fp, r3
 800ac74:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ac78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ac84:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800ac88:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800ac8c:	460b      	mov	r3, r1
 800ac8e:	18db      	adds	r3, r3, r3
 800ac90:	643b      	str	r3, [r7, #64]	; 0x40
 800ac92:	4613      	mov	r3, r2
 800ac94:	eb42 0303 	adc.w	r3, r2, r3
 800ac98:	647b      	str	r3, [r7, #68]	; 0x44
 800ac9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ac9e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800aca2:	f7f5 fafd 	bl	80002a0 <__aeabi_uldivmod>
 800aca6:	4602      	mov	r2, r0
 800aca8:	460b      	mov	r3, r1
 800acaa:	4611      	mov	r1, r2
 800acac:	4b3b      	ldr	r3, [pc, #236]	; (800ad9c <UART_SetConfig+0x2d4>)
 800acae:	fba3 2301 	umull	r2, r3, r3, r1
 800acb2:	095b      	lsrs	r3, r3, #5
 800acb4:	2264      	movs	r2, #100	; 0x64
 800acb6:	fb02 f303 	mul.w	r3, r2, r3
 800acba:	1acb      	subs	r3, r1, r3
 800acbc:	00db      	lsls	r3, r3, #3
 800acbe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800acc2:	4b36      	ldr	r3, [pc, #216]	; (800ad9c <UART_SetConfig+0x2d4>)
 800acc4:	fba3 2302 	umull	r2, r3, r3, r2
 800acc8:	095b      	lsrs	r3, r3, #5
 800acca:	005b      	lsls	r3, r3, #1
 800accc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800acd0:	441c      	add	r4, r3
 800acd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800acd6:	2200      	movs	r2, #0
 800acd8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800acdc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800ace0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800ace4:	4642      	mov	r2, r8
 800ace6:	464b      	mov	r3, r9
 800ace8:	1891      	adds	r1, r2, r2
 800acea:	63b9      	str	r1, [r7, #56]	; 0x38
 800acec:	415b      	adcs	r3, r3
 800acee:	63fb      	str	r3, [r7, #60]	; 0x3c
 800acf0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800acf4:	4641      	mov	r1, r8
 800acf6:	1851      	adds	r1, r2, r1
 800acf8:	6339      	str	r1, [r7, #48]	; 0x30
 800acfa:	4649      	mov	r1, r9
 800acfc:	414b      	adcs	r3, r1
 800acfe:	637b      	str	r3, [r7, #52]	; 0x34
 800ad00:	f04f 0200 	mov.w	r2, #0
 800ad04:	f04f 0300 	mov.w	r3, #0
 800ad08:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800ad0c:	4659      	mov	r1, fp
 800ad0e:	00cb      	lsls	r3, r1, #3
 800ad10:	4651      	mov	r1, sl
 800ad12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ad16:	4651      	mov	r1, sl
 800ad18:	00ca      	lsls	r2, r1, #3
 800ad1a:	4610      	mov	r0, r2
 800ad1c:	4619      	mov	r1, r3
 800ad1e:	4603      	mov	r3, r0
 800ad20:	4642      	mov	r2, r8
 800ad22:	189b      	adds	r3, r3, r2
 800ad24:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ad28:	464b      	mov	r3, r9
 800ad2a:	460a      	mov	r2, r1
 800ad2c:	eb42 0303 	adc.w	r3, r2, r3
 800ad30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ad34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad38:	685b      	ldr	r3, [r3, #4]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ad40:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800ad44:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800ad48:	460b      	mov	r3, r1
 800ad4a:	18db      	adds	r3, r3, r3
 800ad4c:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad4e:	4613      	mov	r3, r2
 800ad50:	eb42 0303 	adc.w	r3, r2, r3
 800ad54:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ad56:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ad5a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800ad5e:	f7f5 fa9f 	bl	80002a0 <__aeabi_uldivmod>
 800ad62:	4602      	mov	r2, r0
 800ad64:	460b      	mov	r3, r1
 800ad66:	4b0d      	ldr	r3, [pc, #52]	; (800ad9c <UART_SetConfig+0x2d4>)
 800ad68:	fba3 1302 	umull	r1, r3, r3, r2
 800ad6c:	095b      	lsrs	r3, r3, #5
 800ad6e:	2164      	movs	r1, #100	; 0x64
 800ad70:	fb01 f303 	mul.w	r3, r1, r3
 800ad74:	1ad3      	subs	r3, r2, r3
 800ad76:	00db      	lsls	r3, r3, #3
 800ad78:	3332      	adds	r3, #50	; 0x32
 800ad7a:	4a08      	ldr	r2, [pc, #32]	; (800ad9c <UART_SetConfig+0x2d4>)
 800ad7c:	fba2 2303 	umull	r2, r3, r2, r3
 800ad80:	095b      	lsrs	r3, r3, #5
 800ad82:	f003 0207 	and.w	r2, r3, #7
 800ad86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	4422      	add	r2, r4
 800ad8e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ad90:	e105      	b.n	800af9e <UART_SetConfig+0x4d6>
 800ad92:	bf00      	nop
 800ad94:	40011000 	.word	0x40011000
 800ad98:	40011400 	.word	0x40011400
 800ad9c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ada0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ada4:	2200      	movs	r2, #0
 800ada6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800adaa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800adae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800adb2:	4642      	mov	r2, r8
 800adb4:	464b      	mov	r3, r9
 800adb6:	1891      	adds	r1, r2, r2
 800adb8:	6239      	str	r1, [r7, #32]
 800adba:	415b      	adcs	r3, r3
 800adbc:	627b      	str	r3, [r7, #36]	; 0x24
 800adbe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800adc2:	4641      	mov	r1, r8
 800adc4:	1854      	adds	r4, r2, r1
 800adc6:	4649      	mov	r1, r9
 800adc8:	eb43 0501 	adc.w	r5, r3, r1
 800adcc:	f04f 0200 	mov.w	r2, #0
 800add0:	f04f 0300 	mov.w	r3, #0
 800add4:	00eb      	lsls	r3, r5, #3
 800add6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800adda:	00e2      	lsls	r2, r4, #3
 800addc:	4614      	mov	r4, r2
 800adde:	461d      	mov	r5, r3
 800ade0:	4643      	mov	r3, r8
 800ade2:	18e3      	adds	r3, r4, r3
 800ade4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800ade8:	464b      	mov	r3, r9
 800adea:	eb45 0303 	adc.w	r3, r5, r3
 800adee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800adf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adf6:	685b      	ldr	r3, [r3, #4]
 800adf8:	2200      	movs	r2, #0
 800adfa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800adfe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ae02:	f04f 0200 	mov.w	r2, #0
 800ae06:	f04f 0300 	mov.w	r3, #0
 800ae0a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800ae0e:	4629      	mov	r1, r5
 800ae10:	008b      	lsls	r3, r1, #2
 800ae12:	4621      	mov	r1, r4
 800ae14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ae18:	4621      	mov	r1, r4
 800ae1a:	008a      	lsls	r2, r1, #2
 800ae1c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800ae20:	f7f5 fa3e 	bl	80002a0 <__aeabi_uldivmod>
 800ae24:	4602      	mov	r2, r0
 800ae26:	460b      	mov	r3, r1
 800ae28:	4b60      	ldr	r3, [pc, #384]	; (800afac <UART_SetConfig+0x4e4>)
 800ae2a:	fba3 2302 	umull	r2, r3, r3, r2
 800ae2e:	095b      	lsrs	r3, r3, #5
 800ae30:	011c      	lsls	r4, r3, #4
 800ae32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ae36:	2200      	movs	r2, #0
 800ae38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ae3c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ae40:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ae44:	4642      	mov	r2, r8
 800ae46:	464b      	mov	r3, r9
 800ae48:	1891      	adds	r1, r2, r2
 800ae4a:	61b9      	str	r1, [r7, #24]
 800ae4c:	415b      	adcs	r3, r3
 800ae4e:	61fb      	str	r3, [r7, #28]
 800ae50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ae54:	4641      	mov	r1, r8
 800ae56:	1851      	adds	r1, r2, r1
 800ae58:	6139      	str	r1, [r7, #16]
 800ae5a:	4649      	mov	r1, r9
 800ae5c:	414b      	adcs	r3, r1
 800ae5e:	617b      	str	r3, [r7, #20]
 800ae60:	f04f 0200 	mov.w	r2, #0
 800ae64:	f04f 0300 	mov.w	r3, #0
 800ae68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ae6c:	4659      	mov	r1, fp
 800ae6e:	00cb      	lsls	r3, r1, #3
 800ae70:	4651      	mov	r1, sl
 800ae72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ae76:	4651      	mov	r1, sl
 800ae78:	00ca      	lsls	r2, r1, #3
 800ae7a:	4610      	mov	r0, r2
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	4603      	mov	r3, r0
 800ae80:	4642      	mov	r2, r8
 800ae82:	189b      	adds	r3, r3, r2
 800ae84:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ae88:	464b      	mov	r3, r9
 800ae8a:	460a      	mov	r2, r1
 800ae8c:	eb42 0303 	adc.w	r3, r2, r3
 800ae90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ae94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae98:	685b      	ldr	r3, [r3, #4]
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	67bb      	str	r3, [r7, #120]	; 0x78
 800ae9e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800aea0:	f04f 0200 	mov.w	r2, #0
 800aea4:	f04f 0300 	mov.w	r3, #0
 800aea8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800aeac:	4649      	mov	r1, r9
 800aeae:	008b      	lsls	r3, r1, #2
 800aeb0:	4641      	mov	r1, r8
 800aeb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aeb6:	4641      	mov	r1, r8
 800aeb8:	008a      	lsls	r2, r1, #2
 800aeba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800aebe:	f7f5 f9ef 	bl	80002a0 <__aeabi_uldivmod>
 800aec2:	4602      	mov	r2, r0
 800aec4:	460b      	mov	r3, r1
 800aec6:	4b39      	ldr	r3, [pc, #228]	; (800afac <UART_SetConfig+0x4e4>)
 800aec8:	fba3 1302 	umull	r1, r3, r3, r2
 800aecc:	095b      	lsrs	r3, r3, #5
 800aece:	2164      	movs	r1, #100	; 0x64
 800aed0:	fb01 f303 	mul.w	r3, r1, r3
 800aed4:	1ad3      	subs	r3, r2, r3
 800aed6:	011b      	lsls	r3, r3, #4
 800aed8:	3332      	adds	r3, #50	; 0x32
 800aeda:	4a34      	ldr	r2, [pc, #208]	; (800afac <UART_SetConfig+0x4e4>)
 800aedc:	fba2 2303 	umull	r2, r3, r2, r3
 800aee0:	095b      	lsrs	r3, r3, #5
 800aee2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aee6:	441c      	add	r4, r3
 800aee8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aeec:	2200      	movs	r2, #0
 800aeee:	673b      	str	r3, [r7, #112]	; 0x70
 800aef0:	677a      	str	r2, [r7, #116]	; 0x74
 800aef2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800aef6:	4642      	mov	r2, r8
 800aef8:	464b      	mov	r3, r9
 800aefa:	1891      	adds	r1, r2, r2
 800aefc:	60b9      	str	r1, [r7, #8]
 800aefe:	415b      	adcs	r3, r3
 800af00:	60fb      	str	r3, [r7, #12]
 800af02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800af06:	4641      	mov	r1, r8
 800af08:	1851      	adds	r1, r2, r1
 800af0a:	6039      	str	r1, [r7, #0]
 800af0c:	4649      	mov	r1, r9
 800af0e:	414b      	adcs	r3, r1
 800af10:	607b      	str	r3, [r7, #4]
 800af12:	f04f 0200 	mov.w	r2, #0
 800af16:	f04f 0300 	mov.w	r3, #0
 800af1a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800af1e:	4659      	mov	r1, fp
 800af20:	00cb      	lsls	r3, r1, #3
 800af22:	4651      	mov	r1, sl
 800af24:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800af28:	4651      	mov	r1, sl
 800af2a:	00ca      	lsls	r2, r1, #3
 800af2c:	4610      	mov	r0, r2
 800af2e:	4619      	mov	r1, r3
 800af30:	4603      	mov	r3, r0
 800af32:	4642      	mov	r2, r8
 800af34:	189b      	adds	r3, r3, r2
 800af36:	66bb      	str	r3, [r7, #104]	; 0x68
 800af38:	464b      	mov	r3, r9
 800af3a:	460a      	mov	r2, r1
 800af3c:	eb42 0303 	adc.w	r3, r2, r3
 800af40:	66fb      	str	r3, [r7, #108]	; 0x6c
 800af42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af46:	685b      	ldr	r3, [r3, #4]
 800af48:	2200      	movs	r2, #0
 800af4a:	663b      	str	r3, [r7, #96]	; 0x60
 800af4c:	667a      	str	r2, [r7, #100]	; 0x64
 800af4e:	f04f 0200 	mov.w	r2, #0
 800af52:	f04f 0300 	mov.w	r3, #0
 800af56:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800af5a:	4649      	mov	r1, r9
 800af5c:	008b      	lsls	r3, r1, #2
 800af5e:	4641      	mov	r1, r8
 800af60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800af64:	4641      	mov	r1, r8
 800af66:	008a      	lsls	r2, r1, #2
 800af68:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800af6c:	f7f5 f998 	bl	80002a0 <__aeabi_uldivmod>
 800af70:	4602      	mov	r2, r0
 800af72:	460b      	mov	r3, r1
 800af74:	4b0d      	ldr	r3, [pc, #52]	; (800afac <UART_SetConfig+0x4e4>)
 800af76:	fba3 1302 	umull	r1, r3, r3, r2
 800af7a:	095b      	lsrs	r3, r3, #5
 800af7c:	2164      	movs	r1, #100	; 0x64
 800af7e:	fb01 f303 	mul.w	r3, r1, r3
 800af82:	1ad3      	subs	r3, r2, r3
 800af84:	011b      	lsls	r3, r3, #4
 800af86:	3332      	adds	r3, #50	; 0x32
 800af88:	4a08      	ldr	r2, [pc, #32]	; (800afac <UART_SetConfig+0x4e4>)
 800af8a:	fba2 2303 	umull	r2, r3, r2, r3
 800af8e:	095b      	lsrs	r3, r3, #5
 800af90:	f003 020f 	and.w	r2, r3, #15
 800af94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	4422      	add	r2, r4
 800af9c:	609a      	str	r2, [r3, #8]
}
 800af9e:	bf00      	nop
 800afa0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800afa4:	46bd      	mov	sp, r7
 800afa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800afaa:	bf00      	nop
 800afac:	51eb851f 	.word	0x51eb851f

0800afb0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b083      	sub	sp, #12
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
 800afb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d123      	bne.n	800b00a <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800afca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800afce:	683a      	ldr	r2, [r7, #0]
 800afd0:	6851      	ldr	r1, [r2, #4]
 800afd2:	683a      	ldr	r2, [r7, #0]
 800afd4:	6892      	ldr	r2, [r2, #8]
 800afd6:	4311      	orrs	r1, r2
 800afd8:	683a      	ldr	r2, [r7, #0]
 800afda:	68d2      	ldr	r2, [r2, #12]
 800afdc:	4311      	orrs	r1, r2
 800afde:	683a      	ldr	r2, [r7, #0]
 800afe0:	6912      	ldr	r2, [r2, #16]
 800afe2:	4311      	orrs	r1, r2
 800afe4:	683a      	ldr	r2, [r7, #0]
 800afe6:	6952      	ldr	r2, [r2, #20]
 800afe8:	4311      	orrs	r1, r2
 800afea:	683a      	ldr	r2, [r7, #0]
 800afec:	6992      	ldr	r2, [r2, #24]
 800afee:	4311      	orrs	r1, r2
 800aff0:	683a      	ldr	r2, [r7, #0]
 800aff2:	69d2      	ldr	r2, [r2, #28]
 800aff4:	4311      	orrs	r1, r2
 800aff6:	683a      	ldr	r2, [r7, #0]
 800aff8:	6a12      	ldr	r2, [r2, #32]
 800affa:	4311      	orrs	r1, r2
 800affc:	683a      	ldr	r2, [r7, #0]
 800affe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b000:	430a      	orrs	r2, r1
 800b002:	431a      	orrs	r2, r3
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	601a      	str	r2, [r3, #0]
 800b008:	e028      	b.n	800b05c <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	69d9      	ldr	r1, [r3, #28]
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	6a1b      	ldr	r3, [r3, #32]
 800b01a:	4319      	orrs	r1, r3
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b020:	430b      	orrs	r3, r1
 800b022:	431a      	orrs	r2, r3
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	685b      	ldr	r3, [r3, #4]
 800b02c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800b030:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b034:	683a      	ldr	r2, [r7, #0]
 800b036:	6851      	ldr	r1, [r2, #4]
 800b038:	683a      	ldr	r2, [r7, #0]
 800b03a:	6892      	ldr	r2, [r2, #8]
 800b03c:	4311      	orrs	r1, r2
 800b03e:	683a      	ldr	r2, [r7, #0]
 800b040:	68d2      	ldr	r2, [r2, #12]
 800b042:	4311      	orrs	r1, r2
 800b044:	683a      	ldr	r2, [r7, #0]
 800b046:	6912      	ldr	r2, [r2, #16]
 800b048:	4311      	orrs	r1, r2
 800b04a:	683a      	ldr	r2, [r7, #0]
 800b04c:	6952      	ldr	r2, [r2, #20]
 800b04e:	4311      	orrs	r1, r2
 800b050:	683a      	ldr	r2, [r7, #0]
 800b052:	6992      	ldr	r2, [r2, #24]
 800b054:	430a      	orrs	r2, r1
 800b056:	431a      	orrs	r2, r3
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800b05c:	2300      	movs	r3, #0
}
 800b05e:	4618      	mov	r0, r3
 800b060:	370c      	adds	r7, #12
 800b062:	46bd      	mov	sp, r7
 800b064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b068:	4770      	bx	lr

0800b06a <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b06a:	b480      	push	{r7}
 800b06c:	b085      	sub	sp, #20
 800b06e:	af00      	add	r7, sp, #0
 800b070:	60f8      	str	r0, [r7, #12]
 800b072:	60b9      	str	r1, [r7, #8]
 800b074:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d128      	bne.n	800b0ce <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	689b      	ldr	r3, [r3, #8]
 800b080:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	1e59      	subs	r1, r3, #1
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	685b      	ldr	r3, [r3, #4]
 800b08e:	3b01      	subs	r3, #1
 800b090:	011b      	lsls	r3, r3, #4
 800b092:	4319      	orrs	r1, r3
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	689b      	ldr	r3, [r3, #8]
 800b098:	3b01      	subs	r3, #1
 800b09a:	021b      	lsls	r3, r3, #8
 800b09c:	4319      	orrs	r1, r3
 800b09e:	68bb      	ldr	r3, [r7, #8]
 800b0a0:	68db      	ldr	r3, [r3, #12]
 800b0a2:	3b01      	subs	r3, #1
 800b0a4:	031b      	lsls	r3, r3, #12
 800b0a6:	4319      	orrs	r1, r3
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	691b      	ldr	r3, [r3, #16]
 800b0ac:	3b01      	subs	r3, #1
 800b0ae:	041b      	lsls	r3, r3, #16
 800b0b0:	4319      	orrs	r1, r3
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	695b      	ldr	r3, [r3, #20]
 800b0b6:	3b01      	subs	r3, #1
 800b0b8:	051b      	lsls	r3, r3, #20
 800b0ba:	4319      	orrs	r1, r3
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	699b      	ldr	r3, [r3, #24]
 800b0c0:	3b01      	subs	r3, #1
 800b0c2:	061b      	lsls	r3, r3, #24
 800b0c4:	430b      	orrs	r3, r1
 800b0c6:	431a      	orrs	r2, r3
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	609a      	str	r2, [r3, #8]
 800b0cc:	e02f      	b.n	800b12e <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	689b      	ldr	r3, [r3, #8]
 800b0d2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b0d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b0da:	68ba      	ldr	r2, [r7, #8]
 800b0dc:	68d2      	ldr	r2, [r2, #12]
 800b0de:	3a01      	subs	r2, #1
 800b0e0:	0311      	lsls	r1, r2, #12
 800b0e2:	68ba      	ldr	r2, [r7, #8]
 800b0e4:	6952      	ldr	r2, [r2, #20]
 800b0e6:	3a01      	subs	r2, #1
 800b0e8:	0512      	lsls	r2, r2, #20
 800b0ea:	430a      	orrs	r2, r1
 800b0ec:	431a      	orrs	r2, r3
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	68db      	ldr	r3, [r3, #12]
 800b0f6:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	1e59      	subs	r1, r3, #1
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	685b      	ldr	r3, [r3, #4]
 800b104:	3b01      	subs	r3, #1
 800b106:	011b      	lsls	r3, r3, #4
 800b108:	4319      	orrs	r1, r3
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	689b      	ldr	r3, [r3, #8]
 800b10e:	3b01      	subs	r3, #1
 800b110:	021b      	lsls	r3, r3, #8
 800b112:	4319      	orrs	r1, r3
 800b114:	68bb      	ldr	r3, [r7, #8]
 800b116:	691b      	ldr	r3, [r3, #16]
 800b118:	3b01      	subs	r3, #1
 800b11a:	041b      	lsls	r3, r3, #16
 800b11c:	4319      	orrs	r1, r3
 800b11e:	68bb      	ldr	r3, [r7, #8]
 800b120:	699b      	ldr	r3, [r3, #24]
 800b122:	3b01      	subs	r3, #1
 800b124:	061b      	lsls	r3, r3, #24
 800b126:	430b      	orrs	r3, r1
 800b128:	431a      	orrs	r2, r3
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800b12e:	2300      	movs	r3, #0
}
 800b130:	4618      	mov	r0, r3
 800b132:	3714      	adds	r7, #20
 800b134:	46bd      	mov	sp, r7
 800b136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13a:	4770      	bx	lr

0800b13c <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b086      	sub	sp, #24
 800b140:	af00      	add	r7, sp, #0
 800b142:	60f8      	str	r0, [r7, #12]
 800b144:	60b9      	str	r1, [r7, #8]
 800b146:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800b148:	2300      	movs	r3, #0
 800b14a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	691b      	ldr	r3, [r3, #16]
 800b150:	0d9b      	lsrs	r3, r3, #22
 800b152:	059b      	lsls	r3, r3, #22
 800b154:	68ba      	ldr	r2, [r7, #8]
 800b156:	6811      	ldr	r1, [r2, #0]
 800b158:	68ba      	ldr	r2, [r7, #8]
 800b15a:	6852      	ldr	r2, [r2, #4]
 800b15c:	4311      	orrs	r1, r2
 800b15e:	68ba      	ldr	r2, [r7, #8]
 800b160:	6892      	ldr	r2, [r2, #8]
 800b162:	3a01      	subs	r2, #1
 800b164:	0152      	lsls	r2, r2, #5
 800b166:	4311      	orrs	r1, r2
 800b168:	68ba      	ldr	r2, [r7, #8]
 800b16a:	68d2      	ldr	r2, [r2, #12]
 800b16c:	0252      	lsls	r2, r2, #9
 800b16e:	430a      	orrs	r2, r1
 800b170:	431a      	orrs	r2, r3
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 800b176:	f7f9 f8f5 	bl	8004364 <HAL_GetTick>
 800b17a:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800b17c:	e010      	b.n	800b1a0 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b184:	d00c      	beq.n	800b1a0 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d007      	beq.n	800b19c <FMC_SDRAM_SendCommand+0x60>
 800b18c:	f7f9 f8ea 	bl	8004364 <HAL_GetTick>
 800b190:	4602      	mov	r2, r0
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	1ad3      	subs	r3, r2, r3
 800b196:	687a      	ldr	r2, [r7, #4]
 800b198:	429a      	cmp	r2, r3
 800b19a:	d201      	bcs.n	800b1a0 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 800b19c:	2303      	movs	r3, #3
 800b19e:	e006      	b.n	800b1ae <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	699b      	ldr	r3, [r3, #24]
 800b1a4:	f003 0320 	and.w	r3, r3, #32
 800b1a8:	2b20      	cmp	r3, #32
 800b1aa:	d0e8      	beq.n	800b17e <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 800b1ac:	2300      	movs	r3, #0
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3718      	adds	r7, #24
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}

0800b1b6 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800b1b6:	b480      	push	{r7}
 800b1b8:	b083      	sub	sp, #12
 800b1ba:	af00      	add	r7, sp, #0
 800b1bc:	6078      	str	r0, [r7, #4]
 800b1be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	695b      	ldr	r3, [r3, #20]
 800b1c4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800b1c8:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 800b1cc:	683a      	ldr	r2, [r7, #0]
 800b1ce:	0052      	lsls	r2, r2, #1
 800b1d0:	431a      	orrs	r2, r3
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800b1d6:	2300      	movs	r3, #0
}
 800b1d8:	4618      	mov	r0, r3
 800b1da:	370c      	adds	r7, #12
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e2:	4770      	bx	lr

0800b1e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b1e4:	b084      	sub	sp, #16
 800b1e6:	b580      	push	{r7, lr}
 800b1e8:	b084      	sub	sp, #16
 800b1ea:	af00      	add	r7, sp, #0
 800b1ec:	6078      	str	r0, [r7, #4]
 800b1ee:	f107 001c 	add.w	r0, r7, #28
 800b1f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b1f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1f8:	2b01      	cmp	r3, #1
 800b1fa:	d122      	bne.n	800b242 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b200:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	68db      	ldr	r3, [r3, #12]
 800b20c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800b210:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b214:	687a      	ldr	r2, [r7, #4]
 800b216:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	68db      	ldr	r3, [r3, #12]
 800b21c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b224:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b226:	2b01      	cmp	r3, #1
 800b228:	d105      	bne.n	800b236 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	68db      	ldr	r3, [r3, #12]
 800b22e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f000 f970 	bl	800b51c <USB_CoreReset>
 800b23c:	4603      	mov	r3, r0
 800b23e:	73fb      	strb	r3, [r7, #15]
 800b240:	e01a      	b.n	800b278 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	68db      	ldr	r3, [r3, #12]
 800b246:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 f964 	bl	800b51c <USB_CoreReset>
 800b254:	4603      	mov	r3, r0
 800b256:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b258:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d106      	bne.n	800b26c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b262:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	639a      	str	r2, [r3, #56]	; 0x38
 800b26a:	e005      	b.n	800b278 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b270:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b27a:	2b01      	cmp	r3, #1
 800b27c:	d10b      	bne.n	800b296 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	689b      	ldr	r3, [r3, #8]
 800b282:	f043 0206 	orr.w	r2, r3, #6
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	689b      	ldr	r3, [r3, #8]
 800b28e:	f043 0220 	orr.w	r2, r3, #32
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b296:	7bfb      	ldrb	r3, [r7, #15]
}
 800b298:	4618      	mov	r0, r3
 800b29a:	3710      	adds	r7, #16
 800b29c:	46bd      	mov	sp, r7
 800b29e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b2a2:	b004      	add	sp, #16
 800b2a4:	4770      	bx	lr

0800b2a6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b2a6:	b480      	push	{r7}
 800b2a8:	b083      	sub	sp, #12
 800b2aa:	af00      	add	r7, sp, #0
 800b2ac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	689b      	ldr	r3, [r3, #8]
 800b2b2:	f023 0201 	bic.w	r2, r3, #1
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b2ba:	2300      	movs	r3, #0
}
 800b2bc:	4618      	mov	r0, r3
 800b2be:	370c      	adds	r7, #12
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c6:	4770      	bx	lr

0800b2c8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b084      	sub	sp, #16
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
 800b2d0:	460b      	mov	r3, r1
 800b2d2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	68db      	ldr	r3, [r3, #12]
 800b2dc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b2e4:	78fb      	ldrb	r3, [r7, #3]
 800b2e6:	2b01      	cmp	r3, #1
 800b2e8:	d115      	bne.n	800b316 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	68db      	ldr	r3, [r3, #12]
 800b2ee:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b2f6:	2001      	movs	r0, #1
 800b2f8:	f7f9 f840 	bl	800437c <HAL_Delay>
      ms++;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	3301      	adds	r3, #1
 800b300:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800b302:	6878      	ldr	r0, [r7, #4]
 800b304:	f000 f8fb 	bl	800b4fe <USB_GetMode>
 800b308:	4603      	mov	r3, r0
 800b30a:	2b01      	cmp	r3, #1
 800b30c:	d01e      	beq.n	800b34c <USB_SetCurrentMode+0x84>
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	2b31      	cmp	r3, #49	; 0x31
 800b312:	d9f0      	bls.n	800b2f6 <USB_SetCurrentMode+0x2e>
 800b314:	e01a      	b.n	800b34c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b316:	78fb      	ldrb	r3, [r7, #3]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d115      	bne.n	800b348 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	68db      	ldr	r3, [r3, #12]
 800b320:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b328:	2001      	movs	r0, #1
 800b32a:	f7f9 f827 	bl	800437c <HAL_Delay>
      ms++;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	3301      	adds	r3, #1
 800b332:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800b334:	6878      	ldr	r0, [r7, #4]
 800b336:	f000 f8e2 	bl	800b4fe <USB_GetMode>
 800b33a:	4603      	mov	r3, r0
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d005      	beq.n	800b34c <USB_SetCurrentMode+0x84>
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	2b31      	cmp	r3, #49	; 0x31
 800b344:	d9f0      	bls.n	800b328 <USB_SetCurrentMode+0x60>
 800b346:	e001      	b.n	800b34c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b348:	2301      	movs	r3, #1
 800b34a:	e005      	b.n	800b358 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	2b32      	cmp	r3, #50	; 0x32
 800b350:	d101      	bne.n	800b356 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b352:	2301      	movs	r3, #1
 800b354:	e000      	b.n	800b358 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b356:	2300      	movs	r3, #0
}
 800b358:	4618      	mov	r0, r3
 800b35a:	3710      	adds	r7, #16
 800b35c:	46bd      	mov	sp, r7
 800b35e:	bd80      	pop	{r7, pc}

0800b360 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b360:	b480      	push	{r7}
 800b362:	b085      	sub	sp, #20
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
 800b368:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b36a:	2300      	movs	r3, #0
 800b36c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	3301      	adds	r3, #1
 800b372:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	4a13      	ldr	r2, [pc, #76]	; (800b3c4 <USB_FlushTxFifo+0x64>)
 800b378:	4293      	cmp	r3, r2
 800b37a:	d901      	bls.n	800b380 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b37c:	2303      	movs	r3, #3
 800b37e:	e01b      	b.n	800b3b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	691b      	ldr	r3, [r3, #16]
 800b384:	2b00      	cmp	r3, #0
 800b386:	daf2      	bge.n	800b36e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b388:	2300      	movs	r3, #0
 800b38a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	019b      	lsls	r3, r3, #6
 800b390:	f043 0220 	orr.w	r2, r3, #32
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	3301      	adds	r3, #1
 800b39c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	4a08      	ldr	r2, [pc, #32]	; (800b3c4 <USB_FlushTxFifo+0x64>)
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	d901      	bls.n	800b3aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b3a6:	2303      	movs	r3, #3
 800b3a8:	e006      	b.n	800b3b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	691b      	ldr	r3, [r3, #16]
 800b3ae:	f003 0320 	and.w	r3, r3, #32
 800b3b2:	2b20      	cmp	r3, #32
 800b3b4:	d0f0      	beq.n	800b398 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b3b6:	2300      	movs	r3, #0
}
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	3714      	adds	r7, #20
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c2:	4770      	bx	lr
 800b3c4:	00030d40 	.word	0x00030d40

0800b3c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b085      	sub	sp, #20
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	3301      	adds	r3, #1
 800b3d8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	4a11      	ldr	r2, [pc, #68]	; (800b424 <USB_FlushRxFifo+0x5c>)
 800b3de:	4293      	cmp	r3, r2
 800b3e0:	d901      	bls.n	800b3e6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b3e2:	2303      	movs	r3, #3
 800b3e4:	e018      	b.n	800b418 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	691b      	ldr	r3, [r3, #16]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	daf2      	bge.n	800b3d4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2210      	movs	r2, #16
 800b3f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	3301      	adds	r3, #1
 800b3fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	4a08      	ldr	r2, [pc, #32]	; (800b424 <USB_FlushRxFifo+0x5c>)
 800b402:	4293      	cmp	r3, r2
 800b404:	d901      	bls.n	800b40a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b406:	2303      	movs	r3, #3
 800b408:	e006      	b.n	800b418 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	691b      	ldr	r3, [r3, #16]
 800b40e:	f003 0310 	and.w	r3, r3, #16
 800b412:	2b10      	cmp	r3, #16
 800b414:	d0f0      	beq.n	800b3f8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b416:	2300      	movs	r3, #0
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3714      	adds	r7, #20
 800b41c:	46bd      	mov	sp, r7
 800b41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b422:	4770      	bx	lr
 800b424:	00030d40 	.word	0x00030d40

0800b428 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b428:	b480      	push	{r7}
 800b42a:	b08b      	sub	sp, #44	; 0x2c
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	60f8      	str	r0, [r7, #12]
 800b430:	60b9      	str	r1, [r7, #8]
 800b432:	4613      	mov	r3, r2
 800b434:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b43a:	68bb      	ldr	r3, [r7, #8]
 800b43c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b43e:	88fb      	ldrh	r3, [r7, #6]
 800b440:	089b      	lsrs	r3, r3, #2
 800b442:	b29b      	uxth	r3, r3
 800b444:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b446:	88fb      	ldrh	r3, [r7, #6]
 800b448:	f003 0303 	and.w	r3, r3, #3
 800b44c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b44e:	2300      	movs	r3, #0
 800b450:	623b      	str	r3, [r7, #32]
 800b452:	e014      	b.n	800b47e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b454:	69bb      	ldr	r3, [r7, #24]
 800b456:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b45a:	681a      	ldr	r2, [r3, #0]
 800b45c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b45e:	601a      	str	r2, [r3, #0]
    pDest++;
 800b460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b462:	3301      	adds	r3, #1
 800b464:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b468:	3301      	adds	r3, #1
 800b46a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b46e:	3301      	adds	r3, #1
 800b470:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b474:	3301      	adds	r3, #1
 800b476:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800b478:	6a3b      	ldr	r3, [r7, #32]
 800b47a:	3301      	adds	r3, #1
 800b47c:	623b      	str	r3, [r7, #32]
 800b47e:	6a3a      	ldr	r2, [r7, #32]
 800b480:	697b      	ldr	r3, [r7, #20]
 800b482:	429a      	cmp	r2, r3
 800b484:	d3e6      	bcc.n	800b454 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b486:	8bfb      	ldrh	r3, [r7, #30]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d01e      	beq.n	800b4ca <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b48c:	2300      	movs	r3, #0
 800b48e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b496:	461a      	mov	r2, r3
 800b498:	f107 0310 	add.w	r3, r7, #16
 800b49c:	6812      	ldr	r2, [r2, #0]
 800b49e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b4a0:	693a      	ldr	r2, [r7, #16]
 800b4a2:	6a3b      	ldr	r3, [r7, #32]
 800b4a4:	b2db      	uxtb	r3, r3
 800b4a6:	00db      	lsls	r3, r3, #3
 800b4a8:	fa22 f303 	lsr.w	r3, r2, r3
 800b4ac:	b2da      	uxtb	r2, r3
 800b4ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4b0:	701a      	strb	r2, [r3, #0]
      i++;
 800b4b2:	6a3b      	ldr	r3, [r7, #32]
 800b4b4:	3301      	adds	r3, #1
 800b4b6:	623b      	str	r3, [r7, #32]
      pDest++;
 800b4b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800b4be:	8bfb      	ldrh	r3, [r7, #30]
 800b4c0:	3b01      	subs	r3, #1
 800b4c2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b4c4:	8bfb      	ldrh	r3, [r7, #30]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d1ea      	bne.n	800b4a0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b4ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	372c      	adds	r7, #44	; 0x2c
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d6:	4770      	bx	lr

0800b4d8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b085      	sub	sp, #20
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	695b      	ldr	r3, [r3, #20]
 800b4e4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	699b      	ldr	r3, [r3, #24]
 800b4ea:	68fa      	ldr	r2, [r7, #12]
 800b4ec:	4013      	ands	r3, r2
 800b4ee:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3714      	adds	r7, #20
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fc:	4770      	bx	lr

0800b4fe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b4fe:	b480      	push	{r7}
 800b500:	b083      	sub	sp, #12
 800b502:	af00      	add	r7, sp, #0
 800b504:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	695b      	ldr	r3, [r3, #20]
 800b50a:	f003 0301 	and.w	r3, r3, #1
}
 800b50e:	4618      	mov	r0, r3
 800b510:	370c      	adds	r7, #12
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr
	...

0800b51c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b51c:	b480      	push	{r7}
 800b51e:	b085      	sub	sp, #20
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b524:	2300      	movs	r3, #0
 800b526:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	3301      	adds	r3, #1
 800b52c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	4a13      	ldr	r2, [pc, #76]	; (800b580 <USB_CoreReset+0x64>)
 800b532:	4293      	cmp	r3, r2
 800b534:	d901      	bls.n	800b53a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b536:	2303      	movs	r3, #3
 800b538:	e01b      	b.n	800b572 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	691b      	ldr	r3, [r3, #16]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	daf2      	bge.n	800b528 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b542:	2300      	movs	r3, #0
 800b544:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	691b      	ldr	r3, [r3, #16]
 800b54a:	f043 0201 	orr.w	r2, r3, #1
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	3301      	adds	r3, #1
 800b556:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	4a09      	ldr	r2, [pc, #36]	; (800b580 <USB_CoreReset+0x64>)
 800b55c:	4293      	cmp	r3, r2
 800b55e:	d901      	bls.n	800b564 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b560:	2303      	movs	r3, #3
 800b562:	e006      	b.n	800b572 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	691b      	ldr	r3, [r3, #16]
 800b568:	f003 0301 	and.w	r3, r3, #1
 800b56c:	2b01      	cmp	r3, #1
 800b56e:	d0f0      	beq.n	800b552 <USB_CoreReset+0x36>

  return HAL_OK;
 800b570:	2300      	movs	r3, #0
}
 800b572:	4618      	mov	r0, r3
 800b574:	3714      	adds	r7, #20
 800b576:	46bd      	mov	sp, r7
 800b578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57c:	4770      	bx	lr
 800b57e:	bf00      	nop
 800b580:	00030d40 	.word	0x00030d40

0800b584 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b584:	b084      	sub	sp, #16
 800b586:	b580      	push	{r7, lr}
 800b588:	b086      	sub	sp, #24
 800b58a:	af00      	add	r7, sp, #0
 800b58c:	6078      	str	r0, [r7, #4]
 800b58e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b592:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b596:	2300      	movs	r3, #0
 800b598:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5ae:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5ba:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5c6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d018      	beq.n	800b60c <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800b5da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5dc:	2b01      	cmp	r3, #1
 800b5de:	d10a      	bne.n	800b5f6 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	68fa      	ldr	r2, [r7, #12]
 800b5ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b5ee:	f043 0304 	orr.w	r3, r3, #4
 800b5f2:	6013      	str	r3, [r2, #0]
 800b5f4:	e014      	b.n	800b620 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	68fa      	ldr	r2, [r7, #12]
 800b600:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b604:	f023 0304 	bic.w	r3, r3, #4
 800b608:	6013      	str	r3, [r2, #0]
 800b60a:	e009      	b.n	800b620 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	68fa      	ldr	r2, [r7, #12]
 800b616:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b61a:	f023 0304 	bic.w	r3, r3, #4
 800b61e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b620:	2110      	movs	r1, #16
 800b622:	6878      	ldr	r0, [r7, #4]
 800b624:	f7ff fe9c 	bl	800b360 <USB_FlushTxFifo>
 800b628:	4603      	mov	r3, r0
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d001      	beq.n	800b632 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800b62e:	2301      	movs	r3, #1
 800b630:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f7ff fec8 	bl	800b3c8 <USB_FlushRxFifo>
 800b638:	4603      	mov	r3, r0
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d001      	beq.n	800b642 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800b63e:	2301      	movs	r3, #1
 800b640:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800b642:	2300      	movs	r3, #0
 800b644:	613b      	str	r3, [r7, #16]
 800b646:	e015      	b.n	800b674 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	015a      	lsls	r2, r3, #5
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	4413      	add	r3, r2
 800b650:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b654:	461a      	mov	r2, r3
 800b656:	f04f 33ff 	mov.w	r3, #4294967295
 800b65a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800b65c:	693b      	ldr	r3, [r7, #16]
 800b65e:	015a      	lsls	r2, r3, #5
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	4413      	add	r3, r2
 800b664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b668:	461a      	mov	r2, r3
 800b66a:	2300      	movs	r3, #0
 800b66c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800b66e:	693b      	ldr	r3, [r7, #16]
 800b670:	3301      	adds	r3, #1
 800b672:	613b      	str	r3, [r7, #16]
 800b674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b676:	693a      	ldr	r2, [r7, #16]
 800b678:	429a      	cmp	r2, r3
 800b67a:	d3e5      	bcc.n	800b648 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2200      	movs	r2, #0
 800b680:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	f04f 32ff 	mov.w	r2, #4294967295
 800b688:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b68e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b692:	2b00      	cmp	r3, #0
 800b694:	d00b      	beq.n	800b6ae <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b69c:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	4a13      	ldr	r2, [pc, #76]	; (800b6f0 <USB_HostInit+0x16c>)
 800b6a2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	4a13      	ldr	r2, [pc, #76]	; (800b6f4 <USB_HostInit+0x170>)
 800b6a8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800b6ac:	e009      	b.n	800b6c2 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2280      	movs	r2, #128	; 0x80
 800b6b2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	4a10      	ldr	r2, [pc, #64]	; (800b6f8 <USB_HostInit+0x174>)
 800b6b8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	4a0f      	ldr	r2, [pc, #60]	; (800b6fc <USB_HostInit+0x178>)
 800b6be:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b6c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d105      	bne.n	800b6d4 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	699b      	ldr	r3, [r3, #24]
 800b6cc:	f043 0210 	orr.w	r2, r3, #16
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	699a      	ldr	r2, [r3, #24]
 800b6d8:	4b09      	ldr	r3, [pc, #36]	; (800b700 <USB_HostInit+0x17c>)
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	687a      	ldr	r2, [r7, #4]
 800b6de:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800b6e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	3718      	adds	r7, #24
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b6ec:	b004      	add	sp, #16
 800b6ee:	4770      	bx	lr
 800b6f0:	01000200 	.word	0x01000200
 800b6f4:	00e00300 	.word	0x00e00300
 800b6f8:	00600080 	.word	0x00600080
 800b6fc:	004000e0 	.word	0x004000e0
 800b700:	a3200008 	.word	0xa3200008

0800b704 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800b704:	b480      	push	{r7}
 800b706:	b085      	sub	sp, #20
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
 800b70c:	460b      	mov	r3, r1
 800b70e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	68fa      	ldr	r2, [r7, #12]
 800b71e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b722:	f023 0303 	bic.w	r3, r3, #3
 800b726:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b72e:	681a      	ldr	r2, [r3, #0]
 800b730:	78fb      	ldrb	r3, [r7, #3]
 800b732:	f003 0303 	and.w	r3, r3, #3
 800b736:	68f9      	ldr	r1, [r7, #12]
 800b738:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b73c:	4313      	orrs	r3, r2
 800b73e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800b740:	78fb      	ldrb	r3, [r7, #3]
 800b742:	2b01      	cmp	r3, #1
 800b744:	d107      	bne.n	800b756 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b74c:	461a      	mov	r2, r3
 800b74e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800b752:	6053      	str	r3, [r2, #4]
 800b754:	e009      	b.n	800b76a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800b756:	78fb      	ldrb	r3, [r7, #3]
 800b758:	2b02      	cmp	r3, #2
 800b75a:	d106      	bne.n	800b76a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b762:	461a      	mov	r2, r3
 800b764:	f241 7370 	movw	r3, #6000	; 0x1770
 800b768:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800b76a:	2300      	movs	r3, #0
}
 800b76c:	4618      	mov	r0, r3
 800b76e:	3714      	adds	r7, #20
 800b770:	46bd      	mov	sp, r7
 800b772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b776:	4770      	bx	lr

0800b778 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b778:	b480      	push	{r7}
 800b77a:	b085      	sub	sp, #20
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b78a:	695b      	ldr	r3, [r3, #20]
 800b78c:	b29b      	uxth	r3, r3
}
 800b78e:	4618      	mov	r0, r3
 800b790:	3714      	adds	r7, #20
 800b792:	46bd      	mov	sp, r7
 800b794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b798:	4770      	bx	lr

0800b79a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800b79a:	b480      	push	{r7}
 800b79c:	b089      	sub	sp, #36	; 0x24
 800b79e:	af00      	add	r7, sp, #0
 800b7a0:	6078      	str	r0, [r7, #4]
 800b7a2:	460b      	mov	r3, r1
 800b7a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800b7aa:	78fb      	ldrb	r3, [r7, #3]
 800b7ac:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b7b2:	69bb      	ldr	r3, [r7, #24]
 800b7b4:	015a      	lsls	r2, r3, #5
 800b7b6:	69fb      	ldr	r3, [r7, #28]
 800b7b8:	4413      	add	r3, r2
 800b7ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	0c9b      	lsrs	r3, r3, #18
 800b7c2:	f003 0303 	and.w	r3, r3, #3
 800b7c6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800b7c8:	69bb      	ldr	r3, [r7, #24]
 800b7ca:	015a      	lsls	r2, r3, #5
 800b7cc:	69fb      	ldr	r3, [r7, #28]
 800b7ce:	4413      	add	r3, r2
 800b7d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	0fdb      	lsrs	r3, r3, #31
 800b7d8:	f003 0301 	and.w	r3, r3, #1
 800b7dc:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	689b      	ldr	r3, [r3, #8]
 800b7e2:	f003 0320 	and.w	r3, r3, #32
 800b7e6:	2b20      	cmp	r3, #32
 800b7e8:	d104      	bne.n	800b7f4 <USB_HC_Halt+0x5a>
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d101      	bne.n	800b7f4 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	e0c8      	b.n	800b986 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b7f4:	697b      	ldr	r3, [r7, #20]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d002      	beq.n	800b800 <USB_HC_Halt+0x66>
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	2b02      	cmp	r3, #2
 800b7fe:	d163      	bne.n	800b8c8 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b800:	69bb      	ldr	r3, [r7, #24]
 800b802:	015a      	lsls	r2, r3, #5
 800b804:	69fb      	ldr	r3, [r7, #28]
 800b806:	4413      	add	r3, r2
 800b808:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	69ba      	ldr	r2, [r7, #24]
 800b810:	0151      	lsls	r1, r2, #5
 800b812:	69fa      	ldr	r2, [r7, #28]
 800b814:	440a      	add	r2, r1
 800b816:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b81a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b81e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	689b      	ldr	r3, [r3, #8]
 800b824:	f003 0320 	and.w	r3, r3, #32
 800b828:	2b00      	cmp	r3, #0
 800b82a:	f040 80ab 	bne.w	800b984 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b832:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b836:	2b00      	cmp	r3, #0
 800b838:	d133      	bne.n	800b8a2 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b83a:	69bb      	ldr	r3, [r7, #24]
 800b83c:	015a      	lsls	r2, r3, #5
 800b83e:	69fb      	ldr	r3, [r7, #28]
 800b840:	4413      	add	r3, r2
 800b842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	69ba      	ldr	r2, [r7, #24]
 800b84a:	0151      	lsls	r1, r2, #5
 800b84c:	69fa      	ldr	r2, [r7, #28]
 800b84e:	440a      	add	r2, r1
 800b850:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b854:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b858:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b85a:	69bb      	ldr	r3, [r7, #24]
 800b85c:	015a      	lsls	r2, r3, #5
 800b85e:	69fb      	ldr	r3, [r7, #28]
 800b860:	4413      	add	r3, r2
 800b862:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	69ba      	ldr	r2, [r7, #24]
 800b86a:	0151      	lsls	r1, r2, #5
 800b86c:	69fa      	ldr	r2, [r7, #28]
 800b86e:	440a      	add	r2, r1
 800b870:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b874:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b878:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	3301      	adds	r3, #1
 800b87e:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b886:	d81d      	bhi.n	800b8c4 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b888:	69bb      	ldr	r3, [r7, #24]
 800b88a:	015a      	lsls	r2, r3, #5
 800b88c:	69fb      	ldr	r3, [r7, #28]
 800b88e:	4413      	add	r3, r2
 800b890:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b89a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b89e:	d0ec      	beq.n	800b87a <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b8a0:	e070      	b.n	800b984 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b8a2:	69bb      	ldr	r3, [r7, #24]
 800b8a4:	015a      	lsls	r2, r3, #5
 800b8a6:	69fb      	ldr	r3, [r7, #28]
 800b8a8:	4413      	add	r3, r2
 800b8aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	69ba      	ldr	r2, [r7, #24]
 800b8b2:	0151      	lsls	r1, r2, #5
 800b8b4:	69fa      	ldr	r2, [r7, #28]
 800b8b6:	440a      	add	r2, r1
 800b8b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b8bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b8c0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b8c2:	e05f      	b.n	800b984 <USB_HC_Halt+0x1ea>
            break;
 800b8c4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b8c6:	e05d      	b.n	800b984 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b8c8:	69bb      	ldr	r3, [r7, #24]
 800b8ca:	015a      	lsls	r2, r3, #5
 800b8cc:	69fb      	ldr	r3, [r7, #28]
 800b8ce:	4413      	add	r3, r2
 800b8d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	69ba      	ldr	r2, [r7, #24]
 800b8d8:	0151      	lsls	r1, r2, #5
 800b8da:	69fa      	ldr	r2, [r7, #28]
 800b8dc:	440a      	add	r2, r1
 800b8de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b8e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b8e6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b8e8:	69fb      	ldr	r3, [r7, #28]
 800b8ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b8ee:	691b      	ldr	r3, [r3, #16]
 800b8f0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d133      	bne.n	800b960 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b8f8:	69bb      	ldr	r3, [r7, #24]
 800b8fa:	015a      	lsls	r2, r3, #5
 800b8fc:	69fb      	ldr	r3, [r7, #28]
 800b8fe:	4413      	add	r3, r2
 800b900:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	69ba      	ldr	r2, [r7, #24]
 800b908:	0151      	lsls	r1, r2, #5
 800b90a:	69fa      	ldr	r2, [r7, #28]
 800b90c:	440a      	add	r2, r1
 800b90e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b912:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b916:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b918:	69bb      	ldr	r3, [r7, #24]
 800b91a:	015a      	lsls	r2, r3, #5
 800b91c:	69fb      	ldr	r3, [r7, #28]
 800b91e:	4413      	add	r3, r2
 800b920:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	69ba      	ldr	r2, [r7, #24]
 800b928:	0151      	lsls	r1, r2, #5
 800b92a:	69fa      	ldr	r2, [r7, #28]
 800b92c:	440a      	add	r2, r1
 800b92e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b932:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b936:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	3301      	adds	r3, #1
 800b93c:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b944:	d81d      	bhi.n	800b982 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b946:	69bb      	ldr	r3, [r7, #24]
 800b948:	015a      	lsls	r2, r3, #5
 800b94a:	69fb      	ldr	r3, [r7, #28]
 800b94c:	4413      	add	r3, r2
 800b94e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b958:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b95c:	d0ec      	beq.n	800b938 <USB_HC_Halt+0x19e>
 800b95e:	e011      	b.n	800b984 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b960:	69bb      	ldr	r3, [r7, #24]
 800b962:	015a      	lsls	r2, r3, #5
 800b964:	69fb      	ldr	r3, [r7, #28]
 800b966:	4413      	add	r3, r2
 800b968:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	69ba      	ldr	r2, [r7, #24]
 800b970:	0151      	lsls	r1, r2, #5
 800b972:	69fa      	ldr	r2, [r7, #28]
 800b974:	440a      	add	r2, r1
 800b976:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b97a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b97e:	6013      	str	r3, [r2, #0]
 800b980:	e000      	b.n	800b984 <USB_HC_Halt+0x1ea>
          break;
 800b982:	bf00      	nop
    }
  }

  return HAL_OK;
 800b984:	2300      	movs	r3, #0
}
 800b986:	4618      	mov	r0, r3
 800b988:	3724      	adds	r7, #36	; 0x24
 800b98a:	46bd      	mov	sp, r7
 800b98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b990:	4770      	bx	lr
	...

0800b994 <__errno>:
 800b994:	4b01      	ldr	r3, [pc, #4]	; (800b99c <__errno+0x8>)
 800b996:	6818      	ldr	r0, [r3, #0]
 800b998:	4770      	bx	lr
 800b99a:	bf00      	nop
 800b99c:	20000090 	.word	0x20000090

0800b9a0 <__libc_init_array>:
 800b9a0:	b570      	push	{r4, r5, r6, lr}
 800b9a2:	4d0d      	ldr	r5, [pc, #52]	; (800b9d8 <__libc_init_array+0x38>)
 800b9a4:	4c0d      	ldr	r4, [pc, #52]	; (800b9dc <__libc_init_array+0x3c>)
 800b9a6:	1b64      	subs	r4, r4, r5
 800b9a8:	10a4      	asrs	r4, r4, #2
 800b9aa:	2600      	movs	r6, #0
 800b9ac:	42a6      	cmp	r6, r4
 800b9ae:	d109      	bne.n	800b9c4 <__libc_init_array+0x24>
 800b9b0:	4d0b      	ldr	r5, [pc, #44]	; (800b9e0 <__libc_init_array+0x40>)
 800b9b2:	4c0c      	ldr	r4, [pc, #48]	; (800b9e4 <__libc_init_array+0x44>)
 800b9b4:	f000 fc8e 	bl	800c2d4 <_init>
 800b9b8:	1b64      	subs	r4, r4, r5
 800b9ba:	10a4      	asrs	r4, r4, #2
 800b9bc:	2600      	movs	r6, #0
 800b9be:	42a6      	cmp	r6, r4
 800b9c0:	d105      	bne.n	800b9ce <__libc_init_array+0x2e>
 800b9c2:	bd70      	pop	{r4, r5, r6, pc}
 800b9c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9c8:	4798      	blx	r3
 800b9ca:	3601      	adds	r6, #1
 800b9cc:	e7ee      	b.n	800b9ac <__libc_init_array+0xc>
 800b9ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9d2:	4798      	blx	r3
 800b9d4:	3601      	adds	r6, #1
 800b9d6:	e7f2      	b.n	800b9be <__libc_init_array+0x1e>
 800b9d8:	0800df64 	.word	0x0800df64
 800b9dc:	0800df64 	.word	0x0800df64
 800b9e0:	0800df64 	.word	0x0800df64
 800b9e4:	0800df68 	.word	0x0800df68

0800b9e8 <memset>:
 800b9e8:	4402      	add	r2, r0
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	4293      	cmp	r3, r2
 800b9ee:	d100      	bne.n	800b9f2 <memset+0xa>
 800b9f0:	4770      	bx	lr
 800b9f2:	f803 1b01 	strb.w	r1, [r3], #1
 800b9f6:	e7f9      	b.n	800b9ec <memset+0x4>

0800b9f8 <siprintf>:
 800b9f8:	b40e      	push	{r1, r2, r3}
 800b9fa:	b500      	push	{lr}
 800b9fc:	b09c      	sub	sp, #112	; 0x70
 800b9fe:	ab1d      	add	r3, sp, #116	; 0x74
 800ba00:	9002      	str	r0, [sp, #8]
 800ba02:	9006      	str	r0, [sp, #24]
 800ba04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ba08:	4809      	ldr	r0, [pc, #36]	; (800ba30 <siprintf+0x38>)
 800ba0a:	9107      	str	r1, [sp, #28]
 800ba0c:	9104      	str	r1, [sp, #16]
 800ba0e:	4909      	ldr	r1, [pc, #36]	; (800ba34 <siprintf+0x3c>)
 800ba10:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba14:	9105      	str	r1, [sp, #20]
 800ba16:	6800      	ldr	r0, [r0, #0]
 800ba18:	9301      	str	r3, [sp, #4]
 800ba1a:	a902      	add	r1, sp, #8
 800ba1c:	f000 f868 	bl	800baf0 <_svfiprintf_r>
 800ba20:	9b02      	ldr	r3, [sp, #8]
 800ba22:	2200      	movs	r2, #0
 800ba24:	701a      	strb	r2, [r3, #0]
 800ba26:	b01c      	add	sp, #112	; 0x70
 800ba28:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba2c:	b003      	add	sp, #12
 800ba2e:	4770      	bx	lr
 800ba30:	20000090 	.word	0x20000090
 800ba34:	ffff0208 	.word	0xffff0208

0800ba38 <__ssputs_r>:
 800ba38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba3c:	688e      	ldr	r6, [r1, #8]
 800ba3e:	429e      	cmp	r6, r3
 800ba40:	4682      	mov	sl, r0
 800ba42:	460c      	mov	r4, r1
 800ba44:	4690      	mov	r8, r2
 800ba46:	461f      	mov	r7, r3
 800ba48:	d838      	bhi.n	800babc <__ssputs_r+0x84>
 800ba4a:	898a      	ldrh	r2, [r1, #12]
 800ba4c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ba50:	d032      	beq.n	800bab8 <__ssputs_r+0x80>
 800ba52:	6825      	ldr	r5, [r4, #0]
 800ba54:	6909      	ldr	r1, [r1, #16]
 800ba56:	eba5 0901 	sub.w	r9, r5, r1
 800ba5a:	6965      	ldr	r5, [r4, #20]
 800ba5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba60:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba64:	3301      	adds	r3, #1
 800ba66:	444b      	add	r3, r9
 800ba68:	106d      	asrs	r5, r5, #1
 800ba6a:	429d      	cmp	r5, r3
 800ba6c:	bf38      	it	cc
 800ba6e:	461d      	movcc	r5, r3
 800ba70:	0553      	lsls	r3, r2, #21
 800ba72:	d531      	bpl.n	800bad8 <__ssputs_r+0xa0>
 800ba74:	4629      	mov	r1, r5
 800ba76:	f000 fb63 	bl	800c140 <_malloc_r>
 800ba7a:	4606      	mov	r6, r0
 800ba7c:	b950      	cbnz	r0, 800ba94 <__ssputs_r+0x5c>
 800ba7e:	230c      	movs	r3, #12
 800ba80:	f8ca 3000 	str.w	r3, [sl]
 800ba84:	89a3      	ldrh	r3, [r4, #12]
 800ba86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba8a:	81a3      	strh	r3, [r4, #12]
 800ba8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba94:	6921      	ldr	r1, [r4, #16]
 800ba96:	464a      	mov	r2, r9
 800ba98:	f000 fabe 	bl	800c018 <memcpy>
 800ba9c:	89a3      	ldrh	r3, [r4, #12]
 800ba9e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800baa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800baa6:	81a3      	strh	r3, [r4, #12]
 800baa8:	6126      	str	r6, [r4, #16]
 800baaa:	6165      	str	r5, [r4, #20]
 800baac:	444e      	add	r6, r9
 800baae:	eba5 0509 	sub.w	r5, r5, r9
 800bab2:	6026      	str	r6, [r4, #0]
 800bab4:	60a5      	str	r5, [r4, #8]
 800bab6:	463e      	mov	r6, r7
 800bab8:	42be      	cmp	r6, r7
 800baba:	d900      	bls.n	800babe <__ssputs_r+0x86>
 800babc:	463e      	mov	r6, r7
 800babe:	6820      	ldr	r0, [r4, #0]
 800bac0:	4632      	mov	r2, r6
 800bac2:	4641      	mov	r1, r8
 800bac4:	f000 fab6 	bl	800c034 <memmove>
 800bac8:	68a3      	ldr	r3, [r4, #8]
 800baca:	1b9b      	subs	r3, r3, r6
 800bacc:	60a3      	str	r3, [r4, #8]
 800bace:	6823      	ldr	r3, [r4, #0]
 800bad0:	4433      	add	r3, r6
 800bad2:	6023      	str	r3, [r4, #0]
 800bad4:	2000      	movs	r0, #0
 800bad6:	e7db      	b.n	800ba90 <__ssputs_r+0x58>
 800bad8:	462a      	mov	r2, r5
 800bada:	f000 fba5 	bl	800c228 <_realloc_r>
 800bade:	4606      	mov	r6, r0
 800bae0:	2800      	cmp	r0, #0
 800bae2:	d1e1      	bne.n	800baa8 <__ssputs_r+0x70>
 800bae4:	6921      	ldr	r1, [r4, #16]
 800bae6:	4650      	mov	r0, sl
 800bae8:	f000 fabe 	bl	800c068 <_free_r>
 800baec:	e7c7      	b.n	800ba7e <__ssputs_r+0x46>
	...

0800baf0 <_svfiprintf_r>:
 800baf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baf4:	4698      	mov	r8, r3
 800baf6:	898b      	ldrh	r3, [r1, #12]
 800baf8:	061b      	lsls	r3, r3, #24
 800bafa:	b09d      	sub	sp, #116	; 0x74
 800bafc:	4607      	mov	r7, r0
 800bafe:	460d      	mov	r5, r1
 800bb00:	4614      	mov	r4, r2
 800bb02:	d50e      	bpl.n	800bb22 <_svfiprintf_r+0x32>
 800bb04:	690b      	ldr	r3, [r1, #16]
 800bb06:	b963      	cbnz	r3, 800bb22 <_svfiprintf_r+0x32>
 800bb08:	2140      	movs	r1, #64	; 0x40
 800bb0a:	f000 fb19 	bl	800c140 <_malloc_r>
 800bb0e:	6028      	str	r0, [r5, #0]
 800bb10:	6128      	str	r0, [r5, #16]
 800bb12:	b920      	cbnz	r0, 800bb1e <_svfiprintf_r+0x2e>
 800bb14:	230c      	movs	r3, #12
 800bb16:	603b      	str	r3, [r7, #0]
 800bb18:	f04f 30ff 	mov.w	r0, #4294967295
 800bb1c:	e0d1      	b.n	800bcc2 <_svfiprintf_r+0x1d2>
 800bb1e:	2340      	movs	r3, #64	; 0x40
 800bb20:	616b      	str	r3, [r5, #20]
 800bb22:	2300      	movs	r3, #0
 800bb24:	9309      	str	r3, [sp, #36]	; 0x24
 800bb26:	2320      	movs	r3, #32
 800bb28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bb2c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb30:	2330      	movs	r3, #48	; 0x30
 800bb32:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bcdc <_svfiprintf_r+0x1ec>
 800bb36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bb3a:	f04f 0901 	mov.w	r9, #1
 800bb3e:	4623      	mov	r3, r4
 800bb40:	469a      	mov	sl, r3
 800bb42:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb46:	b10a      	cbz	r2, 800bb4c <_svfiprintf_r+0x5c>
 800bb48:	2a25      	cmp	r2, #37	; 0x25
 800bb4a:	d1f9      	bne.n	800bb40 <_svfiprintf_r+0x50>
 800bb4c:	ebba 0b04 	subs.w	fp, sl, r4
 800bb50:	d00b      	beq.n	800bb6a <_svfiprintf_r+0x7a>
 800bb52:	465b      	mov	r3, fp
 800bb54:	4622      	mov	r2, r4
 800bb56:	4629      	mov	r1, r5
 800bb58:	4638      	mov	r0, r7
 800bb5a:	f7ff ff6d 	bl	800ba38 <__ssputs_r>
 800bb5e:	3001      	adds	r0, #1
 800bb60:	f000 80aa 	beq.w	800bcb8 <_svfiprintf_r+0x1c8>
 800bb64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb66:	445a      	add	r2, fp
 800bb68:	9209      	str	r2, [sp, #36]	; 0x24
 800bb6a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	f000 80a2 	beq.w	800bcb8 <_svfiprintf_r+0x1c8>
 800bb74:	2300      	movs	r3, #0
 800bb76:	f04f 32ff 	mov.w	r2, #4294967295
 800bb7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb7e:	f10a 0a01 	add.w	sl, sl, #1
 800bb82:	9304      	str	r3, [sp, #16]
 800bb84:	9307      	str	r3, [sp, #28]
 800bb86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb8a:	931a      	str	r3, [sp, #104]	; 0x68
 800bb8c:	4654      	mov	r4, sl
 800bb8e:	2205      	movs	r2, #5
 800bb90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb94:	4851      	ldr	r0, [pc, #324]	; (800bcdc <_svfiprintf_r+0x1ec>)
 800bb96:	f7f4 fb33 	bl	8000200 <memchr>
 800bb9a:	9a04      	ldr	r2, [sp, #16]
 800bb9c:	b9d8      	cbnz	r0, 800bbd6 <_svfiprintf_r+0xe6>
 800bb9e:	06d0      	lsls	r0, r2, #27
 800bba0:	bf44      	itt	mi
 800bba2:	2320      	movmi	r3, #32
 800bba4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bba8:	0711      	lsls	r1, r2, #28
 800bbaa:	bf44      	itt	mi
 800bbac:	232b      	movmi	r3, #43	; 0x2b
 800bbae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bbb2:	f89a 3000 	ldrb.w	r3, [sl]
 800bbb6:	2b2a      	cmp	r3, #42	; 0x2a
 800bbb8:	d015      	beq.n	800bbe6 <_svfiprintf_r+0xf6>
 800bbba:	9a07      	ldr	r2, [sp, #28]
 800bbbc:	4654      	mov	r4, sl
 800bbbe:	2000      	movs	r0, #0
 800bbc0:	f04f 0c0a 	mov.w	ip, #10
 800bbc4:	4621      	mov	r1, r4
 800bbc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bbca:	3b30      	subs	r3, #48	; 0x30
 800bbcc:	2b09      	cmp	r3, #9
 800bbce:	d94e      	bls.n	800bc6e <_svfiprintf_r+0x17e>
 800bbd0:	b1b0      	cbz	r0, 800bc00 <_svfiprintf_r+0x110>
 800bbd2:	9207      	str	r2, [sp, #28]
 800bbd4:	e014      	b.n	800bc00 <_svfiprintf_r+0x110>
 800bbd6:	eba0 0308 	sub.w	r3, r0, r8
 800bbda:	fa09 f303 	lsl.w	r3, r9, r3
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	9304      	str	r3, [sp, #16]
 800bbe2:	46a2      	mov	sl, r4
 800bbe4:	e7d2      	b.n	800bb8c <_svfiprintf_r+0x9c>
 800bbe6:	9b03      	ldr	r3, [sp, #12]
 800bbe8:	1d19      	adds	r1, r3, #4
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	9103      	str	r1, [sp, #12]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	bfbb      	ittet	lt
 800bbf2:	425b      	neglt	r3, r3
 800bbf4:	f042 0202 	orrlt.w	r2, r2, #2
 800bbf8:	9307      	strge	r3, [sp, #28]
 800bbfa:	9307      	strlt	r3, [sp, #28]
 800bbfc:	bfb8      	it	lt
 800bbfe:	9204      	strlt	r2, [sp, #16]
 800bc00:	7823      	ldrb	r3, [r4, #0]
 800bc02:	2b2e      	cmp	r3, #46	; 0x2e
 800bc04:	d10c      	bne.n	800bc20 <_svfiprintf_r+0x130>
 800bc06:	7863      	ldrb	r3, [r4, #1]
 800bc08:	2b2a      	cmp	r3, #42	; 0x2a
 800bc0a:	d135      	bne.n	800bc78 <_svfiprintf_r+0x188>
 800bc0c:	9b03      	ldr	r3, [sp, #12]
 800bc0e:	1d1a      	adds	r2, r3, #4
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	9203      	str	r2, [sp, #12]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	bfb8      	it	lt
 800bc18:	f04f 33ff 	movlt.w	r3, #4294967295
 800bc1c:	3402      	adds	r4, #2
 800bc1e:	9305      	str	r3, [sp, #20]
 800bc20:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bcec <_svfiprintf_r+0x1fc>
 800bc24:	7821      	ldrb	r1, [r4, #0]
 800bc26:	2203      	movs	r2, #3
 800bc28:	4650      	mov	r0, sl
 800bc2a:	f7f4 fae9 	bl	8000200 <memchr>
 800bc2e:	b140      	cbz	r0, 800bc42 <_svfiprintf_r+0x152>
 800bc30:	2340      	movs	r3, #64	; 0x40
 800bc32:	eba0 000a 	sub.w	r0, r0, sl
 800bc36:	fa03 f000 	lsl.w	r0, r3, r0
 800bc3a:	9b04      	ldr	r3, [sp, #16]
 800bc3c:	4303      	orrs	r3, r0
 800bc3e:	3401      	adds	r4, #1
 800bc40:	9304      	str	r3, [sp, #16]
 800bc42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc46:	4826      	ldr	r0, [pc, #152]	; (800bce0 <_svfiprintf_r+0x1f0>)
 800bc48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bc4c:	2206      	movs	r2, #6
 800bc4e:	f7f4 fad7 	bl	8000200 <memchr>
 800bc52:	2800      	cmp	r0, #0
 800bc54:	d038      	beq.n	800bcc8 <_svfiprintf_r+0x1d8>
 800bc56:	4b23      	ldr	r3, [pc, #140]	; (800bce4 <_svfiprintf_r+0x1f4>)
 800bc58:	bb1b      	cbnz	r3, 800bca2 <_svfiprintf_r+0x1b2>
 800bc5a:	9b03      	ldr	r3, [sp, #12]
 800bc5c:	3307      	adds	r3, #7
 800bc5e:	f023 0307 	bic.w	r3, r3, #7
 800bc62:	3308      	adds	r3, #8
 800bc64:	9303      	str	r3, [sp, #12]
 800bc66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc68:	4433      	add	r3, r6
 800bc6a:	9309      	str	r3, [sp, #36]	; 0x24
 800bc6c:	e767      	b.n	800bb3e <_svfiprintf_r+0x4e>
 800bc6e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc72:	460c      	mov	r4, r1
 800bc74:	2001      	movs	r0, #1
 800bc76:	e7a5      	b.n	800bbc4 <_svfiprintf_r+0xd4>
 800bc78:	2300      	movs	r3, #0
 800bc7a:	3401      	adds	r4, #1
 800bc7c:	9305      	str	r3, [sp, #20]
 800bc7e:	4619      	mov	r1, r3
 800bc80:	f04f 0c0a 	mov.w	ip, #10
 800bc84:	4620      	mov	r0, r4
 800bc86:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc8a:	3a30      	subs	r2, #48	; 0x30
 800bc8c:	2a09      	cmp	r2, #9
 800bc8e:	d903      	bls.n	800bc98 <_svfiprintf_r+0x1a8>
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d0c5      	beq.n	800bc20 <_svfiprintf_r+0x130>
 800bc94:	9105      	str	r1, [sp, #20]
 800bc96:	e7c3      	b.n	800bc20 <_svfiprintf_r+0x130>
 800bc98:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc9c:	4604      	mov	r4, r0
 800bc9e:	2301      	movs	r3, #1
 800bca0:	e7f0      	b.n	800bc84 <_svfiprintf_r+0x194>
 800bca2:	ab03      	add	r3, sp, #12
 800bca4:	9300      	str	r3, [sp, #0]
 800bca6:	462a      	mov	r2, r5
 800bca8:	4b0f      	ldr	r3, [pc, #60]	; (800bce8 <_svfiprintf_r+0x1f8>)
 800bcaa:	a904      	add	r1, sp, #16
 800bcac:	4638      	mov	r0, r7
 800bcae:	f3af 8000 	nop.w
 800bcb2:	1c42      	adds	r2, r0, #1
 800bcb4:	4606      	mov	r6, r0
 800bcb6:	d1d6      	bne.n	800bc66 <_svfiprintf_r+0x176>
 800bcb8:	89ab      	ldrh	r3, [r5, #12]
 800bcba:	065b      	lsls	r3, r3, #25
 800bcbc:	f53f af2c 	bmi.w	800bb18 <_svfiprintf_r+0x28>
 800bcc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bcc2:	b01d      	add	sp, #116	; 0x74
 800bcc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcc8:	ab03      	add	r3, sp, #12
 800bcca:	9300      	str	r3, [sp, #0]
 800bccc:	462a      	mov	r2, r5
 800bcce:	4b06      	ldr	r3, [pc, #24]	; (800bce8 <_svfiprintf_r+0x1f8>)
 800bcd0:	a904      	add	r1, sp, #16
 800bcd2:	4638      	mov	r0, r7
 800bcd4:	f000 f87a 	bl	800bdcc <_printf_i>
 800bcd8:	e7eb      	b.n	800bcb2 <_svfiprintf_r+0x1c2>
 800bcda:	bf00      	nop
 800bcdc:	0800df28 	.word	0x0800df28
 800bce0:	0800df32 	.word	0x0800df32
 800bce4:	00000000 	.word	0x00000000
 800bce8:	0800ba39 	.word	0x0800ba39
 800bcec:	0800df2e 	.word	0x0800df2e

0800bcf0 <_printf_common>:
 800bcf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcf4:	4616      	mov	r6, r2
 800bcf6:	4699      	mov	r9, r3
 800bcf8:	688a      	ldr	r2, [r1, #8]
 800bcfa:	690b      	ldr	r3, [r1, #16]
 800bcfc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bd00:	4293      	cmp	r3, r2
 800bd02:	bfb8      	it	lt
 800bd04:	4613      	movlt	r3, r2
 800bd06:	6033      	str	r3, [r6, #0]
 800bd08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bd0c:	4607      	mov	r7, r0
 800bd0e:	460c      	mov	r4, r1
 800bd10:	b10a      	cbz	r2, 800bd16 <_printf_common+0x26>
 800bd12:	3301      	adds	r3, #1
 800bd14:	6033      	str	r3, [r6, #0]
 800bd16:	6823      	ldr	r3, [r4, #0]
 800bd18:	0699      	lsls	r1, r3, #26
 800bd1a:	bf42      	ittt	mi
 800bd1c:	6833      	ldrmi	r3, [r6, #0]
 800bd1e:	3302      	addmi	r3, #2
 800bd20:	6033      	strmi	r3, [r6, #0]
 800bd22:	6825      	ldr	r5, [r4, #0]
 800bd24:	f015 0506 	ands.w	r5, r5, #6
 800bd28:	d106      	bne.n	800bd38 <_printf_common+0x48>
 800bd2a:	f104 0a19 	add.w	sl, r4, #25
 800bd2e:	68e3      	ldr	r3, [r4, #12]
 800bd30:	6832      	ldr	r2, [r6, #0]
 800bd32:	1a9b      	subs	r3, r3, r2
 800bd34:	42ab      	cmp	r3, r5
 800bd36:	dc26      	bgt.n	800bd86 <_printf_common+0x96>
 800bd38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bd3c:	1e13      	subs	r3, r2, #0
 800bd3e:	6822      	ldr	r2, [r4, #0]
 800bd40:	bf18      	it	ne
 800bd42:	2301      	movne	r3, #1
 800bd44:	0692      	lsls	r2, r2, #26
 800bd46:	d42b      	bmi.n	800bda0 <_printf_common+0xb0>
 800bd48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bd4c:	4649      	mov	r1, r9
 800bd4e:	4638      	mov	r0, r7
 800bd50:	47c0      	blx	r8
 800bd52:	3001      	adds	r0, #1
 800bd54:	d01e      	beq.n	800bd94 <_printf_common+0xa4>
 800bd56:	6823      	ldr	r3, [r4, #0]
 800bd58:	68e5      	ldr	r5, [r4, #12]
 800bd5a:	6832      	ldr	r2, [r6, #0]
 800bd5c:	f003 0306 	and.w	r3, r3, #6
 800bd60:	2b04      	cmp	r3, #4
 800bd62:	bf08      	it	eq
 800bd64:	1aad      	subeq	r5, r5, r2
 800bd66:	68a3      	ldr	r3, [r4, #8]
 800bd68:	6922      	ldr	r2, [r4, #16]
 800bd6a:	bf0c      	ite	eq
 800bd6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bd70:	2500      	movne	r5, #0
 800bd72:	4293      	cmp	r3, r2
 800bd74:	bfc4      	itt	gt
 800bd76:	1a9b      	subgt	r3, r3, r2
 800bd78:	18ed      	addgt	r5, r5, r3
 800bd7a:	2600      	movs	r6, #0
 800bd7c:	341a      	adds	r4, #26
 800bd7e:	42b5      	cmp	r5, r6
 800bd80:	d11a      	bne.n	800bdb8 <_printf_common+0xc8>
 800bd82:	2000      	movs	r0, #0
 800bd84:	e008      	b.n	800bd98 <_printf_common+0xa8>
 800bd86:	2301      	movs	r3, #1
 800bd88:	4652      	mov	r2, sl
 800bd8a:	4649      	mov	r1, r9
 800bd8c:	4638      	mov	r0, r7
 800bd8e:	47c0      	blx	r8
 800bd90:	3001      	adds	r0, #1
 800bd92:	d103      	bne.n	800bd9c <_printf_common+0xac>
 800bd94:	f04f 30ff 	mov.w	r0, #4294967295
 800bd98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd9c:	3501      	adds	r5, #1
 800bd9e:	e7c6      	b.n	800bd2e <_printf_common+0x3e>
 800bda0:	18e1      	adds	r1, r4, r3
 800bda2:	1c5a      	adds	r2, r3, #1
 800bda4:	2030      	movs	r0, #48	; 0x30
 800bda6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bdaa:	4422      	add	r2, r4
 800bdac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bdb0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bdb4:	3302      	adds	r3, #2
 800bdb6:	e7c7      	b.n	800bd48 <_printf_common+0x58>
 800bdb8:	2301      	movs	r3, #1
 800bdba:	4622      	mov	r2, r4
 800bdbc:	4649      	mov	r1, r9
 800bdbe:	4638      	mov	r0, r7
 800bdc0:	47c0      	blx	r8
 800bdc2:	3001      	adds	r0, #1
 800bdc4:	d0e6      	beq.n	800bd94 <_printf_common+0xa4>
 800bdc6:	3601      	adds	r6, #1
 800bdc8:	e7d9      	b.n	800bd7e <_printf_common+0x8e>
	...

0800bdcc <_printf_i>:
 800bdcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bdd0:	7e0f      	ldrb	r7, [r1, #24]
 800bdd2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bdd4:	2f78      	cmp	r7, #120	; 0x78
 800bdd6:	4691      	mov	r9, r2
 800bdd8:	4680      	mov	r8, r0
 800bdda:	460c      	mov	r4, r1
 800bddc:	469a      	mov	sl, r3
 800bdde:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bde2:	d807      	bhi.n	800bdf4 <_printf_i+0x28>
 800bde4:	2f62      	cmp	r7, #98	; 0x62
 800bde6:	d80a      	bhi.n	800bdfe <_printf_i+0x32>
 800bde8:	2f00      	cmp	r7, #0
 800bdea:	f000 80d8 	beq.w	800bf9e <_printf_i+0x1d2>
 800bdee:	2f58      	cmp	r7, #88	; 0x58
 800bdf0:	f000 80a3 	beq.w	800bf3a <_printf_i+0x16e>
 800bdf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bdf8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bdfc:	e03a      	b.n	800be74 <_printf_i+0xa8>
 800bdfe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800be02:	2b15      	cmp	r3, #21
 800be04:	d8f6      	bhi.n	800bdf4 <_printf_i+0x28>
 800be06:	a101      	add	r1, pc, #4	; (adr r1, 800be0c <_printf_i+0x40>)
 800be08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800be0c:	0800be65 	.word	0x0800be65
 800be10:	0800be79 	.word	0x0800be79
 800be14:	0800bdf5 	.word	0x0800bdf5
 800be18:	0800bdf5 	.word	0x0800bdf5
 800be1c:	0800bdf5 	.word	0x0800bdf5
 800be20:	0800bdf5 	.word	0x0800bdf5
 800be24:	0800be79 	.word	0x0800be79
 800be28:	0800bdf5 	.word	0x0800bdf5
 800be2c:	0800bdf5 	.word	0x0800bdf5
 800be30:	0800bdf5 	.word	0x0800bdf5
 800be34:	0800bdf5 	.word	0x0800bdf5
 800be38:	0800bf85 	.word	0x0800bf85
 800be3c:	0800bea9 	.word	0x0800bea9
 800be40:	0800bf67 	.word	0x0800bf67
 800be44:	0800bdf5 	.word	0x0800bdf5
 800be48:	0800bdf5 	.word	0x0800bdf5
 800be4c:	0800bfa7 	.word	0x0800bfa7
 800be50:	0800bdf5 	.word	0x0800bdf5
 800be54:	0800bea9 	.word	0x0800bea9
 800be58:	0800bdf5 	.word	0x0800bdf5
 800be5c:	0800bdf5 	.word	0x0800bdf5
 800be60:	0800bf6f 	.word	0x0800bf6f
 800be64:	682b      	ldr	r3, [r5, #0]
 800be66:	1d1a      	adds	r2, r3, #4
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	602a      	str	r2, [r5, #0]
 800be6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800be70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800be74:	2301      	movs	r3, #1
 800be76:	e0a3      	b.n	800bfc0 <_printf_i+0x1f4>
 800be78:	6820      	ldr	r0, [r4, #0]
 800be7a:	6829      	ldr	r1, [r5, #0]
 800be7c:	0606      	lsls	r6, r0, #24
 800be7e:	f101 0304 	add.w	r3, r1, #4
 800be82:	d50a      	bpl.n	800be9a <_printf_i+0xce>
 800be84:	680e      	ldr	r6, [r1, #0]
 800be86:	602b      	str	r3, [r5, #0]
 800be88:	2e00      	cmp	r6, #0
 800be8a:	da03      	bge.n	800be94 <_printf_i+0xc8>
 800be8c:	232d      	movs	r3, #45	; 0x2d
 800be8e:	4276      	negs	r6, r6
 800be90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be94:	485e      	ldr	r0, [pc, #376]	; (800c010 <_printf_i+0x244>)
 800be96:	230a      	movs	r3, #10
 800be98:	e019      	b.n	800bece <_printf_i+0x102>
 800be9a:	680e      	ldr	r6, [r1, #0]
 800be9c:	602b      	str	r3, [r5, #0]
 800be9e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bea2:	bf18      	it	ne
 800bea4:	b236      	sxthne	r6, r6
 800bea6:	e7ef      	b.n	800be88 <_printf_i+0xbc>
 800bea8:	682b      	ldr	r3, [r5, #0]
 800beaa:	6820      	ldr	r0, [r4, #0]
 800beac:	1d19      	adds	r1, r3, #4
 800beae:	6029      	str	r1, [r5, #0]
 800beb0:	0601      	lsls	r1, r0, #24
 800beb2:	d501      	bpl.n	800beb8 <_printf_i+0xec>
 800beb4:	681e      	ldr	r6, [r3, #0]
 800beb6:	e002      	b.n	800bebe <_printf_i+0xf2>
 800beb8:	0646      	lsls	r6, r0, #25
 800beba:	d5fb      	bpl.n	800beb4 <_printf_i+0xe8>
 800bebc:	881e      	ldrh	r6, [r3, #0]
 800bebe:	4854      	ldr	r0, [pc, #336]	; (800c010 <_printf_i+0x244>)
 800bec0:	2f6f      	cmp	r7, #111	; 0x6f
 800bec2:	bf0c      	ite	eq
 800bec4:	2308      	moveq	r3, #8
 800bec6:	230a      	movne	r3, #10
 800bec8:	2100      	movs	r1, #0
 800beca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bece:	6865      	ldr	r5, [r4, #4]
 800bed0:	60a5      	str	r5, [r4, #8]
 800bed2:	2d00      	cmp	r5, #0
 800bed4:	bfa2      	ittt	ge
 800bed6:	6821      	ldrge	r1, [r4, #0]
 800bed8:	f021 0104 	bicge.w	r1, r1, #4
 800bedc:	6021      	strge	r1, [r4, #0]
 800bede:	b90e      	cbnz	r6, 800bee4 <_printf_i+0x118>
 800bee0:	2d00      	cmp	r5, #0
 800bee2:	d04d      	beq.n	800bf80 <_printf_i+0x1b4>
 800bee4:	4615      	mov	r5, r2
 800bee6:	fbb6 f1f3 	udiv	r1, r6, r3
 800beea:	fb03 6711 	mls	r7, r3, r1, r6
 800beee:	5dc7      	ldrb	r7, [r0, r7]
 800bef0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bef4:	4637      	mov	r7, r6
 800bef6:	42bb      	cmp	r3, r7
 800bef8:	460e      	mov	r6, r1
 800befa:	d9f4      	bls.n	800bee6 <_printf_i+0x11a>
 800befc:	2b08      	cmp	r3, #8
 800befe:	d10b      	bne.n	800bf18 <_printf_i+0x14c>
 800bf00:	6823      	ldr	r3, [r4, #0]
 800bf02:	07de      	lsls	r6, r3, #31
 800bf04:	d508      	bpl.n	800bf18 <_printf_i+0x14c>
 800bf06:	6923      	ldr	r3, [r4, #16]
 800bf08:	6861      	ldr	r1, [r4, #4]
 800bf0a:	4299      	cmp	r1, r3
 800bf0c:	bfde      	ittt	le
 800bf0e:	2330      	movle	r3, #48	; 0x30
 800bf10:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bf14:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bf18:	1b52      	subs	r2, r2, r5
 800bf1a:	6122      	str	r2, [r4, #16]
 800bf1c:	f8cd a000 	str.w	sl, [sp]
 800bf20:	464b      	mov	r3, r9
 800bf22:	aa03      	add	r2, sp, #12
 800bf24:	4621      	mov	r1, r4
 800bf26:	4640      	mov	r0, r8
 800bf28:	f7ff fee2 	bl	800bcf0 <_printf_common>
 800bf2c:	3001      	adds	r0, #1
 800bf2e:	d14c      	bne.n	800bfca <_printf_i+0x1fe>
 800bf30:	f04f 30ff 	mov.w	r0, #4294967295
 800bf34:	b004      	add	sp, #16
 800bf36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf3a:	4835      	ldr	r0, [pc, #212]	; (800c010 <_printf_i+0x244>)
 800bf3c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bf40:	6829      	ldr	r1, [r5, #0]
 800bf42:	6823      	ldr	r3, [r4, #0]
 800bf44:	f851 6b04 	ldr.w	r6, [r1], #4
 800bf48:	6029      	str	r1, [r5, #0]
 800bf4a:	061d      	lsls	r5, r3, #24
 800bf4c:	d514      	bpl.n	800bf78 <_printf_i+0x1ac>
 800bf4e:	07df      	lsls	r7, r3, #31
 800bf50:	bf44      	itt	mi
 800bf52:	f043 0320 	orrmi.w	r3, r3, #32
 800bf56:	6023      	strmi	r3, [r4, #0]
 800bf58:	b91e      	cbnz	r6, 800bf62 <_printf_i+0x196>
 800bf5a:	6823      	ldr	r3, [r4, #0]
 800bf5c:	f023 0320 	bic.w	r3, r3, #32
 800bf60:	6023      	str	r3, [r4, #0]
 800bf62:	2310      	movs	r3, #16
 800bf64:	e7b0      	b.n	800bec8 <_printf_i+0xfc>
 800bf66:	6823      	ldr	r3, [r4, #0]
 800bf68:	f043 0320 	orr.w	r3, r3, #32
 800bf6c:	6023      	str	r3, [r4, #0]
 800bf6e:	2378      	movs	r3, #120	; 0x78
 800bf70:	4828      	ldr	r0, [pc, #160]	; (800c014 <_printf_i+0x248>)
 800bf72:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bf76:	e7e3      	b.n	800bf40 <_printf_i+0x174>
 800bf78:	0659      	lsls	r1, r3, #25
 800bf7a:	bf48      	it	mi
 800bf7c:	b2b6      	uxthmi	r6, r6
 800bf7e:	e7e6      	b.n	800bf4e <_printf_i+0x182>
 800bf80:	4615      	mov	r5, r2
 800bf82:	e7bb      	b.n	800befc <_printf_i+0x130>
 800bf84:	682b      	ldr	r3, [r5, #0]
 800bf86:	6826      	ldr	r6, [r4, #0]
 800bf88:	6961      	ldr	r1, [r4, #20]
 800bf8a:	1d18      	adds	r0, r3, #4
 800bf8c:	6028      	str	r0, [r5, #0]
 800bf8e:	0635      	lsls	r5, r6, #24
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	d501      	bpl.n	800bf98 <_printf_i+0x1cc>
 800bf94:	6019      	str	r1, [r3, #0]
 800bf96:	e002      	b.n	800bf9e <_printf_i+0x1d2>
 800bf98:	0670      	lsls	r0, r6, #25
 800bf9a:	d5fb      	bpl.n	800bf94 <_printf_i+0x1c8>
 800bf9c:	8019      	strh	r1, [r3, #0]
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	6123      	str	r3, [r4, #16]
 800bfa2:	4615      	mov	r5, r2
 800bfa4:	e7ba      	b.n	800bf1c <_printf_i+0x150>
 800bfa6:	682b      	ldr	r3, [r5, #0]
 800bfa8:	1d1a      	adds	r2, r3, #4
 800bfaa:	602a      	str	r2, [r5, #0]
 800bfac:	681d      	ldr	r5, [r3, #0]
 800bfae:	6862      	ldr	r2, [r4, #4]
 800bfb0:	2100      	movs	r1, #0
 800bfb2:	4628      	mov	r0, r5
 800bfb4:	f7f4 f924 	bl	8000200 <memchr>
 800bfb8:	b108      	cbz	r0, 800bfbe <_printf_i+0x1f2>
 800bfba:	1b40      	subs	r0, r0, r5
 800bfbc:	6060      	str	r0, [r4, #4]
 800bfbe:	6863      	ldr	r3, [r4, #4]
 800bfc0:	6123      	str	r3, [r4, #16]
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bfc8:	e7a8      	b.n	800bf1c <_printf_i+0x150>
 800bfca:	6923      	ldr	r3, [r4, #16]
 800bfcc:	462a      	mov	r2, r5
 800bfce:	4649      	mov	r1, r9
 800bfd0:	4640      	mov	r0, r8
 800bfd2:	47d0      	blx	sl
 800bfd4:	3001      	adds	r0, #1
 800bfd6:	d0ab      	beq.n	800bf30 <_printf_i+0x164>
 800bfd8:	6823      	ldr	r3, [r4, #0]
 800bfda:	079b      	lsls	r3, r3, #30
 800bfdc:	d413      	bmi.n	800c006 <_printf_i+0x23a>
 800bfde:	68e0      	ldr	r0, [r4, #12]
 800bfe0:	9b03      	ldr	r3, [sp, #12]
 800bfe2:	4298      	cmp	r0, r3
 800bfe4:	bfb8      	it	lt
 800bfe6:	4618      	movlt	r0, r3
 800bfe8:	e7a4      	b.n	800bf34 <_printf_i+0x168>
 800bfea:	2301      	movs	r3, #1
 800bfec:	4632      	mov	r2, r6
 800bfee:	4649      	mov	r1, r9
 800bff0:	4640      	mov	r0, r8
 800bff2:	47d0      	blx	sl
 800bff4:	3001      	adds	r0, #1
 800bff6:	d09b      	beq.n	800bf30 <_printf_i+0x164>
 800bff8:	3501      	adds	r5, #1
 800bffa:	68e3      	ldr	r3, [r4, #12]
 800bffc:	9903      	ldr	r1, [sp, #12]
 800bffe:	1a5b      	subs	r3, r3, r1
 800c000:	42ab      	cmp	r3, r5
 800c002:	dcf2      	bgt.n	800bfea <_printf_i+0x21e>
 800c004:	e7eb      	b.n	800bfde <_printf_i+0x212>
 800c006:	2500      	movs	r5, #0
 800c008:	f104 0619 	add.w	r6, r4, #25
 800c00c:	e7f5      	b.n	800bffa <_printf_i+0x22e>
 800c00e:	bf00      	nop
 800c010:	0800df39 	.word	0x0800df39
 800c014:	0800df4a 	.word	0x0800df4a

0800c018 <memcpy>:
 800c018:	440a      	add	r2, r1
 800c01a:	4291      	cmp	r1, r2
 800c01c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c020:	d100      	bne.n	800c024 <memcpy+0xc>
 800c022:	4770      	bx	lr
 800c024:	b510      	push	{r4, lr}
 800c026:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c02a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c02e:	4291      	cmp	r1, r2
 800c030:	d1f9      	bne.n	800c026 <memcpy+0xe>
 800c032:	bd10      	pop	{r4, pc}

0800c034 <memmove>:
 800c034:	4288      	cmp	r0, r1
 800c036:	b510      	push	{r4, lr}
 800c038:	eb01 0402 	add.w	r4, r1, r2
 800c03c:	d902      	bls.n	800c044 <memmove+0x10>
 800c03e:	4284      	cmp	r4, r0
 800c040:	4623      	mov	r3, r4
 800c042:	d807      	bhi.n	800c054 <memmove+0x20>
 800c044:	1e43      	subs	r3, r0, #1
 800c046:	42a1      	cmp	r1, r4
 800c048:	d008      	beq.n	800c05c <memmove+0x28>
 800c04a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c04e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c052:	e7f8      	b.n	800c046 <memmove+0x12>
 800c054:	4402      	add	r2, r0
 800c056:	4601      	mov	r1, r0
 800c058:	428a      	cmp	r2, r1
 800c05a:	d100      	bne.n	800c05e <memmove+0x2a>
 800c05c:	bd10      	pop	{r4, pc}
 800c05e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c062:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c066:	e7f7      	b.n	800c058 <memmove+0x24>

0800c068 <_free_r>:
 800c068:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c06a:	2900      	cmp	r1, #0
 800c06c:	d044      	beq.n	800c0f8 <_free_r+0x90>
 800c06e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c072:	9001      	str	r0, [sp, #4]
 800c074:	2b00      	cmp	r3, #0
 800c076:	f1a1 0404 	sub.w	r4, r1, #4
 800c07a:	bfb8      	it	lt
 800c07c:	18e4      	addlt	r4, r4, r3
 800c07e:	f000 f913 	bl	800c2a8 <__malloc_lock>
 800c082:	4a1e      	ldr	r2, [pc, #120]	; (800c0fc <_free_r+0x94>)
 800c084:	9801      	ldr	r0, [sp, #4]
 800c086:	6813      	ldr	r3, [r2, #0]
 800c088:	b933      	cbnz	r3, 800c098 <_free_r+0x30>
 800c08a:	6063      	str	r3, [r4, #4]
 800c08c:	6014      	str	r4, [r2, #0]
 800c08e:	b003      	add	sp, #12
 800c090:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c094:	f000 b90e 	b.w	800c2b4 <__malloc_unlock>
 800c098:	42a3      	cmp	r3, r4
 800c09a:	d908      	bls.n	800c0ae <_free_r+0x46>
 800c09c:	6825      	ldr	r5, [r4, #0]
 800c09e:	1961      	adds	r1, r4, r5
 800c0a0:	428b      	cmp	r3, r1
 800c0a2:	bf01      	itttt	eq
 800c0a4:	6819      	ldreq	r1, [r3, #0]
 800c0a6:	685b      	ldreq	r3, [r3, #4]
 800c0a8:	1949      	addeq	r1, r1, r5
 800c0aa:	6021      	streq	r1, [r4, #0]
 800c0ac:	e7ed      	b.n	800c08a <_free_r+0x22>
 800c0ae:	461a      	mov	r2, r3
 800c0b0:	685b      	ldr	r3, [r3, #4]
 800c0b2:	b10b      	cbz	r3, 800c0b8 <_free_r+0x50>
 800c0b4:	42a3      	cmp	r3, r4
 800c0b6:	d9fa      	bls.n	800c0ae <_free_r+0x46>
 800c0b8:	6811      	ldr	r1, [r2, #0]
 800c0ba:	1855      	adds	r5, r2, r1
 800c0bc:	42a5      	cmp	r5, r4
 800c0be:	d10b      	bne.n	800c0d8 <_free_r+0x70>
 800c0c0:	6824      	ldr	r4, [r4, #0]
 800c0c2:	4421      	add	r1, r4
 800c0c4:	1854      	adds	r4, r2, r1
 800c0c6:	42a3      	cmp	r3, r4
 800c0c8:	6011      	str	r1, [r2, #0]
 800c0ca:	d1e0      	bne.n	800c08e <_free_r+0x26>
 800c0cc:	681c      	ldr	r4, [r3, #0]
 800c0ce:	685b      	ldr	r3, [r3, #4]
 800c0d0:	6053      	str	r3, [r2, #4]
 800c0d2:	4421      	add	r1, r4
 800c0d4:	6011      	str	r1, [r2, #0]
 800c0d6:	e7da      	b.n	800c08e <_free_r+0x26>
 800c0d8:	d902      	bls.n	800c0e0 <_free_r+0x78>
 800c0da:	230c      	movs	r3, #12
 800c0dc:	6003      	str	r3, [r0, #0]
 800c0de:	e7d6      	b.n	800c08e <_free_r+0x26>
 800c0e0:	6825      	ldr	r5, [r4, #0]
 800c0e2:	1961      	adds	r1, r4, r5
 800c0e4:	428b      	cmp	r3, r1
 800c0e6:	bf04      	itt	eq
 800c0e8:	6819      	ldreq	r1, [r3, #0]
 800c0ea:	685b      	ldreq	r3, [r3, #4]
 800c0ec:	6063      	str	r3, [r4, #4]
 800c0ee:	bf04      	itt	eq
 800c0f0:	1949      	addeq	r1, r1, r5
 800c0f2:	6021      	streq	r1, [r4, #0]
 800c0f4:	6054      	str	r4, [r2, #4]
 800c0f6:	e7ca      	b.n	800c08e <_free_r+0x26>
 800c0f8:	b003      	add	sp, #12
 800c0fa:	bd30      	pop	{r4, r5, pc}
 800c0fc:	20000a44 	.word	0x20000a44

0800c100 <sbrk_aligned>:
 800c100:	b570      	push	{r4, r5, r6, lr}
 800c102:	4e0e      	ldr	r6, [pc, #56]	; (800c13c <sbrk_aligned+0x3c>)
 800c104:	460c      	mov	r4, r1
 800c106:	6831      	ldr	r1, [r6, #0]
 800c108:	4605      	mov	r5, r0
 800c10a:	b911      	cbnz	r1, 800c112 <sbrk_aligned+0x12>
 800c10c:	f000 f8bc 	bl	800c288 <_sbrk_r>
 800c110:	6030      	str	r0, [r6, #0]
 800c112:	4621      	mov	r1, r4
 800c114:	4628      	mov	r0, r5
 800c116:	f000 f8b7 	bl	800c288 <_sbrk_r>
 800c11a:	1c43      	adds	r3, r0, #1
 800c11c:	d00a      	beq.n	800c134 <sbrk_aligned+0x34>
 800c11e:	1cc4      	adds	r4, r0, #3
 800c120:	f024 0403 	bic.w	r4, r4, #3
 800c124:	42a0      	cmp	r0, r4
 800c126:	d007      	beq.n	800c138 <sbrk_aligned+0x38>
 800c128:	1a21      	subs	r1, r4, r0
 800c12a:	4628      	mov	r0, r5
 800c12c:	f000 f8ac 	bl	800c288 <_sbrk_r>
 800c130:	3001      	adds	r0, #1
 800c132:	d101      	bne.n	800c138 <sbrk_aligned+0x38>
 800c134:	f04f 34ff 	mov.w	r4, #4294967295
 800c138:	4620      	mov	r0, r4
 800c13a:	bd70      	pop	{r4, r5, r6, pc}
 800c13c:	20000a48 	.word	0x20000a48

0800c140 <_malloc_r>:
 800c140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c144:	1ccd      	adds	r5, r1, #3
 800c146:	f025 0503 	bic.w	r5, r5, #3
 800c14a:	3508      	adds	r5, #8
 800c14c:	2d0c      	cmp	r5, #12
 800c14e:	bf38      	it	cc
 800c150:	250c      	movcc	r5, #12
 800c152:	2d00      	cmp	r5, #0
 800c154:	4607      	mov	r7, r0
 800c156:	db01      	blt.n	800c15c <_malloc_r+0x1c>
 800c158:	42a9      	cmp	r1, r5
 800c15a:	d905      	bls.n	800c168 <_malloc_r+0x28>
 800c15c:	230c      	movs	r3, #12
 800c15e:	603b      	str	r3, [r7, #0]
 800c160:	2600      	movs	r6, #0
 800c162:	4630      	mov	r0, r6
 800c164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c168:	4e2e      	ldr	r6, [pc, #184]	; (800c224 <_malloc_r+0xe4>)
 800c16a:	f000 f89d 	bl	800c2a8 <__malloc_lock>
 800c16e:	6833      	ldr	r3, [r6, #0]
 800c170:	461c      	mov	r4, r3
 800c172:	bb34      	cbnz	r4, 800c1c2 <_malloc_r+0x82>
 800c174:	4629      	mov	r1, r5
 800c176:	4638      	mov	r0, r7
 800c178:	f7ff ffc2 	bl	800c100 <sbrk_aligned>
 800c17c:	1c43      	adds	r3, r0, #1
 800c17e:	4604      	mov	r4, r0
 800c180:	d14d      	bne.n	800c21e <_malloc_r+0xde>
 800c182:	6834      	ldr	r4, [r6, #0]
 800c184:	4626      	mov	r6, r4
 800c186:	2e00      	cmp	r6, #0
 800c188:	d140      	bne.n	800c20c <_malloc_r+0xcc>
 800c18a:	6823      	ldr	r3, [r4, #0]
 800c18c:	4631      	mov	r1, r6
 800c18e:	4638      	mov	r0, r7
 800c190:	eb04 0803 	add.w	r8, r4, r3
 800c194:	f000 f878 	bl	800c288 <_sbrk_r>
 800c198:	4580      	cmp	r8, r0
 800c19a:	d13a      	bne.n	800c212 <_malloc_r+0xd2>
 800c19c:	6821      	ldr	r1, [r4, #0]
 800c19e:	3503      	adds	r5, #3
 800c1a0:	1a6d      	subs	r5, r5, r1
 800c1a2:	f025 0503 	bic.w	r5, r5, #3
 800c1a6:	3508      	adds	r5, #8
 800c1a8:	2d0c      	cmp	r5, #12
 800c1aa:	bf38      	it	cc
 800c1ac:	250c      	movcc	r5, #12
 800c1ae:	4629      	mov	r1, r5
 800c1b0:	4638      	mov	r0, r7
 800c1b2:	f7ff ffa5 	bl	800c100 <sbrk_aligned>
 800c1b6:	3001      	adds	r0, #1
 800c1b8:	d02b      	beq.n	800c212 <_malloc_r+0xd2>
 800c1ba:	6823      	ldr	r3, [r4, #0]
 800c1bc:	442b      	add	r3, r5
 800c1be:	6023      	str	r3, [r4, #0]
 800c1c0:	e00e      	b.n	800c1e0 <_malloc_r+0xa0>
 800c1c2:	6822      	ldr	r2, [r4, #0]
 800c1c4:	1b52      	subs	r2, r2, r5
 800c1c6:	d41e      	bmi.n	800c206 <_malloc_r+0xc6>
 800c1c8:	2a0b      	cmp	r2, #11
 800c1ca:	d916      	bls.n	800c1fa <_malloc_r+0xba>
 800c1cc:	1961      	adds	r1, r4, r5
 800c1ce:	42a3      	cmp	r3, r4
 800c1d0:	6025      	str	r5, [r4, #0]
 800c1d2:	bf18      	it	ne
 800c1d4:	6059      	strne	r1, [r3, #4]
 800c1d6:	6863      	ldr	r3, [r4, #4]
 800c1d8:	bf08      	it	eq
 800c1da:	6031      	streq	r1, [r6, #0]
 800c1dc:	5162      	str	r2, [r4, r5]
 800c1de:	604b      	str	r3, [r1, #4]
 800c1e0:	4638      	mov	r0, r7
 800c1e2:	f104 060b 	add.w	r6, r4, #11
 800c1e6:	f000 f865 	bl	800c2b4 <__malloc_unlock>
 800c1ea:	f026 0607 	bic.w	r6, r6, #7
 800c1ee:	1d23      	adds	r3, r4, #4
 800c1f0:	1af2      	subs	r2, r6, r3
 800c1f2:	d0b6      	beq.n	800c162 <_malloc_r+0x22>
 800c1f4:	1b9b      	subs	r3, r3, r6
 800c1f6:	50a3      	str	r3, [r4, r2]
 800c1f8:	e7b3      	b.n	800c162 <_malloc_r+0x22>
 800c1fa:	6862      	ldr	r2, [r4, #4]
 800c1fc:	42a3      	cmp	r3, r4
 800c1fe:	bf0c      	ite	eq
 800c200:	6032      	streq	r2, [r6, #0]
 800c202:	605a      	strne	r2, [r3, #4]
 800c204:	e7ec      	b.n	800c1e0 <_malloc_r+0xa0>
 800c206:	4623      	mov	r3, r4
 800c208:	6864      	ldr	r4, [r4, #4]
 800c20a:	e7b2      	b.n	800c172 <_malloc_r+0x32>
 800c20c:	4634      	mov	r4, r6
 800c20e:	6876      	ldr	r6, [r6, #4]
 800c210:	e7b9      	b.n	800c186 <_malloc_r+0x46>
 800c212:	230c      	movs	r3, #12
 800c214:	603b      	str	r3, [r7, #0]
 800c216:	4638      	mov	r0, r7
 800c218:	f000 f84c 	bl	800c2b4 <__malloc_unlock>
 800c21c:	e7a1      	b.n	800c162 <_malloc_r+0x22>
 800c21e:	6025      	str	r5, [r4, #0]
 800c220:	e7de      	b.n	800c1e0 <_malloc_r+0xa0>
 800c222:	bf00      	nop
 800c224:	20000a44 	.word	0x20000a44

0800c228 <_realloc_r>:
 800c228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c22c:	4680      	mov	r8, r0
 800c22e:	4614      	mov	r4, r2
 800c230:	460e      	mov	r6, r1
 800c232:	b921      	cbnz	r1, 800c23e <_realloc_r+0x16>
 800c234:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c238:	4611      	mov	r1, r2
 800c23a:	f7ff bf81 	b.w	800c140 <_malloc_r>
 800c23e:	b92a      	cbnz	r2, 800c24c <_realloc_r+0x24>
 800c240:	f7ff ff12 	bl	800c068 <_free_r>
 800c244:	4625      	mov	r5, r4
 800c246:	4628      	mov	r0, r5
 800c248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c24c:	f000 f838 	bl	800c2c0 <_malloc_usable_size_r>
 800c250:	4284      	cmp	r4, r0
 800c252:	4607      	mov	r7, r0
 800c254:	d802      	bhi.n	800c25c <_realloc_r+0x34>
 800c256:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c25a:	d812      	bhi.n	800c282 <_realloc_r+0x5a>
 800c25c:	4621      	mov	r1, r4
 800c25e:	4640      	mov	r0, r8
 800c260:	f7ff ff6e 	bl	800c140 <_malloc_r>
 800c264:	4605      	mov	r5, r0
 800c266:	2800      	cmp	r0, #0
 800c268:	d0ed      	beq.n	800c246 <_realloc_r+0x1e>
 800c26a:	42bc      	cmp	r4, r7
 800c26c:	4622      	mov	r2, r4
 800c26e:	4631      	mov	r1, r6
 800c270:	bf28      	it	cs
 800c272:	463a      	movcs	r2, r7
 800c274:	f7ff fed0 	bl	800c018 <memcpy>
 800c278:	4631      	mov	r1, r6
 800c27a:	4640      	mov	r0, r8
 800c27c:	f7ff fef4 	bl	800c068 <_free_r>
 800c280:	e7e1      	b.n	800c246 <_realloc_r+0x1e>
 800c282:	4635      	mov	r5, r6
 800c284:	e7df      	b.n	800c246 <_realloc_r+0x1e>
	...

0800c288 <_sbrk_r>:
 800c288:	b538      	push	{r3, r4, r5, lr}
 800c28a:	4d06      	ldr	r5, [pc, #24]	; (800c2a4 <_sbrk_r+0x1c>)
 800c28c:	2300      	movs	r3, #0
 800c28e:	4604      	mov	r4, r0
 800c290:	4608      	mov	r0, r1
 800c292:	602b      	str	r3, [r5, #0]
 800c294:	f7f5 fe60 	bl	8001f58 <_sbrk>
 800c298:	1c43      	adds	r3, r0, #1
 800c29a:	d102      	bne.n	800c2a2 <_sbrk_r+0x1a>
 800c29c:	682b      	ldr	r3, [r5, #0]
 800c29e:	b103      	cbz	r3, 800c2a2 <_sbrk_r+0x1a>
 800c2a0:	6023      	str	r3, [r4, #0]
 800c2a2:	bd38      	pop	{r3, r4, r5, pc}
 800c2a4:	20000a4c 	.word	0x20000a4c

0800c2a8 <__malloc_lock>:
 800c2a8:	4801      	ldr	r0, [pc, #4]	; (800c2b0 <__malloc_lock+0x8>)
 800c2aa:	f000 b811 	b.w	800c2d0 <__retarget_lock_acquire_recursive>
 800c2ae:	bf00      	nop
 800c2b0:	20000a50 	.word	0x20000a50

0800c2b4 <__malloc_unlock>:
 800c2b4:	4801      	ldr	r0, [pc, #4]	; (800c2bc <__malloc_unlock+0x8>)
 800c2b6:	f000 b80c 	b.w	800c2d2 <__retarget_lock_release_recursive>
 800c2ba:	bf00      	nop
 800c2bc:	20000a50 	.word	0x20000a50

0800c2c0 <_malloc_usable_size_r>:
 800c2c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2c4:	1f18      	subs	r0, r3, #4
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	bfbc      	itt	lt
 800c2ca:	580b      	ldrlt	r3, [r1, r0]
 800c2cc:	18c0      	addlt	r0, r0, r3
 800c2ce:	4770      	bx	lr

0800c2d0 <__retarget_lock_acquire_recursive>:
 800c2d0:	4770      	bx	lr

0800c2d2 <__retarget_lock_release_recursive>:
 800c2d2:	4770      	bx	lr

0800c2d4 <_init>:
 800c2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2d6:	bf00      	nop
 800c2d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2da:	bc08      	pop	{r3}
 800c2dc:	469e      	mov	lr, r3
 800c2de:	4770      	bx	lr

0800c2e0 <_fini>:
 800c2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2e2:	bf00      	nop
 800c2e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2e6:	bc08      	pop	{r3}
 800c2e8:	469e      	mov	lr, r3
 800c2ea:	4770      	bx	lr
