EESchema Schematic File Version 2  date Fri 12 Apr 2013 12:59:57 PM PDT
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:contrib
LIBS:ddr2_sdram_sodimm
LIBS:ep4ce30f29
LIBS:tusb1310a
LIBS:samtec_qth-090-d
LIBS:mic5207-bm5
LIBS:quartzcms4_ground
LIBS:lpc11u1x
LIBS:gsg-microusb
LIBS:pnp_sot23
LIBS:si5351c-b
LIBS:tps62410
LIBS:usb3_micro_ab
LIBS:usb3_esd_son50-10
LIBS:tps2065c-2
LIBS:tps2113a
LIBS:tps54218
LIBS:hirose_dm3d
LIBS:main_board-cache
EELAYER 25  0
EELAYER END
$Descr A3 16535 11700
encoding utf-8
Sheet 11 15
Title "Daisho Project Main Board"
Date "12 apr 2013"
Rev "0"
Comp "ShareBrained Technology, Inc."
Comment1 "Copyright Â© 2013 Jared Boone"
Comment2 "License: GNU General Public License, version 2"
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	7600 7000 8500 7000
Wire Wire Line
	11400 6600 12400 6600
Wire Wire Line
	10800 6700 8800 6700
Wire Wire Line
	10800 6700 10800 6600
Wire Wire Line
	10800 6600 10900 6600
Wire Wire Line
	11400 5400 12400 5400
Wire Wire Line
	9500 5600 10800 5600
Wire Wire Line
	10800 5600 10800 5700
Wire Wire Line
	10800 5700 10900 5700
Wire Wire Line
	12400 4400 11400 4400
Wire Wire Line
	11400 3800 12400 3800
Wire Wire Line
	10800 4300 8900 4300
Wire Wire Line
	10800 4300 10800 4400
Wire Wire Line
	10800 4400 10900 4400
Wire Wire Line
	10800 4200 8800 4200
Wire Wire Line
	10800 4200 10800 4100
Wire Wire Line
	10800 4100 10900 4100
Connection ~ 9600 7900
Wire Wire Line
	9300 7900 10000 7900
Connection ~ 8100 8500
Wire Wire Line
	8500 8400 8500 8500
Wire Wire Line
	8500 8500 7700 8500
Connection ~ 8100 7900
Wire Wire Line
	8500 8000 8500 7900
Wire Wire Line
	8500 7900 7400 7900
Wire Wire Line
	8700 4700 8700 4600
Wire Wire Line
	9600 5300 9600 4400
Wire Wire Line
	9600 5300 9500 5300
Wire Wire Line
	8800 6700 8800 6300
Wire Wire Line
	7800 6200 7800 6100
Wire Wire Line
	7800 6100 7600 6100
Wire Wire Line
	8800 4200 8800 4700
Wire Wire Line
	9600 7000 9600 5700
Wire Wire Line
	9600 5700 9500 5700
Wire Wire Line
	9500 5400 9700 5400
Wire Wire Line
	10000 8400 10000 8500
Wire Wire Line
	10000 7900 10000 8000
Wire Wire Line
	7700 8400 7700 8600
Wire Wire Line
	8500 4700 8500 4600
Connection ~ 7800 5500
Wire Wire Line
	7600 5500 7900 5500
Wire Wire Line
	8500 7000 8500 6300
Wire Wire Line
	7600 5600 7900 5600
Wire Wire Line
	6350 5150 6450 5150
Wire Wire Line
	6450 5150 6450 5050
Connection ~ 6800 4800
Wire Wire Line
	6900 4800 6700 4800
Wire Wire Line
	5400 4800 5500 4800
Wire Wire Line
	7900 5300 6800 5300
Wire Wire Line
	6800 5300 6800 4800
Wire Wire Line
	9200 6300 9200 6400
Wire Wire Line
	7900 5400 6000 5400
Wire Wire Line
	6000 5400 6000 4800
Wire Wire Line
	5900 4800 6100 4800
Connection ~ 6000 4800
Wire Wire Line
	7300 4800 7400 4800
Wire Wire Line
	6350 5050 6350 5250
Connection ~ 6350 5150
Wire Wire Line
	7600 5700 7900 5700
Wire Wire Line
	7800 5200 7800 5500
Wire Wire Line
	7800 4700 7800 4600
Wire Wire Line
	7700 8000 7700 7900
Wire Wire Line
	9600 8000 9600 7900
Wire Wire Line
	9600 8600 9600 8400
Wire Wire Line
	8900 6300 8900 7000
Wire Wire Line
	8600 4700 8600 4100
Wire Wire Line
	8900 4300 8900 4700
Wire Wire Line
	8600 6300 8600 6800
Wire Wire Line
	8600 6800 7600 6800
Wire Wire Line
	7800 6700 7800 6800
Connection ~ 7800 6800
Wire Wire Line
	8700 6300 8700 6800
Wire Wire Line
	8900 7000 10100 7000
Connection ~ 9600 7000
Wire Wire Line
	9700 5400 9700 4600
Wire Wire Line
	8500 4600 7600 4600
Connection ~ 7800 4600
Wire Wire Line
	8700 4600 10100 4600
Connection ~ 9700 4600
Wire Wire Line
	8100 7900 8100 8000
Connection ~ 7700 7900
Wire Wire Line
	8100 8400 8100 8500
Connection ~ 7700 8500
Wire Wire Line
	10000 8500 9600 8500
Connection ~ 9600 8500
Wire Wire Line
	10900 3800 10700 3800
Wire Wire Line
	10700 3800 10700 4100
Wire Wire Line
	10700 4100 8600 4100
Wire Wire Line
	10900 4700 10700 4700
Wire Wire Line
	10700 4700 10700 4400
Wire Wire Line
	10700 4400 9600 4400
Wire Wire Line
	12400 4100 11400 4100
Wire Wire Line
	12400 4700 11400 4700
Wire Wire Line
	9500 5500 10800 5500
Wire Wire Line
	10800 5500 10800 5400
Wire Wire Line
	10800 5400 10900 5400
Wire Wire Line
	11400 5700 12400 5700
Wire Wire Line
	8700 6800 10800 6800
Wire Wire Line
	10800 6800 10800 6900
Wire Wire Line
	10800 6900 10900 6900
Wire Wire Line
	11400 6900 12400 6900
$Comp
L R R77
U 1 1 5165B745
P 11150 6900
F 0 "R77" V 11230 6900 50  0000 C CNN
F 1 "10R" V 11150 6900 50  0000 C CNN
	1    11150 6900
	0    -1   -1   0   
$EndComp
$Comp
L R R76
U 1 1 5165B742
P 11150 6600
F 0 "R76" V 11230 6600 50  0000 C CNN
F 1 "10R" V 11150 6600 50  0000 C CNN
	1    11150 6600
	0    -1   -1   0   
$EndComp
$Comp
L R R74
U 1 1 5165B73E
P 11150 5400
F 0 "R74" V 11230 5400 50  0000 C CNN
F 1 "10R" V 11150 5400 50  0000 C CNN
	1    11150 5400
	0    -1   -1   0   
$EndComp
$Comp
L R R75
U 1 1 5165B738
P 11150 5700
F 0 "R75" V 11230 5700 50  0000 C CNN
F 1 "10R" V 11150 5700 50  0000 C CNN
	1    11150 5700
	0    -1   -1   0   
$EndComp
$Comp
L R R71
U 1 1 5165B658
P 11150 4100
F 0 "R71" V 11230 4100 50  0000 C CNN
F 1 "10R" V 11150 4100 50  0000 C CNN
	1    11150 4100
	0    -1   -1   0   
$EndComp
$Comp
L R R73
U 1 1 5165B657
P 11150 4700
F 0 "R73" V 11230 4700 50  0000 C CNN
F 1 "10R" V 11150 4700 50  0000 C CNN
	1    11150 4700
	0    -1   -1   0   
$EndComp
$Comp
L R R70
U 1 1 5165B656
P 11150 3800
F 0 "R70" V 11230 3800 50  0000 C CNN
F 1 "10R" V 11150 3800 50  0000 C CNN
	1    11150 3800
	0    -1   -1   0   
$EndComp
$Comp
L R R72
U 1 1 5165B655
P 11150 4400
F 0 "R72" V 11230 4400 50  0000 C CNN
F 1 "10R" V 11150 4400 50  0000 C CNN
	1    11150 4400
	0    -1   -1   0   
$EndComp
Text GLabel 10100 7000 2    60   Input ~ 0
V3P3
Text GLabel 10100 4600 2    60   Input ~ 0
V1P8
Text Label 11600 3800 0    60   ~ 0
FPGA_CLK_N1
Text Label 11600 4100 0    60   ~ 0
FPGA_CLK_P1
Text Label 11600 4400 0    60   ~ 0
FPGA_CLK_N0
Text Label 11600 4700 0    60   ~ 0
FPGA_CLK_P0
Text Label 11600 6600 0    60   ~ 0
FE_CLK_N1
Text Label 11600 6900 0    60   ~ 0
FE_CLK_P1
Text Label 11600 5400 0    60   ~ 0
FE_CLK_N0
Text Label 11600 5700 0    60   ~ 0
FE_CLK_P0
Text GLabel 7600 6100 0    60   Input ~ 0
V3P3
Text GLabel 7600 4600 0    60   Input ~ 0
V3P3
Text GLabel 9300 7900 0    60   Input ~ 0
V1P8
Text GLabel 7400 7900 0    60   Input ~ 0
V3P3
Text HLabel 13000 4300 2    60   Output ~ 0
FPGA_CLK_N[1..0]
Text HLabel 13000 4200 2    60   Output ~ 0
FPGA_CLK_P[1..0]
$Comp
L R R15
U 1 1 514E57C7
P 7800 6450
F 0 "R15" V 7880 6450 50  0000 C CNN
F 1 "10K" V 7800 6450 50  0000 C CNN
	1    7800 6450
	-1   0    0    -1  
$EndComp
Text HLabel 7600 6800 0    60   Input ~ 0
CLOCKGEN_OEB#
$Comp
L GND #PWR096
U 1 1 514E55D6
P 9600 8600
F 0 "#PWR096" H 9600 8600 30  0001 C CNN
F 1 "GND" H 9600 8530 30  0001 C CNN
	1    9600 8600
	1    0    0    -1  
$EndComp
$Comp
L C C16
U 1 1 514E55CD
P 8500 8200
F 0 "C16" H 8550 8300 50  0000 L CNN
F 1 "C" H 8550 8100 50  0000 L CNN
	1    8500 8200
	1    0    0    -1  
$EndComp
$Comp
L C C15
U 1 1 514E55CA
P 9600 8200
F 0 "C15" H 9650 8300 50  0000 L CNN
F 1 "C" H 9650 8100 50  0000 L CNN
	1    9600 8200
	1    0    0    -1  
$EndComp
$Comp
L C C14
U 1 1 514E55C7
P 10000 8200
F 0 "C14" H 10050 8300 50  0000 L CNN
F 1 "C" H 10050 8100 50  0000 L CNN
	1    10000 8200
	1    0    0    -1  
$EndComp
$Comp
L C C13
U 1 1 514E558C
P 8100 8200
F 0 "C13" H 8150 8300 50  0000 L CNN
F 1 "C" H 8150 8100 50  0000 L CNN
	1    8100 8200
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR097
U 1 1 514E5583
P 7700 8600
F 0 "#PWR097" H 7700 8600 30  0001 C CNN
F 1 "GND" H 7700 8530 30  0001 C CNN
	1    7700 8600
	1    0    0    -1  
$EndComp
$Comp
L C C12
U 1 1 514E5578
P 7700 8200
F 0 "C12" H 7750 8300 50  0000 L CNN
F 1 "C" H 7750 8100 50  0000 L CNN
	1    7700 8200
	1    0    0    -1  
$EndComp
Text HLabel 7600 5500 0    60   Output ~ 0
CLOCKGEN_INTR
$Comp
L R R14
U 1 1 514E542D
P 7800 4950
F 0 "R14" V 7880 4950 50  0000 C CNN
F 1 "4K7" V 7800 4950 50  0000 C CNN
	1    7800 4950
	-1   0    0    -1  
$EndComp
$Comp
L GND #PWR098
U 1 1 514E535A
P 6350 5250
F 0 "#PWR098" H 6350 5250 30  0001 C CNN
F 1 "GND" H 6350 5180 30  0001 C CNN
	1    6350 5250
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR099
U 1 1 514E5341
P 5400 4800
F 0 "#PWR099" H 5400 4800 30  0001 C CNN
F 1 "GND" H 5400 4730 30  0001 C CNN
	1    5400 4800
	0    1    1    0   
$EndComp
$Comp
L GND #PWR0100
U 1 1 514E533C
P 7400 4800
F 0 "#PWR0100" H 7400 4800 30  0001 C CNN
F 1 "GND" H 7400 4730 30  0001 C CNN
	1    7400 4800
	0    -1   -1   0   
$EndComp
$Comp
L C C11
U 1 1 514E530B
P 7100 4800
F 0 "C11" H 7150 4900 50  0000 L CNN
F 1 "C" H 7150 4700 50  0000 L CNN
	1    7100 4800
	0    -1   -1   0   
$EndComp
$Comp
L C C10
U 1 1 514E5301
P 5700 4800
F 0 "C10" H 5750 4900 50  0000 L CNN
F 1 "C" H 5750 4700 50  0000 L CNN
	1    5700 4800
	0    -1   -1   0   
$EndComp
$Comp
L QUARTZCMS4_GROUND X3
U 1 1 514E52C4
P 6400 4800
F 0 "X3" H 6400 5100 60  0000 C CNN
F 1 "25M" H 6400 5000 60  0000 C CNN
	1    6400 4800
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR0101
U 1 1 514E5271
P 9200 6400
F 0 "#PWR0101" H 9200 6400 30  0001 C CNN
F 1 "GND" H 9200 6330 30  0001 C CNN
	1    9200 6400
	1    0    0    -1  
$EndComp
$Comp
L SI5351C-B U4
U 1 1 514E5234
P 8700 5500
F 0 "U4" H 8700 5550 60  0000 C CNN
F 1 "SI5351C-B" H 8700 5450 60  0000 C CNN
	1    8700 5500
	1    0    0    -1  
$EndComp
Text HLabel 7600 5700 0    60   BiDi ~ 0
I2C_SDA
Text HLabel 7600 5600 0    60   Input ~ 0
I2C_SCL
Text HLabel 7600 7000 0    60   Input ~ 0
FE_CLKSRC
Text HLabel 13000 6200 2    60   Output ~ 0
FE_CLK_N[1..0]
Text HLabel 13000 6100 2    60   Output ~ 0
FE_CLK_P[1..0]
$EndSCHEMATC
