Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Nov 03 22:59:53 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_wrapper_control_sets_placed.rpt
| Design       : bd_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   104 |
| Unused register locations in slices containing registers |   300 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             136 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             155 |           66 |
| Yes          | No                    | No                     |             441 |          117 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             568 |          174 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                                                    Enable Signal                                                                                                    |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3 | bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/trigger_i_1_n_0                                                                                                                                                       |                                                                                                                                                                |                1 |              1 |
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1 |                                                                                                                                                                                                                     |                                                                                                                                                                |                1 |              1 |
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1 |                                                                                                                                                                                                                     | bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/HS0                                                                                                                   |                1 |              1 |
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1 |                                                                                                                                                                                                                     | bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/VS0                                                                                                                   |                1 |              1 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                            |                                                                                                                                                                |                1 |              2 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                            |                                                                                                                                                                |                1 |              2 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                      | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                 |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0] | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]  | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                  | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0] | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                     | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                      | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]  | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]  | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                          | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]  | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]  | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                     | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                             |                3 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                     | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                             |                3 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]  | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                       | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                      | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]   | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]  | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0] | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                |                2 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                |                2 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                 |                                                                                                                                                                |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                 |                                                                                                                                                                |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0] | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0] | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0] | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                     | bd_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              5 |
|  bd_i/ZedCamAXI_0/inst/custom_code/clks/count_reg[0]  |                                                                                                                                                                                                                     |                                                                                                                                                                |                2 |              6 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                     | bd_i/processing_system7_0_axi_periph/xbar/inst/m_valid_i_i_1__5_n_0                                                                                            |                5 |              6 |
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3 |                                                                                                                                                                                                                     |                                                                                                                                                                |                3 |              6 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                | bd_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                     | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_master_slots[1].reg_slice_mi/p_1_in                                                                         |                5 |              6 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/p_1_in[23]                                                                                                                                                          | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                7 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                     | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                4 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                4 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                4 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                3 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                3 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                 | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                3 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                2 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                 | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                4 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/p_1_in[31]                                                                                                                                                          | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                2 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/p_1_in[0]                                                                                                                                                           | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                6 |              8 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/p_1_in[15]                                                                                                                                                          | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                6 |              8 |
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3 | bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/state[0]                                                                                                                                                              | bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/pixel[9]_i_1_n_0                                                                                                 |                4 |              9 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                     | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |                3 |              9 |
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1 | bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/eqOp                                                                                                                                                                       | bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/vcounter[10]_i_1_n_0                                                                                                  |                5 |             11 |
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1 |                                                                                                                                                                                                                     | bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/hcounter[10]_i_1_n_0                                                                                                  |                4 |             11 |
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2 | bd_i/ZedCamAXI_0/inst/custom_code/sel                                                                                                                                                                               | cam_rst_IBUF                                                                                                                                                   |                3 |             12 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                            | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in       |                                                                                                                                                                |                3 |             12 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                         |                                                                                                                                                                |                4 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[34][0]                                     |                                                                                                                                                                |                4 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                    | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                    | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                    | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                    | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                    | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                    | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                    | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                    | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                   | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                   | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                   | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                   | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                   | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                   | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                   | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[46]_0                                                                                 |                                                                                                                                                                |                4 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                   | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__1_n_0                                                                            |                                                                                                                                                                |                4 |             14 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                            |                                                                                                                                                                |                3 |             14 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                              |                                                                                                                                                                |                4 |             14 |
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out1 | bd_i/ZedCamAXI_0/inst/custom_code/vgaOut/enb                                                                                                                                                                        |                                                                                                                                                                |                6 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                |                                                                                                                                                                |                7 |             16 |
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out3 | bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines[15]_i_2_n_0                                                                                                                                                 | bd_i/ZedCamAXI_0/inst/custom_code/fifo_buffer/num_lines[15]_i_1_n_0                                                                                            |                5 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                |                                                                                                                                                                |                6 |             16 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                 |                                                                                                                                                                |                5 |             20 |
|  bd_i/ZedCamAXI_0/inst/custom_code/mmcm/inst/clk_out2 |                                                                                                                                                                                                                     | reset_IBUF                                                                                                                                                     |                8 |             21 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                    | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             27 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                    | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             27 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                     | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               13 |             27 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                            |                                                                                                                                                                |                7 |             27 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                            |                                                                                                                                                                |                7 |             27 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                             |                                                                                                                                                                |                6 |             27 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                             |                                                                                                                                                                |                7 |             27 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                     | bd_i/ZedCamAXI_0/inst/ZedCamAXI_v0_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                            |               14 |             32 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                            |                                                                                                                                                                |               11 |             34 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                |               14 |             47 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]                                    |                                                                                                                                                                |               13 |             47 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                            |                                                                                                                                                                |                8 |             47 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                              |                                                                                                                                                                |                7 |             47 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                     | bd_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |               18 |             60 |
|  bd_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                     |                                                                                                                                                                |               41 |            124 |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


