#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Nov 21 15:12:32 2020
# Process ID: 1400
# Current directory: C:/Users/carl/fpga/project_4/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17052 C:\Users\carl\fpga\project_4\project_4\project_4.xpr
# Log file: C:/Users/carl/fpga/project_4/project_4/vivado.log
# Journal file: C:/Users/carl/fpga/project_4/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/carl/fpga/project_4/project_4/project_4.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mealy_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source mealy_sim.tcl
file mkdir C:/Users/carl/fpga/project_4/project_4/project_4.srcs/constrs_1
file mkdir C:/Users/carl/fpga/project_4/project_4/project_4.srcs/constrs_1/new
close [ open C:/Users/carl/fpga/project_4/project_4/project_4.srcs/constrs_1/new/moore.xdc w ]
add_files -fileset constrs_1 C:/Users/carl/fpga/project_4/project_4/project_4.srcs/constrs_1/new/moore.xdc
close_sim
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/carl/fpga/project_4/project_4/project_4.runs/impl_1/moore.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/carl/fpga/project_4/project_4/project_4.runs/impl_1/moore.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top moore_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source moore_sim.tcl
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/carl/fpga/project_4/project_4/project_4.runs/impl_1/moore.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/carl/fpga/project_4/project_4/project_4.runs/impl_1/moore.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/carl/fpga/project_4/project_4/project_4.runs/impl_1/moore.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source moore_sim.tcl
close_sim
close_project
create_project statemachine C:/Users/carl/fpga/statemachine -part xc7a35tcsg324-1
add_files -norecurse {C:/Users/carl/fpga/statemachine/new/state_machine_mealy.v C:/Users/carl/fpga/statemachine/new/SeqDetector.v C:/Users/carl/fpga/statemachine/new/state_machine_moore.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file mkdir C:/Users/carl/fpga/statemachine/statemachine.srcs/constrs_1
file mkdir C:/Users/carl/fpga/statemachine/statemachine.srcs/constrs_1/new
close [ open C:/Users/carl/fpga/statemachine/statemachine.srcs/constrs_1/new/123.xdc w ]
add_files -fileset constrs_1 C:/Users/carl/fpga/statemachine/statemachine.srcs/constrs_1/new/123.xdc
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
