

================================================================
== Vitis HLS Report for 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s'
================================================================
* Date:           Mon Jan 29 21:01:20 2024

* Version:        2019.2 (Build 2708876 on Wed Nov 06 22:05:07 MST 2019)
* Project:        line_buffer_code_C
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 4.503 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   |  min | max |   Type  |
    +---------+---------+-----------+----------+------+-----+---------+
    |     1921|        ?| 12.794 us |         ?|  1921|    ?|   none  |
    +---------+---------+-----------+----------+------+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L_Push_pixel      |     1920|        ?|   4 ~ ?  |          -|          -|    480|    no    |
        | + L_Push_pixel.1   |        1|        ?|         2|          1|          1| 1 ~ ? |    yes   |
        | + Shift_win_right  |       46|        ?|        47|          1|          1| 1 ~ ? |    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 47, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 6 5 
5 --> 4 
6 --> 7 55 
7 --> 55 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 55 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 8 
55 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%padding_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %padding" [./CNN.h:31]   --->   Operation 56 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_4 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read" [./CNN.h:31]   --->   Operation 57 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %padding_read, i1" [./CNN.h:31]   --->   Operation 58 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.66ns)   --->   "%add_ln31 = add i32 %shl_ln, i32" [./CNN.h:31]   --->   Operation 59 'add' 'add_ln31' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.85ns)   --->   "%icmp_ln42 = icmp_sgt  i32 %add_ln31, i32" [./CNN.h:42]   --->   Operation 60 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.66ns)   --->   "%sub13 = add i32 %shl_ln, i32" [./CNN.h:31]   --->   Operation 61 'add' 'sub13' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.66ns)   --->   "%sub47 = add i32 %shl_ln, i32" [./CNN.h:31]   --->   Operation 62 'add' 'sub47' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.85ns)   --->   "%cmp4827 = icmp_sgt  i32 %sub47, i32" [./CNN.h:31]   --->   Operation 63 'icmp' 'cmp4827' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i64 %p_read_4" [./CNN.h:49]   --->   Operation 64 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.60ns)   --->   "%br_ln40 = br void" [./CNN.h:40]   --->   Operation 65 'br' 'br_ln40' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.68>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9, void, i9 %add_ln40, void %._crit_edge31" [./CNN.h:40]   --->   Operation 66 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%num_ker = phi i5, void, i5 %select_ln40_13, void %._crit_edge31" [./CNN.h:40]   --->   Operation 67 'phi' 'num_ker' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%i = phi i5, void, i5 %add_ln41, void %._crit_edge31" [./CNN.h:41]   --->   Operation 68 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i5 %num_ker" [./CNN.h:40]   --->   Operation 69 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty = trunc i5 %num_ker" [./CNN.h:40]   --->   Operation 70 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3" [./CNN.h:40]   --->   Operation 71 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl" [./CNN.h:40]   --->   Operation 72 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.40ns)   --->   "%empty_45 = add i8 %zext_ln40_4, i8 %p_shl_cast" [./CNN.h:40]   --->   Operation 73 'add' 'empty_45' <Predicate = true> <Delay = 0.40> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.59ns)   --->   "%icmp_ln40 = icmp_eq  i9 %indvar_flatten, i9" [./CNN.h:40]   --->   Operation 74 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.51ns)   --->   "%add_ln40 = add i9, i9 %indvar_flatten" [./CNN.h:40]   --->   Operation 75 'add' 'add_ln40' <Predicate = true> <Delay = 0.51> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split13, void" [./CNN.h:40]   --->   Operation 76 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.63ns)   --->   "%icmp_ln41 = icmp_eq  i5 %i, i5" [./CNN.h:41]   --->   Operation 77 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.63> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.27ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i5, i5 %i" [./CNN.h:40]   --->   Operation 78 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.34ns)   --->   "%add_ln40_36 = add i5, i5 %num_ker" [./CNN.h:40]   --->   Operation 79 'add' 'add_ln40_36' <Predicate = (!icmp_ln40)> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %add_ln40_36" [./CNN.h:40]   --->   Operation 80 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty_51 = trunc i5 %add_ln40_36" [./CNN.h:40]   --->   Operation 81 'trunc' 'empty_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_51, i3" [./CNN.h:40]   --->   Operation 82 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [./CNN.h:40]   --->   Operation 83 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.40ns)   --->   "%p_mid1 = add i8 %zext_ln40, i8 %p_shl_cast_mid1" [./CNN.h:40]   --->   Operation 84 'add' 'p_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.40> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.27ns)   --->   "%select_ln40_13 = select i1 %icmp_ln41, i5 %add_ln40_36, i5 %num_ker" [./CNN.h:40]   --->   Operation 85 'select' 'select_ln40_13' <Predicate = (!icmp_ln40)> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln40_28 = zext i5 %select_ln40_13" [./CNN.h:40]   --->   Operation 86 'zext' 'zext_ln40_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%bias_conv1_addr = getelementptr i64 %bias_conv1, i64, i64 %zext_ln40_28" [./CNN.h:40]   --->   Operation 87 'getelementptr' 'bias_conv1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (1.15ns)   --->   "%bias_conv1_load = load i4 %bias_conv1_addr" [./CNN.h:40]   --->   Operation 88 'load' 'bias_conv1_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 89 [1/1] (0.30ns)   --->   "%select_ln40_14 = select i1 %icmp_ln41, i8 %p_mid1, i8 %empty_45" [./CNN.h:40]   --->   Operation 89 'select' 'select_ln40_14' <Predicate = (!icmp_ln40)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln40_29 = zext i8 %select_ln40_14" [./CNN.h:40]   --->   Operation 90 'zext' 'zext_ln40_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%kernel_conv1_addr = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_29" [./CNN.h:83]   --->   Operation 91 'getelementptr' 'kernel_conv1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (1.15ns)   --->   "%kernel_conv1_load = load i8 %kernel_conv1_addr" [./CNN.h:40]   --->   Operation 92 'load' 'kernel_conv1_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 93 [1/1] (0.48ns)   --->   "%add_ln40_28 = add i8, i8 %select_ln40_14" [./CNN.h:40]   --->   Operation 93 'add' 'add_ln40_28' <Predicate = (!icmp_ln40)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln40_30 = zext i8 %add_ln40_28" [./CNN.h:40]   --->   Operation 94 'zext' 'zext_ln40_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_1 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_30" [./CNN.h:83]   --->   Operation 95 'getelementptr' 'kernel_conv1_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.15ns)   --->   "%kernel_conv1_load_1 = load i8 %kernel_conv1_addr_1" [./CNN.h:40]   --->   Operation 96 'load' 'kernel_conv1_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 97 [1/1] (0.48ns)   --->   "%add_ln40_29 = add i8, i8 %select_ln40_14" [./CNN.h:40]   --->   Operation 97 'add' 'add_ln40_29' <Predicate = (!icmp_ln40)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln40_31 = zext i8 %add_ln40_29" [./CNN.h:40]   --->   Operation 98 'zext' 'zext_ln40_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_2 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_31" [./CNN.h:83]   --->   Operation 99 'getelementptr' 'kernel_conv1_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (1.15ns)   --->   "%kernel_conv1_load_2 = load i8 %kernel_conv1_addr_2" [./CNN.h:40]   --->   Operation 100 'load' 'kernel_conv1_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 101 [1/1] (0.48ns)   --->   "%add_ln40_30 = add i8, i8 %select_ln40_14" [./CNN.h:40]   --->   Operation 101 'add' 'add_ln40_30' <Predicate = (!icmp_ln40)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln40_32 = zext i8 %add_ln40_30" [./CNN.h:40]   --->   Operation 102 'zext' 'zext_ln40_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_3 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_32" [./CNN.h:83]   --->   Operation 103 'getelementptr' 'kernel_conv1_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (1.15ns)   --->   "%kernel_conv1_load_3 = load i8 %kernel_conv1_addr_3" [./CNN.h:40]   --->   Operation 104 'load' 'kernel_conv1_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 105 [1/1] (0.48ns)   --->   "%add_ln40_31 = add i8, i8 %select_ln40_14" [./CNN.h:40]   --->   Operation 105 'add' 'add_ln40_31' <Predicate = (!icmp_ln40)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln40_33 = zext i8 %add_ln40_31" [./CNN.h:40]   --->   Operation 106 'zext' 'zext_ln40_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_4 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_33" [./CNN.h:83]   --->   Operation 107 'getelementptr' 'kernel_conv1_addr_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (1.15ns)   --->   "%kernel_conv1_load_4 = load i8 %kernel_conv1_addr_4" [./CNN.h:40]   --->   Operation 108 'load' 'kernel_conv1_load_4' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 109 [1/1] (0.48ns)   --->   "%add_ln40_32 = add i8, i8 %select_ln40_14" [./CNN.h:40]   --->   Operation 109 'add' 'add_ln40_32' <Predicate = (!icmp_ln40)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln40_34 = zext i8 %add_ln40_32" [./CNN.h:40]   --->   Operation 110 'zext' 'zext_ln40_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_5 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_34" [./CNN.h:83]   --->   Operation 111 'getelementptr' 'kernel_conv1_addr_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (1.15ns)   --->   "%kernel_conv1_load_5 = load i8 %kernel_conv1_addr_5" [./CNN.h:40]   --->   Operation 112 'load' 'kernel_conv1_load_5' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 113 [1/1] (0.48ns)   --->   "%add_ln40_33 = add i8, i8 %select_ln40_14" [./CNN.h:40]   --->   Operation 113 'add' 'add_ln40_33' <Predicate = (!icmp_ln40)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln40_35 = zext i8 %add_ln40_33" [./CNN.h:40]   --->   Operation 114 'zext' 'zext_ln40_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_6 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_35" [./CNN.h:83]   --->   Operation 115 'getelementptr' 'kernel_conv1_addr_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (1.15ns)   --->   "%kernel_conv1_load_6 = load i8 %kernel_conv1_addr_6" [./CNN.h:40]   --->   Operation 116 'load' 'kernel_conv1_load_6' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 117 [1/1] (0.48ns)   --->   "%add_ln40_34 = add i8, i8 %select_ln40_14" [./CNN.h:40]   --->   Operation 117 'add' 'add_ln40_34' <Predicate = (!icmp_ln40)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln40_36 = zext i8 %add_ln40_34" [./CNN.h:40]   --->   Operation 118 'zext' 'zext_ln40_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_7 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_36" [./CNN.h:83]   --->   Operation 119 'getelementptr' 'kernel_conv1_addr_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (1.15ns)   --->   "%kernel_conv1_load_7 = load i8 %kernel_conv1_addr_7" [./CNN.h:40]   --->   Operation 120 'load' 'kernel_conv1_load_7' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 121 [1/1] (0.48ns)   --->   "%add_ln40_35 = add i8, i8 %select_ln40_14" [./CNN.h:40]   --->   Operation 121 'add' 'add_ln40_35' <Predicate = (!icmp_ln40)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln40_37 = zext i8 %add_ln40_35" [./CNN.h:40]   --->   Operation 122 'zext' 'zext_ln40_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_8 = getelementptr i64 %kernel_conv1, i64, i64 %zext_ln40_37" [./CNN.h:83]   --->   Operation 123 'getelementptr' 'kernel_conv1_addr_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (1.15ns)   --->   "%kernel_conv1_load_8 = load i8 %kernel_conv1_addr_8" [./CNN.h:40]   --->   Operation 124 'load' 'kernel_conv1_load_8' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln95 = ret" [./CNN.h:95]   --->   Operation 125 'ret' 'ret_ln95' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_Push_pixel_str"   --->   Operation 126 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 127 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/2] (1.15ns)   --->   "%bias_conv1_load = load i4 %bias_conv1_addr" [./CNN.h:40]   --->   Operation 128 'load' 'bias_conv1_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 129 [1/2] (1.15ns)   --->   "%kernel_conv1_load = load i8 %kernel_conv1_addr" [./CNN.h:40]   --->   Operation 129 'load' 'kernel_conv1_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 130 [1/2] (1.15ns)   --->   "%kernel_conv1_load_1 = load i8 %kernel_conv1_addr_1" [./CNN.h:40]   --->   Operation 130 'load' 'kernel_conv1_load_1' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 131 [1/2] (1.15ns)   --->   "%kernel_conv1_load_2 = load i8 %kernel_conv1_addr_2" [./CNN.h:40]   --->   Operation 131 'load' 'kernel_conv1_load_2' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 132 [1/2] (1.15ns)   --->   "%kernel_conv1_load_3 = load i8 %kernel_conv1_addr_3" [./CNN.h:40]   --->   Operation 132 'load' 'kernel_conv1_load_3' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 133 [1/2] (1.15ns)   --->   "%kernel_conv1_load_4 = load i8 %kernel_conv1_addr_4" [./CNN.h:40]   --->   Operation 133 'load' 'kernel_conv1_load_4' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 134 [1/2] (1.15ns)   --->   "%kernel_conv1_load_5 = load i8 %kernel_conv1_addr_5" [./CNN.h:40]   --->   Operation 134 'load' 'kernel_conv1_load_5' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 135 [1/2] (1.15ns)   --->   "%kernel_conv1_load_6 = load i8 %kernel_conv1_addr_6" [./CNN.h:40]   --->   Operation 135 'load' 'kernel_conv1_load_6' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 136 [1/2] (1.15ns)   --->   "%kernel_conv1_load_7 = load i8 %kernel_conv1_addr_7" [./CNN.h:40]   --->   Operation 136 'load' 'kernel_conv1_load_7' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 137 [1/2] (1.15ns)   --->   "%kernel_conv1_load_8 = load i8 %kernel_conv1_addr_8" [./CNN.h:40]   --->   Operation 137 'load' 'kernel_conv1_load_8' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./CNN.h:42]   --->   Operation 138 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %._crit_edge, void %.lr.ph.preheader" [./CNN.h:42]   --->   Operation 139 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.63ns)   --->   "%icmp_ln45_10 = icmp_eq  i5 %select_ln40, i5" [./CNN.h:45]   --->   Operation 140 'icmp' 'icmp_ln45_10' <Predicate = (icmp_ln42)> <Delay = 0.63> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.63ns)   --->   "%icmp_ln45_11 = icmp_eq  i5 %select_ln40, i5" [./CNN.h:45]   --->   Operation 141 'icmp' 'icmp_ln45_11' <Predicate = (icmp_ln42)> <Delay = 0.63> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.12ns)   --->   "%or_ln45 = or i1 %icmp_ln45_10, i1 %icmp_ln45_11" [./CNN.h:45]   --->   Operation 142 'or' 'or_ln45' <Predicate = (icmp_ln42)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 143 'br' 'br_ln0' <Predicate = (icmp_ln42)> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.42>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%j = phi i5 %add_ln42, void %.split_ifconv, i5, void %.lr.ph.preheader" [./CNN.h:42]   --->   Operation 144 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %j" [./CNN.h:42]   --->   Operation 145 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.85ns)   --->   "%icmp_ln42_5 = icmp_eq  i32 %j_cast, i32 %add_ln31" [./CNN.h:42]   --->   Operation 147 'icmp' 'icmp_ln42_5' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 148 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.34ns)   --->   "%add_ln42 = add i5 %j, i5" [./CNN.h:42]   --->   Operation 149 'add' 'add_ln42' <Predicate = true> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_5, void %.split_ifconv, void %._crit_edge.loopexit" [./CNN.h:42]   --->   Operation 150 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%j_cast4 = zext i5 %j" [./CNN.h:42]   --->   Operation 151 'zext' 'j_cast4' <Predicate = (!icmp_ln42_5)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%line_buffer_1_2_addr = getelementptr i64 %line_buffer_1_2, i64, i64 %j_cast4" [./CNN.h:43]   --->   Operation 152 'getelementptr' 'line_buffer_1_2_addr' <Predicate = (!icmp_ln42_5)> <Delay = 0.00>
ST_4 : Operation 153 [2/2] (1.15ns)   --->   "%line_buffer_1_2_load = load i5 %line_buffer_1_2_addr" [./CNN.h:43]   --->   Operation 153 'load' 'line_buffer_1_2_load' <Predicate = (!icmp_ln42_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%line_buffer_2_2_addr = getelementptr i64 %line_buffer_2_2, i64, i64 %j_cast4" [./CNN.h:44]   --->   Operation 154 'getelementptr' 'line_buffer_2_2_addr' <Predicate = (!icmp_ln42_5)> <Delay = 0.00>
ST_4 : Operation 155 [2/2] (1.15ns)   --->   "%line_buffer_2_2_load = load i5 %line_buffer_2_2_addr" [./CNN.h:44]   --->   Operation 155 'load' 'line_buffer_2_2_load' <Predicate = (!icmp_ln42_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 156 [1/1] (0.63ns)   --->   "%icmp_ln45 = icmp_eq  i5 %j, i5" [./CNN.h:45]   --->   Operation 156 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln42_5)> <Delay = 0.63> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.85ns)   --->   "%icmp_ln45_5 = icmp_eq  i32 %j_cast, i32 %sub13" [./CNN.h:45]   --->   Operation 157 'icmp' 'icmp_ln45_5' <Predicate = (!icmp_ln42_5)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45_9 = or i1 %icmp_ln45_5, i1 %icmp_ln45" [./CNN.h:45]   --->   Operation 158 'or' 'or_ln45_9' <Predicate = (!icmp_ln42_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45_10 = or i1 %or_ln45_9, i1 %or_ln45" [./CNN.h:45]   --->   Operation 159 'or' 'or_ln45_10' <Predicate = (!icmp_ln42_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45_10, i64, i64 %bitcast_ln49" [./CNN.h:45]   --->   Operation 160 'select' 'select_ln45' <Predicate = (!icmp_ln42_5)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (1.15ns)   --->   "%store_ln49 = store i64 %select_ln45, i5 %line_buffer_2_2_addr, i64 %line_buffer_2_2_load" [./CNN.h:49]   --->   Operation 161 'store' 'store_ln49' <Predicate = (!icmp_ln42_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>

State 5 <SV = 4> <Delay = 2.31>
ST_5 : Operation 162 [1/2] (1.15ns)   --->   "%line_buffer_1_2_load = load i5 %line_buffer_1_2_addr" [./CNN.h:43]   --->   Operation 162 'load' 'line_buffer_1_2_load' <Predicate = (!icmp_ln42_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%line_buffer_0_2_addr = getelementptr i64 %line_buffer_0_2, i64, i64 %j_cast4" [./CNN.h:43]   --->   Operation 163 'getelementptr' 'line_buffer_0_2_addr' <Predicate = (!icmp_ln42_5)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (1.15ns)   --->   "%store_ln43 = store i64 %line_buffer_1_2_load, i5 %line_buffer_0_2_addr" [./CNN.h:43]   --->   Operation 164 'store' 'store_ln43' <Predicate = (!icmp_ln42_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 165 [1/2] (1.15ns)   --->   "%line_buffer_2_2_load = load i5 %line_buffer_2_2_addr" [./CNN.h:44]   --->   Operation 165 'load' 'line_buffer_2_2_load' <Predicate = (!icmp_ln42_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 166 [1/1] (1.15ns)   --->   "%store_ln44 = store i64 %line_buffer_2_2_load, i5 %line_buffer_1_2_addr, i64 %line_buffer_1_2_load" [./CNN.h:44]   --->   Operation 166 'store' 'store_ln44' <Predicate = (!icmp_ln42_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 167 'br' 'br_ln0' <Predicate = (!icmp_ln42_5)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.15>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 168 'br' 'br_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln40, i32, i32" [./CNN.h:52]   --->   Operation 169 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.65ns)   --->   "%icmp_ln52 = icmp_eq  i4 %tmp_4, i4" [./CNN.h:52]   --->   Operation 170 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void, void %._crit_edge31" [./CNN.h:52]   --->   Operation 171 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [2/2] (1.15ns)   --->   "%line_buffer_0_2_load = load i64" [./CNN.h:57]   --->   Operation 172 'load' 'line_buffer_0_2_load' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_6 : Operation 173 [2/2] (1.15ns)   --->   "%line_buffer_1_2_load_1 = load i64" [./CNN.h:58]   --->   Operation 173 'load' 'line_buffer_1_2_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_6 : Operation 174 [2/2] (1.15ns)   --->   "%line_buffer_2_2_load_1 = load i64" [./CNN.h:59]   --->   Operation 174 'load' 'line_buffer_2_2_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_6 : Operation 175 [2/2] (1.15ns)   --->   "%line_buffer_0_2_load_1 = load i64" [./CNN.h:60]   --->   Operation 175 'load' 'line_buffer_0_2_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_6 : Operation 176 [2/2] (1.15ns)   --->   "%line_buffer_1_2_load_2 = load i64" [./CNN.h:61]   --->   Operation 176 'load' 'line_buffer_1_2_load_2' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_6 : Operation 177 [2/2] (1.15ns)   --->   "%line_buffer_2_2_load_2 = load i64" [./CNN.h:62]   --->   Operation 177 'load' 'line_buffer_2_2_load_2' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>

State 7 <SV = 5> <Delay = 1.15>
ST_7 : Operation 178 [1/2] (1.15ns)   --->   "%line_buffer_0_2_load = load i64" [./CNN.h:57]   --->   Operation 178 'load' 'line_buffer_0_2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_7 : Operation 179 [1/2] (1.15ns)   --->   "%line_buffer_1_2_load_1 = load i64" [./CNN.h:58]   --->   Operation 179 'load' 'line_buffer_1_2_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_7 : Operation 180 [1/2] (1.15ns)   --->   "%line_buffer_2_2_load_1 = load i64" [./CNN.h:59]   --->   Operation 180 'load' 'line_buffer_2_2_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_7 : Operation 181 [1/2] (1.15ns)   --->   "%line_buffer_0_2_load_1 = load i64" [./CNN.h:60]   --->   Operation 181 'load' 'line_buffer_0_2_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_7 : Operation 182 [1/2] (1.15ns)   --->   "%line_buffer_1_2_load_2 = load i64" [./CNN.h:61]   --->   Operation 182 'load' 'line_buffer_1_2_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_7 : Operation 183 [1/2] (1.15ns)   --->   "%line_buffer_2_2_load_2 = load i64" [./CNN.h:62]   --->   Operation 183 'load' 'line_buffer_2_2_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %cmp4827, void %._crit_edge31, void %.lr.ph30.preheader" [./CNN.h:64]   --->   Operation 184 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.lr.ph30"   --->   Operation 185 'br' 'br_ln0' <Predicate = (cmp4827)> <Delay = 0.60>

State 8 <SV = 6> <Delay = 1.49>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%b = phi i31 %add_ln64, void %.split9, i31, void %.lr.ph30.preheader" [./CNN.h:64]   --->   Operation 186 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%b_cast = zext i31 %b" [./CNN.h:64]   --->   Operation 187 'zext' 'b_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp_eq  i32 %b_cast, i32 %sub47" [./CNN.h:64]   --->   Operation 188 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.66ns)   --->   "%add_ln64 = add i31 %b, i31" [./CNN.h:64]   --->   Operation 189 'add' 'add_ln64' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%empty_48 = trunc i31 %b" [./CNN.h:64]   --->   Operation 190 'trunc' 'empty_48' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.34ns)   --->   "%empty_49 = add i5, i5 %empty_48" [./CNN.h:64]   --->   Operation 191 'add' 'empty_49' <Predicate = (!icmp_ln64)> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%p_cast5 = zext i5 %empty_49" [./CNN.h:64]   --->   Operation 192 'zext' 'p_cast5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%line_buffer_0_2_addr_1 = getelementptr i64 %line_buffer_0_2, i64, i64 %p_cast5" [./CNN.h:64]   --->   Operation 193 'getelementptr' 'line_buffer_0_2_addr_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 194 [2/2] (1.15ns)   --->   "%line_buffer_0_2_load_2 = load i5 %line_buffer_0_2_addr_1" [./CNN.h:69]   --->   Operation 194 'load' 'line_buffer_0_2_load_2' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>

State 9 <SV = 7> <Delay = 4.50>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%window_buffer_load_9_0 = phi i64 %line_buffer_0_2_load_2, void %.split9, i64 %line_buffer_0_2_load_1, void %.lr.ph30.preheader" [./CNN.h:69]   --->   Operation 195 'phi' 'window_buffer_load_9_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%window_buffer_load_0 = phi i64 %window_buffer_load_9_0, void %.split9, i64 %line_buffer_0_2_load, void %.lr.ph30.preheader" [./CNN.h:69]   --->   Operation 196 'phi' 'window_buffer_load_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/2] (1.15ns)   --->   "%line_buffer_0_2_load_2 = load i5 %line_buffer_0_2_addr_1" [./CNN.h:69]   --->   Operation 197 'load' 'line_buffer_0_2_load_2' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_9 : Operation 198 [4/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv1_load" [./CNN.h:83]   --->   Operation 198 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 4.50>
ST_10 : Operation 199 [3/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv1_load" [./CNN.h:83]   --->   Operation 199 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [4/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_9_0, i64 %kernel_conv1_load_1" [./CNN.h:83]   --->   Operation 200 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 4.50>
ST_11 : Operation 201 [2/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv1_load" [./CNN.h:83]   --->   Operation 201 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [3/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_9_0, i64 %kernel_conv1_load_1" [./CNN.h:83]   --->   Operation 202 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [4/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_2_load_2, i64 %kernel_conv1_load_2" [./CNN.h:83]   --->   Operation 203 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 4.50>
ST_12 : Operation 204 [1/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_0, i64 %kernel_conv1_load" [./CNN.h:83]   --->   Operation 204 'dmul' 'mul' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [2/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_9_0, i64 %kernel_conv1_load_1" [./CNN.h:83]   --->   Operation 205 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [3/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_2_load_2, i64 %kernel_conv1_load_2" [./CNN.h:83]   --->   Operation 206 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 4.50>
ST_13 : Operation 207 [4/4] (4.33ns)   --->   "%sum_s = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 207 'dadd' 'sum_s' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [1/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load_9_0, i64 %kernel_conv1_load_1" [./CNN.h:83]   --->   Operation 208 'dmul' 'mul_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [2/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_2_load_2, i64 %kernel_conv1_load_2" [./CNN.h:83]   --->   Operation 209 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 4.50>
ST_14 : Operation 210 [3/4] (4.33ns)   --->   "%sum_s = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 210 'dadd' 'sum_s' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 211 [1/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_2_load_2, i64 %kernel_conv1_load_2" [./CNN.h:83]   --->   Operation 211 'dmul' 'mul_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 4.33>
ST_15 : Operation 212 [2/4] (4.33ns)   --->   "%sum_s = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 212 'dadd' 'sum_s' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 4.33>
ST_16 : Operation 213 [1/4] (4.33ns)   --->   "%sum_s = dadd i64 %mul, i64" [./CNN.h:83]   --->   Operation 213 'dadd' 'sum_s' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 4.33>
ST_17 : Operation 214 [4/4] (4.33ns)   --->   "%sum_18_0_1 = dadd i64 %sum_s, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 214 'dadd' 'sum_18_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 4.33>
ST_18 : Operation 215 [3/4] (4.33ns)   --->   "%sum_18_0_1 = dadd i64 %sum_s, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 215 'dadd' 'sum_18_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 4.33>
ST_19 : Operation 216 [2/4] (4.33ns)   --->   "%sum_18_0_1 = dadd i64 %sum_s, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 216 'dadd' 'sum_18_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 4.33>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%line_buffer_1_2_addr_1 = getelementptr i64 %line_buffer_1_2, i64, i64 %p_cast5" [./CNN.h:64]   --->   Operation 217 'getelementptr' 'line_buffer_1_2_addr_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_20 : Operation 218 [2/2] (1.15ns)   --->   "%line_buffer_1_2_load_3 = load i5 %line_buffer_1_2_addr_1" [./CNN.h:72]   --->   Operation 218 'load' 'line_buffer_1_2_load_3' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_20 : Operation 219 [1/4] (4.33ns)   --->   "%sum_18_0_1 = dadd i64 %sum_s, i64 %mul_0_1" [./CNN.h:83]   --->   Operation 219 'dadd' 'sum_18_0_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 4.50>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%window_buffer_load_9_1 = phi i64 %line_buffer_1_2_load_3, void %.split9, i64 %line_buffer_1_2_load_2, void %.lr.ph30.preheader" [./CNN.h:72]   --->   Operation 220 'phi' 'window_buffer_load_9_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%window_buffer_load_1 = phi i64 %window_buffer_load_9_1, void %.split9, i64 %line_buffer_1_2_load_1, void %.lr.ph30.preheader" [./CNN.h:72]   --->   Operation 221 'phi' 'window_buffer_load_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 222 [1/2] (1.15ns)   --->   "%line_buffer_1_2_load_3 = load i5 %line_buffer_1_2_addr_1" [./CNN.h:72]   --->   Operation 222 'load' 'line_buffer_1_2_load_3' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_21 : Operation 223 [4/4] (4.33ns)   --->   "%sum_18_0_2 = dadd i64 %sum_18_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 223 'dadd' 'sum_18_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [4/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_3" [./CNN.h:83]   --->   Operation 224 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 4.50>
ST_22 : Operation 225 [3/4] (4.33ns)   --->   "%sum_18_0_2 = dadd i64 %sum_18_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 225 'dadd' 'sum_18_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 226 [3/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_3" [./CNN.h:83]   --->   Operation 226 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 227 [4/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_9_1, i64 %kernel_conv1_load_4" [./CNN.h:83]   --->   Operation 227 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 4.50>
ST_23 : Operation 228 [2/4] (4.33ns)   --->   "%sum_18_0_2 = dadd i64 %sum_18_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 228 'dadd' 'sum_18_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 229 [2/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_3" [./CNN.h:83]   --->   Operation 229 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [3/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_9_1, i64 %kernel_conv1_load_4" [./CNN.h:83]   --->   Operation 230 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [4/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_2_load_3, i64 %kernel_conv1_load_5" [./CNN.h:83]   --->   Operation 231 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 4.50>
ST_24 : Operation 232 [1/4] (4.33ns)   --->   "%sum_18_0_2 = dadd i64 %sum_18_0_1, i64 %mul_0_2" [./CNN.h:83]   --->   Operation 232 'dadd' 'sum_18_0_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 233 [1/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_3" [./CNN.h:83]   --->   Operation 233 'dmul' 'mul_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [2/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_9_1, i64 %kernel_conv1_load_4" [./CNN.h:83]   --->   Operation 234 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 235 [3/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_2_load_3, i64 %kernel_conv1_load_5" [./CNN.h:83]   --->   Operation 235 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 4.50>
ST_25 : Operation 236 [4/4] (4.33ns)   --->   "%sum_18_1 = dadd i64 %sum_18_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 236 'dadd' 'sum_18_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 237 [1/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_9_1, i64 %kernel_conv1_load_4" [./CNN.h:83]   --->   Operation 237 'dmul' 'mul_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [2/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_2_load_3, i64 %kernel_conv1_load_5" [./CNN.h:83]   --->   Operation 238 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 4.50>
ST_26 : Operation 239 [3/4] (4.33ns)   --->   "%sum_18_1 = dadd i64 %sum_18_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 239 'dadd' 'sum_18_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [1/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_2_load_3, i64 %kernel_conv1_load_5" [./CNN.h:83]   --->   Operation 240 'dmul' 'mul_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 4.33>
ST_27 : Operation 241 [2/4] (4.33ns)   --->   "%sum_18_1 = dadd i64 %sum_18_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 241 'dadd' 'sum_18_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 4.33>
ST_28 : Operation 242 [1/4] (4.33ns)   --->   "%sum_18_1 = dadd i64 %sum_18_0_2, i64 %mul_1" [./CNN.h:83]   --->   Operation 242 'dadd' 'sum_18_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 4.33>
ST_29 : Operation 243 [4/4] (4.33ns)   --->   "%sum_18_1_1 = dadd i64 %sum_18_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 243 'dadd' 'sum_18_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 4.33>
ST_30 : Operation 244 [3/4] (4.33ns)   --->   "%sum_18_1_1 = dadd i64 %sum_18_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 244 'dadd' 'sum_18_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 4.33>
ST_31 : Operation 245 [2/4] (4.33ns)   --->   "%sum_18_1_1 = dadd i64 %sum_18_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 245 'dadd' 'sum_18_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 4.33>
ST_32 : Operation 246 [1/1] (0.00ns)   --->   "%line_buffer_2_2_addr_1 = getelementptr i64 %line_buffer_2_2, i64, i64 %p_cast5" [./CNN.h:64]   --->   Operation 246 'getelementptr' 'line_buffer_2_2_addr_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 247 [2/2] (1.15ns)   --->   "%line_buffer_2_2_load_3 = load i5 %line_buffer_2_2_addr_1" [./CNN.h:75]   --->   Operation 247 'load' 'line_buffer_2_2_load_3' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_32 : Operation 248 [1/4] (4.33ns)   --->   "%sum_18_1_1 = dadd i64 %sum_18_1, i64 %mul_1_1" [./CNN.h:83]   --->   Operation 248 'dadd' 'sum_18_1_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 4.50>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%window_buffer_load_9_2 = phi i64 %line_buffer_2_2_load_3, void %.split9, i64 %line_buffer_2_2_load_2, void %.lr.ph30.preheader" [./CNN.h:75]   --->   Operation 249 'phi' 'window_buffer_load_9_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (0.00ns)   --->   "%window_buffer_load_2 = phi i64 %window_buffer_load_9_2, void %.split9, i64 %line_buffer_2_2_load_1, void %.lr.ph30.preheader" [./CNN.h:75]   --->   Operation 250 'phi' 'window_buffer_load_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 251 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 252 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split9, void %._crit_edge31.loopexit" [./CNN.h:64]   --->   Operation 253 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 254 [1/2] (1.15ns)   --->   "%line_buffer_2_2_load_3 = load i5 %line_buffer_2_2_addr_1" [./CNN.h:75]   --->   Operation 254 'load' 'line_buffer_2_2_load_3' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_33 : Operation 255 [4/4] (4.33ns)   --->   "%sum_18_1_2 = dadd i64 %sum_18_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 255 'dadd' 'sum_18_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 256 [4/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_6" [./CNN.h:83]   --->   Operation 256 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 4.50>
ST_34 : Operation 257 [3/4] (4.33ns)   --->   "%sum_18_1_2 = dadd i64 %sum_18_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 257 'dadd' 'sum_18_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 258 [3/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_6" [./CNN.h:83]   --->   Operation 258 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 259 [4/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_9_2, i64 %kernel_conv1_load_7" [./CNN.h:83]   --->   Operation 259 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 4.50>
ST_35 : Operation 260 [2/4] (4.33ns)   --->   "%sum_18_1_2 = dadd i64 %sum_18_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 260 'dadd' 'sum_18_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 261 [2/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_6" [./CNN.h:83]   --->   Operation 261 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 262 [3/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_9_2, i64 %kernel_conv1_load_7" [./CNN.h:83]   --->   Operation 262 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 263 [4/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_2_load_3, i64 %kernel_conv1_load_8" [./CNN.h:83]   --->   Operation 263 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 4.50>
ST_36 : Operation 264 [1/4] (4.33ns)   --->   "%sum_18_1_2 = dadd i64 %sum_18_1_1, i64 %mul_1_2" [./CNN.h:83]   --->   Operation 264 'dadd' 'sum_18_1_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 265 [1/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_6" [./CNN.h:83]   --->   Operation 265 'dmul' 'mul_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 266 [2/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_9_2, i64 %kernel_conv1_load_7" [./CNN.h:83]   --->   Operation 266 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 267 [3/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_2_load_3, i64 %kernel_conv1_load_8" [./CNN.h:83]   --->   Operation 267 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 4.50>
ST_37 : Operation 268 [4/4] (4.33ns)   --->   "%sum_18_2 = dadd i64 %sum_18_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 268 'dadd' 'sum_18_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 269 [1/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_9_2, i64 %kernel_conv1_load_7" [./CNN.h:83]   --->   Operation 269 'dmul' 'mul_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 270 [2/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_2_load_3, i64 %kernel_conv1_load_8" [./CNN.h:83]   --->   Operation 270 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 4.50>
ST_38 : Operation 271 [3/4] (4.33ns)   --->   "%sum_18_2 = dadd i64 %sum_18_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 271 'dadd' 'sum_18_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 272 [1/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_2_load_3, i64 %kernel_conv1_load_8" [./CNN.h:83]   --->   Operation 272 'dmul' 'mul_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.50> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 4.33>
ST_39 : Operation 273 [2/4] (4.33ns)   --->   "%sum_18_2 = dadd i64 %sum_18_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 273 'dadd' 'sum_18_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 4.33>
ST_40 : Operation 274 [1/4] (4.33ns)   --->   "%sum_18_2 = dadd i64 %sum_18_1_2, i64 %mul_2" [./CNN.h:83]   --->   Operation 274 'dadd' 'sum_18_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 4.33>
ST_41 : Operation 275 [4/4] (4.33ns)   --->   "%sum_18_2_1 = dadd i64 %sum_18_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 275 'dadd' 'sum_18_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 4.33>
ST_42 : Operation 276 [3/4] (4.33ns)   --->   "%sum_18_2_1 = dadd i64 %sum_18_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 276 'dadd' 'sum_18_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 4.33>
ST_43 : Operation 277 [2/4] (4.33ns)   --->   "%sum_18_2_1 = dadd i64 %sum_18_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 277 'dadd' 'sum_18_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 4.33>
ST_44 : Operation 278 [1/4] (4.33ns)   --->   "%sum_18_2_1 = dadd i64 %sum_18_2, i64 %mul_2_1" [./CNN.h:83]   --->   Operation 278 'dadd' 'sum_18_2_1' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 4.33>
ST_45 : Operation 279 [4/4] (4.33ns)   --->   "%sum_18_2_2 = dadd i64 %sum_18_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 279 'dadd' 'sum_18_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 4.33>
ST_46 : Operation 280 [3/4] (4.33ns)   --->   "%sum_18_2_2 = dadd i64 %sum_18_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 280 'dadd' 'sum_18_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 4.33>
ST_47 : Operation 281 [2/4] (4.33ns)   --->   "%sum_18_2_2 = dadd i64 %sum_18_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 281 'dadd' 'sum_18_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 4.33>
ST_48 : Operation 282 [1/4] (4.33ns)   --->   "%sum_18_2_2 = dadd i64 %sum_18_2_1, i64 %mul_2_2" [./CNN.h:83]   --->   Operation 282 'dadd' 'sum_18_2_2' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 4.33>
ST_49 : Operation 283 [4/4] (4.33ns)   --->   "%sum = dadd i64 %sum_18_2_2, i64 %bias_conv1_load" [./CNN.h:86]   --->   Operation 283 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 4.33>
ST_50 : Operation 284 [3/4] (4.33ns)   --->   "%sum = dadd i64 %sum_18_2_2, i64 %bias_conv1_load" [./CNN.h:86]   --->   Operation 284 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 4.33>
ST_51 : Operation 285 [2/4] (4.33ns)   --->   "%sum = dadd i64 %sum_18_2_2, i64 %bias_conv1_load" [./CNN.h:86]   --->   Operation 285 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 4.33>
ST_52 : Operation 286 [1/4] (4.33ns)   --->   "%sum = dadd i64 %sum_18_2_2, i64 %bias_conv1_load" [./CNN.h:86]   --->   Operation 286 'dadd' 'sum' <Predicate = (!icmp_ln64)> <Delay = 4.33> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 2.01>
ST_53 : Operation 287 [2/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i64 %sum, i64" [./CNN.h:11]   --->   Operation 287 'dcmp' 'tmp_s' <Predicate = (!icmp_ln64)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 2.42>
ST_54 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./CNN.h:65]   --->   Operation 288 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_54 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i64 %sum" [./CNN.h:11]   --->   Operation 289 'bitcast' 'bitcast_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_54 : Operation 290 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln11, i32, i32" [./CNN.h:11]   --->   Operation 290 'partselect' 'tmp' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_54 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i64 %bitcast_ln11" [./CNN.h:11]   --->   Operation 291 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_54 : Operation 292 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp_ne  i11 %tmp, i11" [./CNN.h:11]   --->   Operation 292 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 293 [1/1] (0.98ns)   --->   "%icmp_ln11_5 = icmp_eq  i52 %trunc_ln11, i52" [./CNN.h:11]   --->   Operation 293 'icmp' 'icmp_ln11_5' <Predicate = (!icmp_ln64)> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%or_ln11 = or i1 %icmp_ln11_5, i1 %icmp_ln11" [./CNN.h:11]   --->   Operation 294 'or' 'or_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 295 [1/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i64 %sum, i64" [./CNN.h:11]   --->   Operation 295 'dcmp' 'tmp_s' <Predicate = (!icmp_ln64)> <Delay = 2.01> <Core = "DCompare">   --->   Core 86 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%and_ln11 = and i1 %or_ln11, i1 %tmp_s" [./CNN.h:11]   --->   Operation 296 'and' 'and_ln11' <Predicate = (!icmp_ln64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 297 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln88 = select i1 %and_ln11, i64 %bitcast_ln11, i64" [./CNN.h:88]   --->   Operation 297 'select' 'select_ln88' <Predicate = (!icmp_ln64)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 298 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_conv1, i64 %select_ln88" [./CNN.h:88]   --->   Operation 298 'write' 'write_ln88' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_54 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph30"   --->   Operation 299 'br' 'br_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 55 <SV = 32> <Delay = 0.34>
ST_55 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge31"   --->   Operation 300 'br' 'br_ln0' <Predicate = (!icmp_ln52 & cmp4827)> <Delay = 0.00>
ST_55 : Operation 301 [1/1] (0.34ns)   --->   "%add_ln41 = add i5 %select_ln40, i5" [./CNN.h:41]   --->   Operation 301 'add' 'add_ln41' <Predicate = true> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 302 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	wire read on port 'padding' (./CNN.h:31) [12]  (0 ns)
	'add' operation ('width', ./CNN.h:31) [15]  (0.669 ns)
	'icmp' operation ('icmp_ln42', ./CNN.h:42) [16]  (0.859 ns)

 <State 2>: 2.69ns
The critical path consists of the following:
	'phi' operation ('num_ker', ./CNN.h:40) with incoming values : ('select_ln40_13', ./CNN.h:40) [24]  (0 ns)
	'add' operation ('add_ln40_36', ./CNN.h:40) [39]  (0.341 ns)
	'add' operation ('p_mid1', ./CNN.h:40) [44]  (0.404 ns)
	'select' operation ('select_ln40_14', ./CNN.h:40) [49]  (0.303 ns)
	'add' operation ('add_ln40_28', ./CNN.h:40) [53]  (0.481 ns)
	'getelementptr' operation ('kernel_conv1_addr_1', ./CNN.h:83) [55]  (0 ns)
	'load' operation ('kernel_conv1_load_1', ./CNN.h:40) on array 'kernel_conv1' [56]  (1.16 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'load' operation ('bias_conv1_load', ./CNN.h:40) on array 'bias_conv1' [48]  (1.16 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	'phi' operation ('j', ./CNN.h:42) with incoming values : ('add_ln42', ./CNN.h:42) [93]  (0 ns)
	'icmp' operation ('icmp_ln45_5', ./CNN.h:45) [110]  (0.859 ns)
	'or' operation ('or_ln45_9', ./CNN.h:45) [111]  (0 ns)
	'or' operation ('or_ln45_10', ./CNN.h:45) [112]  (0 ns)
	'select' operation ('select_ln45', ./CNN.h:45) [113]  (0.411 ns)
	'store' operation ('store_ln49', ./CNN.h:49) of variable 'select_ln45', ./CNN.h:45 on array 'line_buffer_2_2' [114]  (1.16 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('line_buffer_1_2_load', ./CNN.h:43) on array 'line_buffer_1_2' [103]  (1.16 ns)
	'store' operation ('store_ln43', ./CNN.h:43) of variable 'line_buffer_1_2_load', ./CNN.h:43 on array 'line_buffer_0_2' [105]  (1.16 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	'load' operation ('line_buffer_0_2_load', ./CNN.h:57) on array 'line_buffer_0_2' [123]  (1.16 ns)

 <State 7>: 1.16ns
The critical path consists of the following:
	'load' operation ('line_buffer_0_2_load', ./CNN.h:57) on array 'line_buffer_0_2' [123]  (1.16 ns)

 <State 8>: 1.5ns
The critical path consists of the following:
	'phi' operation ('b', ./CNN.h:64) with incoming values : ('add_ln64', ./CNN.h:64) [139]  (0 ns)
	'add' operation ('empty_49', ./CNN.h:64) [149]  (0.341 ns)
	'getelementptr' operation ('line_buffer_0_2_addr_1', ./CNN.h:64) [151]  (0 ns)
	'load' operation ('line_buffer_0_2_load_2', ./CNN.h:69) on array 'line_buffer_0_2' [154]  (1.16 ns)

 <State 9>: 4.5ns
The critical path consists of the following:
	'phi' operation ('window_buffer_load_0', ./CNN.h:69) with incoming values : ('line_buffer_0_2_load', ./CNN.h:57) ('line_buffer_0_2_load_1', ./CNN.h:60) ('line_buffer_0_2_load_2', ./CNN.h:69) [138]  (0 ns)
	'dmul' operation ('mul', ./CNN.h:83) [157]  (4.5 ns)

 <State 10>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:83) [157]  (4.5 ns)

 <State 11>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:83) [157]  (4.5 ns)

 <State 12>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:83) [157]  (4.5 ns)

 <State 13>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_0_1', ./CNN.h:83) [159]  (4.5 ns)

 <State 14>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_0_2', ./CNN.h:83) [161]  (4.5 ns)

 <State 15>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_s', ./CNN.h:83) [158]  (4.33 ns)

 <State 16>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_s', ./CNN.h:83) [158]  (4.33 ns)

 <State 17>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_0_1', ./CNN.h:83) [160]  (4.33 ns)

 <State 18>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_0_1', ./CNN.h:83) [160]  (4.33 ns)

 <State 19>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_0_1', ./CNN.h:83) [160]  (4.33 ns)

 <State 20>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_0_1', ./CNN.h:83) [160]  (4.33 ns)

 <State 21>: 4.5ns
The critical path consists of the following:
	'phi' operation ('window_buffer_load_1', ./CNN.h:72) with incoming values : ('line_buffer_1_2_load_1', ./CNN.h:58) ('line_buffer_1_2_load_2', ./CNN.h:61) ('line_buffer_1_2_load_3', ./CNN.h:72) [136]  (0 ns)
	'dmul' operation ('mul_1', ./CNN.h:83) [163]  (4.5 ns)

 <State 22>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./CNN.h:83) [163]  (4.5 ns)

 <State 23>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./CNN.h:83) [163]  (4.5 ns)

 <State 24>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./CNN.h:83) [163]  (4.5 ns)

 <State 25>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1_1', ./CNN.h:83) [165]  (4.5 ns)

 <State 26>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1_2', ./CNN.h:83) [167]  (4.5 ns)

 <State 27>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_1', ./CNN.h:83) [164]  (4.33 ns)

 <State 28>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_1', ./CNN.h:83) [164]  (4.33 ns)

 <State 29>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_1_1', ./CNN.h:83) [166]  (4.33 ns)

 <State 30>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_1_1', ./CNN.h:83) [166]  (4.33 ns)

 <State 31>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_1_1', ./CNN.h:83) [166]  (4.33 ns)

 <State 32>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_1_1', ./CNN.h:83) [166]  (4.33 ns)

 <State 33>: 4.5ns
The critical path consists of the following:
	'phi' operation ('window_buffer_load_2', ./CNN.h:75) with incoming values : ('line_buffer_2_2_load_1', ./CNN.h:59) ('line_buffer_2_2_load_2', ./CNN.h:62) ('line_buffer_2_2_load_3', ./CNN.h:75) [134]  (0 ns)
	'dmul' operation ('mul_2', ./CNN.h:83) [169]  (4.5 ns)

 <State 34>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./CNN.h:83) [169]  (4.5 ns)

 <State 35>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./CNN.h:83) [169]  (4.5 ns)

 <State 36>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./CNN.h:83) [169]  (4.5 ns)

 <State 37>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2_1', ./CNN.h:83) [171]  (4.5 ns)

 <State 38>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2_2', ./CNN.h:83) [173]  (4.5 ns)

 <State 39>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_2', ./CNN.h:83) [170]  (4.33 ns)

 <State 40>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_2', ./CNN.h:83) [170]  (4.33 ns)

 <State 41>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_2_1', ./CNN.h:83) [172]  (4.33 ns)

 <State 42>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_2_1', ./CNN.h:83) [172]  (4.33 ns)

 <State 43>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_2_1', ./CNN.h:83) [172]  (4.33 ns)

 <State 44>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_2_1', ./CNN.h:83) [172]  (4.33 ns)

 <State 45>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_2_2', ./CNN.h:83) [174]  (4.33 ns)

 <State 46>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_2_2', ./CNN.h:83) [174]  (4.33 ns)

 <State 47>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_2_2', ./CNN.h:83) [174]  (4.33 ns)

 <State 48>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_18_2_2', ./CNN.h:83) [174]  (4.33 ns)

 <State 49>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [175]  (4.33 ns)

 <State 50>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [175]  (4.33 ns)

 <State 51>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [175]  (4.33 ns)

 <State 52>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:86) [175]  (4.33 ns)

 <State 53>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', ./CNN.h:11) [182]  (2.01 ns)

 <State 54>: 2.42ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', ./CNN.h:11) [182]  (2.01 ns)
	'and' operation ('and_ln11', ./CNN.h:11) [183]  (0 ns)
	'select' operation ('select_ln88', ./CNN.h:88) [184]  (0.411 ns)

 <State 55>: 0.341ns
The critical path consists of the following:
	'add' operation ('add_ln41', ./CNN.h:41) [190]  (0.341 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
