/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [20:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [31:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  reg [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~(in_data[48] & celloutsig_0_2z);
  assign celloutsig_0_27z = ~(celloutsig_0_25z & celloutsig_0_8z);
  assign celloutsig_1_1z = in_data[112:102] == in_data[182:172];
  assign celloutsig_1_18z = celloutsig_1_16z[6:3] == celloutsig_1_14z[5:2];
  assign celloutsig_0_6z = celloutsig_0_5z[6:2] == { in_data[79:76], celloutsig_0_3z };
  assign celloutsig_0_8z = in_data[76:71] == celloutsig_0_1z[6:1];
  assign celloutsig_1_3z = ! celloutsig_1_0z[20:15];
  assign celloutsig_1_4z = ! celloutsig_1_0z[8:6];
  assign celloutsig_1_5z = ! celloutsig_1_0z[28:17];
  assign celloutsig_1_10z = ! { celloutsig_1_6z[2], celloutsig_1_2z, celloutsig_1_6z[0], celloutsig_1_3z };
  assign celloutsig_1_11z = ! { celloutsig_1_0z[4:0], celloutsig_1_6z[5:2], celloutsig_1_2z, celloutsig_1_6z[0], celloutsig_1_3z };
  assign celloutsig_1_12z = ! { celloutsig_1_7z[5:4], celloutsig_1_6z[5:2], celloutsig_1_2z, celloutsig_1_6z[0], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_13z = ! { in_data[181:171], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_6z[5:2], celloutsig_1_2z, celloutsig_1_6z[0] };
  assign celloutsig_0_15z = ! { celloutsig_0_0z[8:3], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_17z = ! celloutsig_0_5z[9:4];
  assign celloutsig_0_16z = celloutsig_0_13z & ~(celloutsig_0_11z);
  assign celloutsig_0_20z = celloutsig_0_19z & ~(celloutsig_0_2z);
  assign celloutsig_0_2z = in_data[50] & ~(celloutsig_0_1z[6]);
  assign celloutsig_1_0z = in_data[188:157] % { 1'h1, in_data[177:147] };
  assign celloutsig_0_31z = { celloutsig_0_0z[6:4], celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_7z } % { 1'h1, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_12z };
  assign { celloutsig_1_6z[5:2], celloutsig_1_6z[0] } = celloutsig_1_5z ? { celloutsig_1_0z[30:27], celloutsig_1_3z } : { in_data[164:162], celloutsig_1_3z, celloutsig_1_1z };
  assign { celloutsig_1_16z[10:2], celloutsig_1_16z[0] } = celloutsig_1_8z ? { celloutsig_1_14z[7:6], 1'h1, celloutsig_1_7z, celloutsig_1_15z } : { celloutsig_1_7z[3:1], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_23z = celloutsig_0_0z[3] ? in_data[77:68] : { in_data[62:54], celloutsig_0_13z };
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_14z } !== { celloutsig_1_7z[2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_19z = { in_data[155:153], celloutsig_1_13z } !== { celloutsig_1_14z[6:4], celloutsig_1_5z };
  assign celloutsig_0_3z = | in_data[45:37];
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z[23:19] };
  assign celloutsig_1_8z = | { celloutsig_1_6z[5], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z[23:19] };
  assign celloutsig_0_13z = | { celloutsig_0_10z, celloutsig_0_1z[5:4], in_data[45:37] };
  assign celloutsig_0_25z = | { celloutsig_0_21z[20:13], celloutsig_0_6z };
  assign celloutsig_0_28z = | { celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_40z = ^ { celloutsig_0_22z[3], celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_27z };
  assign celloutsig_0_9z = ^ celloutsig_0_5z[4:2];
  assign celloutsig_0_11z = ^ { celloutsig_0_1z[8:4], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_14z = ^ { celloutsig_0_12z[5:4], celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_24z = ^ { celloutsig_0_0z[1:0], celloutsig_0_22z };
  assign celloutsig_0_39z = celloutsig_0_22z <<< { celloutsig_0_31z[5], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_5z = { in_data[7:6], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } <<< { celloutsig_0_1z[7:5], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = celloutsig_0_0z <<< celloutsig_0_0z;
  assign celloutsig_0_22z = { celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_16z } <<< celloutsig_0_12z[3:0];
  assign celloutsig_0_4z = ~((celloutsig_0_1z[6] & celloutsig_0_3z) | celloutsig_0_3z);
  assign celloutsig_0_7z = ~((celloutsig_0_0z[6] & celloutsig_0_2z) | celloutsig_0_4z);
  assign celloutsig_0_19z = ~((celloutsig_0_11z & celloutsig_0_4z) | celloutsig_0_13z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[55:47];
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_7z = { in_data[180:177], celloutsig_1_1z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_14z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_14z = { celloutsig_1_6z[4:3], celloutsig_1_6z[5:2], celloutsig_1_2z, celloutsig_1_6z[0] };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_12z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_12z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_21z = 21'h000000;
    else if (clkin_data[0]) celloutsig_0_21z = { in_data[14:6], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_1_16z[1] = celloutsig_1_12z;
  assign celloutsig_1_6z[1] = celloutsig_1_2z;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
