<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: DSI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_d_s_i___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">DSI_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Digital Serial Interface Unit (DSI)  
 <a href="struct_d_s_i___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a0288ed56d8c8db05f7a039e1468c323d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab5f85df5c3dd3ca370330c18ec2f91a4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ab5f85df5c3dd3ca370330c18ec2f91a4">DEVICEREADY</a></td></tr>
<tr class="separator:ab5f85df5c3dd3ca370330c18ec2f91a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87448add5e18b6438d14074b9de58aff"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a813ecda67791e37a597ffc5ef1fe3135"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a813ecda67791e37a597ffc5ef1fe3135">READY</a>: 1</td></tr>
<tr class="separator:a813ecda67791e37a597ffc5ef1fe3135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffeed911411438f4d84686cc60ee232"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a7ffeed911411438f4d84686cc60ee232">ULPS</a>: 2</td></tr>
<tr class="separator:a7ffeed911411438f4d84686cc60ee232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaffcad5dee178ddc1dd60cbce2971c13"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aaffcad5dee178ddc1dd60cbce2971c13">DISPLAYBUSPOSSESSEN</a>: 1</td></tr>
<tr class="separator:aaffcad5dee178ddc1dd60cbce2971c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 28</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87448add5e18b6438d14074b9de58aff"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a87448add5e18b6438d14074b9de58aff">DEVICEREADY_b</a></td></tr>
<tr class="separator:a87448add5e18b6438d14074b9de58aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0288ed56d8c8db05f7a039e1468c323d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0288ed56d8c8db05f7a039e1468c323d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae902082a25201ab4ace9b4dcadcd85"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aeaaef2e31eb77b82f2c19253d5dfc2f3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aeaaef2e31eb77b82f2c19253d5dfc2f3">INTRSTAT</a></td></tr>
<tr class="separator:aeaaef2e31eb77b82f2c19253d5dfc2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715ac53bc69c218f394c0b9f62cb5a73"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a686b5af414577beafd635410634afb9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a686b5af414577beafd635410634afb9d">RXSOTERROR</a>: 1</td></tr>
<tr class="separator:a686b5af414577beafd635410634afb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4004c0c684b4d1b7c47fdb756d57934b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a4004c0c684b4d1b7c47fdb756d57934b">RXSOTSYNCERROR</a>: 1</td></tr>
<tr class="separator:a4004c0c684b4d1b7c47fdb756d57934b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affaadf9c27ceef647324f6cc880fb8ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#affaadf9c27ceef647324f6cc880fb8ec">RXEOTSYNCERROR</a>: 1</td></tr>
<tr class="separator:affaadf9c27ceef647324f6cc880fb8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a468b9bd27f4b0e4bd47b9ff9d5c72"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a75a468b9bd27f4b0e4bd47b9ff9d5c72">RXESCAPEMODE</a>: 1</td></tr>
<tr class="separator:a75a468b9bd27f4b0e4bd47b9ff9d5c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fcb8c69d3ecfc3488d29719ff252fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a50fcb8c69d3ecfc3488d29719ff252fd">RXLPTXSYNCERR</a>: 1</td></tr>
<tr class="separator:a50fcb8c69d3ecfc3488d29719ff252fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab118aa8436bd6f8bfae122cbd6cc6d09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ab118aa8436bd6f8bfae122cbd6cc6d09">RXPERIPHERAL</a>: 1</td></tr>
<tr class="separator:ab118aa8436bd6f8bfae122cbd6cc6d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43cad3649100292cae4f91d4c3e30421"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a43cad3649100292cae4f91d4c3e30421">RXFALSECNTRL</a>: 1</td></tr>
<tr class="separator:a43cad3649100292cae4f91d4c3e30421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113f92c68f6e70d0486169a2d5778ee9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a113f92c68f6e70d0486169a2d5778ee9">RxECCS</a>: 1</td></tr>
<tr class="separator:a113f92c68f6e70d0486169a2d5778ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ffdc9f48dc6b8fbc4c18ac1d57c17a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a53ffdc9f48dc6b8fbc4c18ac1d57c17a">RxECCM</a>: 1</td></tr>
<tr class="separator:a53ffdc9f48dc6b8fbc4c18ac1d57c17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6191950b2313f58ba262cefd4f56991a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6191950b2313f58ba262cefd4f56991a">RXCHECKSUM</a>: 1</td></tr>
<tr class="separator:a6191950b2313f58ba262cefd4f56991a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa607c24e42d80fa1ff2c33225b43325b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aa607c24e42d80fa1ff2c33225b43325b">RxDSINR</a>: 1</td></tr>
<tr class="separator:aa607c24e42d80fa1ff2c33225b43325b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e878fbcad7345eed8be7e617141fb31"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e878fbcad7345eed8be7e617141fb31">RxDSIDI</a>: 1</td></tr>
<tr class="separator:a3e878fbcad7345eed8be7e617141fb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315e0685188aae55152a3d42ed6147a4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a315e0685188aae55152a3d42ed6147a4">TXFALSECNTRL</a>: 1</td></tr>
<tr class="separator:a315e0685188aae55152a3d42ed6147a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e9cdf8802759808cd0bcb812b5eb3a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ac4e9cdf8802759808cd0bcb812b5eb3a">TXECCS</a>: 1</td></tr>
<tr class="separator:ac4e9cdf8802759808cd0bcb812b5eb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47893672d1f9f81d1c496163e5a840cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a47893672d1f9f81d1c496163e5a840cb">TXECCM</a>: 1</td></tr>
<tr class="separator:a47893672d1f9f81d1c496163e5a840cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b654d513499c6c1d9daa66d9c34679"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a85b654d513499c6c1d9daa66d9c34679">TXCHECKSUM</a>: 1</td></tr>
<tr class="separator:a85b654d513499c6c1d9daa66d9c34679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2c786cf0f41d6ec94af3ff4d6e2c4d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a2e2c786cf0f41d6ec94af3ff4d6e2c4d">TxDSIN</a>: 1</td></tr>
<tr class="separator:a2e2c786cf0f41d6ec94af3ff4d6e2c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fdd80618d18fc11b9ab4c1d9141956"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a69fdd80618d18fc11b9ab4c1d9141956">TxDSII</a>: 1</td></tr>
<tr class="separator:a69fdd80618d18fc11b9ab4c1d9141956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e5e10b27fbc213cb0d8c66a13f5cf6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a93e5e10b27fbc213cb0d8c66a13f5cf6">HIGHC</a>: 1</td></tr>
<tr class="separator:a93e5e10b27fbc213cb0d8c66a13f5cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48dc43b4d0a3285be59ba3ef355ae616"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a48dc43b4d0a3285be59ba3ef355ae616">LOWC</a>: 1</td></tr>
<tr class="separator:a48dc43b4d0a3285be59ba3ef355ae616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace21126660c8438e076f533e0817d305"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ace21126660c8438e076f533e0817d305">FIFOEMPTY</a>: 1</td></tr>
<tr class="separator:ace21126660c8438e076f533e0817d305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc292344f99b1e7f7d0aeb21c9d7b83"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#addc292344f99b1e7f7d0aeb21c9d7b83">HSTXTIMEOUT</a>: 1</td></tr>
<tr class="separator:addc292344f99b1e7f7d0aeb21c9d7b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe75ef7278b7a597f12ea859cc2d38f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#afe75ef7278b7a597f12ea859cc2d38f3">LPRXTIMEOUT</a>: 1</td></tr>
<tr class="separator:afe75ef7278b7a597f12ea859cc2d38f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3cd67939b38e8aeecee24b5f248ba9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#abc3cd67939b38e8aeecee24b5f248ba9">TURNARNDACK</a>: 1</td></tr>
<tr class="separator:abc3cd67939b38e8aeecee24b5f248ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c82b033038ad51f0058ce1b7af9d25"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a18c82b033038ad51f0058ce1b7af9d25">ACKWNOERR</a>: 1</td></tr>
<tr class="separator:a18c82b033038ad51f0058ce1b7af9d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bad8158db30975657af40684345c1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a31bad8158db30975657af40684345c1a">RXINVALID</a>: 1</td></tr>
<tr class="separator:a31bad8158db30975657af40684345c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e4c9462ebb00a6d72d88c5b7f7d1cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a02e4c9462ebb00a6d72d88c5b7f7d1cd">RXDSIPROT</a>: 1</td></tr>
<tr class="separator:a02e4c9462ebb00a6d72d88c5b7f7d1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2208e188f06c973ee295d9d8b8246d81"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a2208e188f06c973ee295d9d8b8246d81">SPECIALPACK</a>: 1</td></tr>
<tr class="separator:a2208e188f06c973ee295d9d8b8246d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b130494534cd85784d57f6bff3e4b99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a2b130494534cd85784d57f6bff3e4b99">INITDONE</a>: 1</td></tr>
<tr class="separator:a2b130494534cd85784d57f6bff3e4b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59aedc79e5a5e21e051685cf77978a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ae59aedc79e5a5e21e051685cf77978a2">RXCNT</a>: 1</td></tr>
<tr class="separator:ae59aedc79e5a5e21e051685cf77978a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa187b45d2962deb9a5e630267a7389a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aa187b45d2962deb9a5e630267a7389a9">DPILINETO</a>: 1</td></tr>
<tr class="separator:aa187b45d2962deb9a5e630267a7389a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac497a0ade73316fcfa7e3062ae806414"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ac497a0ade73316fcfa7e3062ae806414">DPIPRGERR</a>: 1</td></tr>
<tr class="separator:ac497a0ade73316fcfa7e3062ae806414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715ac53bc69c218f394c0b9f62cb5a73"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a715ac53bc69c218f394c0b9f62cb5a73">INTRSTAT_b</a></td></tr>
<tr class="separator:a715ac53bc69c218f394c0b9f62cb5a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae902082a25201ab4ace9b4dcadcd85"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adae902082a25201ab4ace9b4dcadcd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7fb5fb7a367d496ac47c4eeaaea5a6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a07c03ccf347bf6fc2910a8db619beecf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a07c03ccf347bf6fc2910a8db619beecf">INTREN</a></td></tr>
<tr class="separator:a07c03ccf347bf6fc2910a8db619beecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9390ab1ce734870a4133bc893a2d0046"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a686b5af414577beafd635410634afb9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a686b5af414577beafd635410634afb9d">RXSOTERROR</a>: 1</td></tr>
<tr class="separator:a686b5af414577beafd635410634afb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4004c0c684b4d1b7c47fdb756d57934b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a4004c0c684b4d1b7c47fdb756d57934b">RXSOTSYNCERROR</a>: 1</td></tr>
<tr class="separator:a4004c0c684b4d1b7c47fdb756d57934b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f07dc2ab06341364c0f1ff5445712b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a02f07dc2ab06341364c0f1ff5445712b">RXEOTSYNCRR</a>: 1</td></tr>
<tr class="separator:a02f07dc2ab06341364c0f1ff5445712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aeee3a02ef53b0dcbe1686238e785a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6aeee3a02ef53b0dcbe1686238e785a7">RXESCPMDETRYERR</a>: 1</td></tr>
<tr class="separator:a6aeee3a02ef53b0dcbe1686238e785a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fcb8c69d3ecfc3488d29719ff252fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a50fcb8c69d3ecfc3488d29719ff252fd">RXLPTXSYNCERR</a>: 1</td></tr>
<tr class="separator:a50fcb8c69d3ecfc3488d29719ff252fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70470551ca423781392cbf5b4706fea7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a70470551ca423781392cbf5b4706fea7">RXPERIPHRCVTOE</a>: 1</td></tr>
<tr class="separator:a70470551ca423781392cbf5b4706fea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af911b2910459ae7aefd3530ada645930"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#af911b2910459ae7aefd3530ada645930">RXFALSE</a>: 1</td></tr>
<tr class="separator:af911b2910459ae7aefd3530ada645930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb37a06e63f95333a8b15ebc134ed95a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#abb37a06e63f95333a8b15ebc134ed95a">RXECCS</a>: 1</td></tr>
<tr class="separator:abb37a06e63f95333a8b15ebc134ed95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489711d1a479a8e0c2492192014505df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a489711d1a479a8e0c2492192014505df">RXECCM</a>: 1</td></tr>
<tr class="separator:a489711d1a479a8e0c2492192014505df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6191950b2313f58ba262cefd4f56991a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6191950b2313f58ba262cefd4f56991a">RXCHECKSUM</a>: 1</td></tr>
<tr class="separator:a6191950b2313f58ba262cefd4f56991a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e32c206fe06af40e05a1ee32649d90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ad1e32c206fe06af40e05a1ee32649d90">RxDSIData</a>: 1</td></tr>
<tr class="separator:ad1e32c206fe06af40e05a1ee32649d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f8da4f67605df3f28e92cc915f4c22"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a73f8da4f67605df3f28e92cc915f4c22">RxDSIV</a>: 1</td></tr>
<tr class="separator:a73f8da4f67605df3f28e92cc915f4c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bbb6172e5dd726174527a378d96ac3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ac2bbb6172e5dd726174527a378d96ac3">TxFalseCntrl</a>: 1</td></tr>
<tr class="separator:ac2bbb6172e5dd726174527a378d96ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17eb6894b5b9c0ba1ecd8834e3c1ba23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a17eb6894b5b9c0ba1ecd8834e3c1ba23">TxECCS</a>: 1</td></tr>
<tr class="separator:a17eb6894b5b9c0ba1ecd8834e3c1ba23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61b95ec38d4b6a7630edc2aa11b119d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a61b95ec38d4b6a7630edc2aa11b119d5">TxECCM</a>: 1</td></tr>
<tr class="separator:a61b95ec38d4b6a7630edc2aa11b119d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e96f2393297a3680bfd39eb2276133"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a18e96f2393297a3680bfd39eb2276133">TXCHCKSUM</a>: 1</td></tr>
<tr class="separator:a18e96f2393297a3680bfd39eb2276133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f12368ac51cbebaabac9760d2cd26c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a0f12368ac51cbebaabac9760d2cd26c6">TxDSID</a>: 1</td></tr>
<tr class="separator:a0f12368ac51cbebaabac9760d2cd26c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63a703fe8d468b8d9577be790bd720f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ac63a703fe8d468b8d9577be790bd720f">TxDSIV</a>: 1</td></tr>
<tr class="separator:ac63a703fe8d468b8d9577be790bd720f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e5e10b27fbc213cb0d8c66a13f5cf6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a93e5e10b27fbc213cb0d8c66a13f5cf6">HIGHC</a>: 1</td></tr>
<tr class="separator:a93e5e10b27fbc213cb0d8c66a13f5cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48dc43b4d0a3285be59ba3ef355ae616"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a48dc43b4d0a3285be59ba3ef355ae616">LOWC</a>: 1</td></tr>
<tr class="separator:a48dc43b4d0a3285be59ba3ef355ae616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace21126660c8438e076f533e0817d305"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ace21126660c8438e076f533e0817d305">FIFOEMPTY</a>: 1</td></tr>
<tr class="separator:ace21126660c8438e076f533e0817d305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc292344f99b1e7f7d0aeb21c9d7b83"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#addc292344f99b1e7f7d0aeb21c9d7b83">HSTXTIMEOUT</a>: 1</td></tr>
<tr class="separator:addc292344f99b1e7f7d0aeb21c9d7b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe75ef7278b7a597f12ea859cc2d38f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#afe75ef7278b7a597f12ea859cc2d38f3">LPRXTIMEOUT</a>: 1</td></tr>
<tr class="separator:afe75ef7278b7a597f12ea859cc2d38f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3cd67939b38e8aeecee24b5f248ba9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#abc3cd67939b38e8aeecee24b5f248ba9">TURNARNDACK</a>: 1</td></tr>
<tr class="separator:abc3cd67939b38e8aeecee24b5f248ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47088be0ee23b4a25456e2c6bd0dada9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a47088be0ee23b4a25456e2c6bd0dada9">ACKWITHNOERR</a>: 1</td></tr>
<tr class="separator:a47088be0ee23b4a25456e2c6bd0dada9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac59f67711af1bfe324581ce47b1c45"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6ac59f67711af1bfe324581ce47b1c45">RXINV</a>: 1</td></tr>
<tr class="separator:a6ac59f67711af1bfe324581ce47b1c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3d3f3b1ec7c52fa3bfe7a131db534c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6f3d3f3b1ec7c52fa3bfe7a131db534c">RXDSI</a>: 1</td></tr>
<tr class="separator:a6f3d3f3b1ec7c52fa3bfe7a131db534c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2208e188f06c973ee295d9d8b8246d81"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a2208e188f06c973ee295d9d8b8246d81">SPECIALPACK</a>: 1</td></tr>
<tr class="separator:a2208e188f06c973ee295d9d8b8246d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b130494534cd85784d57f6bff3e4b99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a2b130494534cd85784d57f6bff3e4b99">INITDONE</a>: 1</td></tr>
<tr class="separator:a2b130494534cd85784d57f6bff3e4b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b926260ca83e4694c2a27876556dbf6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a5b926260ca83e4694c2a27876556dbf6">RXCONTENT</a>: 1</td></tr>
<tr class="separator:a5b926260ca83e4694c2a27876556dbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa187b45d2962deb9a5e630267a7389a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aa187b45d2962deb9a5e630267a7389a9">DPILINETO</a>: 1</td></tr>
<tr class="separator:aa187b45d2962deb9a5e630267a7389a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d8d2a60fa413a9a6d0999840ac41d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a15d8d2a60fa413a9a6d0999840ac41d7">DPI</a>: 1</td></tr>
<tr class="separator:a15d8d2a60fa413a9a6d0999840ac41d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9390ab1ce734870a4133bc893a2d0046"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a9390ab1ce734870a4133bc893a2d0046">INTREN_b</a></td></tr>
<tr class="separator:a9390ab1ce734870a4133bc893a2d0046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7fb5fb7a367d496ac47c4eeaaea5a6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2a7fb5fb7a367d496ac47c4eeaaea5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6a0bb59a5bbe2cf1f489e5a42b254c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a34163dc82ff51286880014fbf18a9524"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a34163dc82ff51286880014fbf18a9524">DSIFUNCPRG</a></td></tr>
<tr class="separator:a34163dc82ff51286880014fbf18a9524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c270730c3474738d36624c8ab9a2d0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac5adce706659fbabdf2403cecba1d9e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ac5adce706659fbabdf2403cecba1d9e0">DATALANES</a>: 3</td></tr>
<tr class="separator:ac5adce706659fbabdf2403cecba1d9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535fb9e0aaa5e1574bba1e32f4ef485d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a535fb9e0aaa5e1574bba1e32f4ef485d">CHNUMVM</a>: 2</td></tr>
<tr class="separator:a535fb9e0aaa5e1574bba1e32f4ef485d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca6de7f7c9055335aa4a94248b58d48"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a4ca6de7f7c9055335aa4a94248b58d48">CHNUMCMODE</a>: 2</td></tr>
<tr class="separator:a4ca6de7f7c9055335aa4a94248b58d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506e4d50a36da11cdb6a6403e9aac69f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a506e4d50a36da11cdb6a6403e9aac69f">SUPCOLVIDMODE</a>: 3</td></tr>
<tr class="separator:a506e4d50a36da11cdb6a6403e9aac69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b92c7c51b4d9dc7f59452b8c35d6570"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a8b92c7c51b4d9dc7f59452b8c35d6570">REGNAME</a>: 3</td></tr>
<tr class="separator:a8b92c7c51b4d9dc7f59452b8c35d6570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 16</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c270730c3474738d36624c8ab9a2d0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a31c270730c3474738d36624c8ab9a2d0">DSIFUNCPRG_b</a></td></tr>
<tr class="separator:a31c270730c3474738d36624c8ab9a2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6a0bb59a5bbe2cf1f489e5a42b254c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3b6a0bb59a5bbe2cf1f489e5a42b254c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c9292077a9f7c8b7ad43e0372664b28"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:addc292344f99b1e7f7d0aeb21c9d7b83"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#addc292344f99b1e7f7d0aeb21c9d7b83">HSTXTIMEOUT</a></td></tr>
<tr class="separator:addc292344f99b1e7f7d0aeb21c9d7b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0bfb420c514e033a47b71929a64f76"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7d5fb52b9d863b3e287ba3d9eed74b3b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a7d5fb52b9d863b3e287ba3d9eed74b3b">MAXDURTOCNT</a>: 24</td></tr>
<tr class="separator:a7d5fb52b9d863b3e287ba3d9eed74b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 8</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0bfb420c514e033a47b71929a64f76"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#afd0bfb420c514e033a47b71929a64f76">HSTXTIMEOUT_b</a></td></tr>
<tr class="separator:afd0bfb420c514e033a47b71929a64f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c9292077a9f7c8b7ad43e0372664b28"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2c9292077a9f7c8b7ad43e0372664b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf2ee7d70b15f88555a64548075d804"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a818675d95d5489eb8926716a60bedb4a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a818675d95d5489eb8926716a60bedb4a">LPRXTO</a></td></tr>
<tr class="separator:a818675d95d5489eb8926716a60bedb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec6c645d434ae02616e664bc74494aa"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a171f37d9708d804901a33939dac4e11f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a171f37d9708d804901a33939dac4e11f">TOCHKRVS</a>: 24</td></tr>
<tr class="separator:a171f37d9708d804901a33939dac4e11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 8</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec6c645d434ae02616e664bc74494aa"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aaec6c645d434ae02616e664bc74494aa">LPRXTO_b</a></td></tr>
<tr class="separator:aaec6c645d434ae02616e664bc74494aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf2ee7d70b15f88555a64548075d804"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abbf2ee7d70b15f88555a64548075d804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0858f9de2fabfc4acf29a8ca325529"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ace19ba5c19f847390ce123409e593be3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ace19ba5c19f847390ce123409e593be3">TURNARNDTO</a></td></tr>
<tr class="separator:ace19ba5c19f847390ce123409e593be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18931fa4700507c39e61638b7675722"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac79d4d191159ed88f8915ef1369f796c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ac79d4d191159ed88f8915ef1369f796c">TIMOUT</a>: 6</td></tr>
<tr class="separator:ac79d4d191159ed88f8915ef1369f796c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18931fa4700507c39e61638b7675722"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ae18931fa4700507c39e61638b7675722">TURNARNDTO_b</a></td></tr>
<tr class="separator:ae18931fa4700507c39e61638b7675722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0858f9de2fabfc4acf29a8ca325529"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abf0858f9de2fabfc4acf29a8ca325529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acabce7f2c4a1a4f595e37835c6fb1572"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac0d3a0207ec670027d40485817075db4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ac0d3a0207ec670027d40485817075db4">DEVICERESETTIMER</a></td></tr>
<tr class="separator:ac0d3a0207ec670027d40485817075db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e921c98b4f2ca28dd8cfbd8047b1b0c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac79d4d191159ed88f8915ef1369f796c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ac79d4d191159ed88f8915ef1369f796c">TIMOUT</a>: 16</td></tr>
<tr class="separator:ac79d4d191159ed88f8915ef1369f796c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e921c98b4f2ca28dd8cfbd8047b1b0c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a9e921c98b4f2ca28dd8cfbd8047b1b0c">DEVICERESETTIMER_b</a></td></tr>
<tr class="separator:a9e921c98b4f2ca28dd8cfbd8047b1b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acabce7f2c4a1a4f595e37835c6fb1572"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acabce7f2c4a1a4f595e37835c6fb1572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c814a24b4bc92431d026892ef3b171"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a557450dbe721efcb5ed8200cfa205cec"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a557450dbe721efcb5ed8200cfa205cec">DPIRESOLUTION</a></td></tr>
<tr class="separator:a557450dbe721efcb5ed8200cfa205cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3bbf65c31c7ef67e71ddf4945bf9537"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a557450dbe721efcb5ed8200cfa205cec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a557450dbe721efcb5ed8200cfa205cec">DPIRESOLUTION</a>: 32</td></tr>
<tr class="separator:a557450dbe721efcb5ed8200cfa205cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3bbf65c31c7ef67e71ddf4945bf9537"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ac3bbf65c31c7ef67e71ddf4945bf9537">DPIRESOLUTION_b</a></td></tr>
<tr class="separator:ac3bbf65c31c7ef67e71ddf4945bf9537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c814a24b4bc92431d026892ef3b171"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a07c814a24b4bc92431d026892ef3b171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e4fbe32cad58fba99ae8cc009fbb09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type.html#aa3e4fbe32cad58fba99ae8cc009fbb09">RESERVED</a></td></tr>
<tr class="separator:aa3e4fbe32cad58fba99ae8cc009fbb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad843c14bd1033f57235fbca2a304437d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae75afe896df1c701757163cc507bb90b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ae75afe896df1c701757163cc507bb90b">HSYNCCNT</a></td></tr>
<tr class="separator:ae75afe896df1c701757163cc507bb90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3333c6e0a4e021c35563f4cfbfa136"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adb8c6bac264d6d70235b7c1f5d3a9efa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#adb8c6bac264d6d70235b7c1f5d3a9efa">HORZCNT</a>: 16</td></tr>
<tr class="separator:adb8c6bac264d6d70235b7c1f5d3a9efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3333c6e0a4e021c35563f4cfbfa136"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#abd3333c6e0a4e021c35563f4cfbfa136">HSYNCCNT_b</a></td></tr>
<tr class="separator:abd3333c6e0a4e021c35563f4cfbfa136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad843c14bd1033f57235fbca2a304437d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad843c14bd1033f57235fbca2a304437d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d8e88d64f097d11c8fc26bd8b6778ea"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5ee250161ed270061272f9ef451baf73"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a5ee250161ed270061272f9ef451baf73">HORIZBKPORCHCNT</a></td></tr>
<tr class="separator:a5ee250161ed270061272f9ef451baf73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70dc4e4f0b54845e69388e4af4caac28"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a54639abb10736802eb1d1424ded9e26f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a54639abb10736802eb1d1424ded9e26f">HORZBKPCNT</a>: 16</td></tr>
<tr class="separator:a54639abb10736802eb1d1424ded9e26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70dc4e4f0b54845e69388e4af4caac28"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a70dc4e4f0b54845e69388e4af4caac28">HORIZBKPORCHCNT_b</a></td></tr>
<tr class="separator:a70dc4e4f0b54845e69388e4af4caac28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d8e88d64f097d11c8fc26bd8b6778ea"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5d8e88d64f097d11c8fc26bd8b6778ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77f1a3d10fae1ef60880ae5940029c1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac60a419643e2da49ce5bc87797fa7f94"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ac60a419643e2da49ce5bc87797fa7f94">HORIZFPORCHCNT</a></td></tr>
<tr class="separator:ac60a419643e2da49ce5bc87797fa7f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74da202b888b273d255de6904bef225"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a81d92551e54b4430eeee3888901e945c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a81d92551e54b4430eeee3888901e945c">HORZFTPCNT</a>: 16</td></tr>
<tr class="separator:a81d92551e54b4430eeee3888901e945c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74da202b888b273d255de6904bef225"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ae74da202b888b273d255de6904bef225">HORIZFPORCHCNT_b</a></td></tr>
<tr class="separator:ae74da202b888b273d255de6904bef225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77f1a3d10fae1ef60880ae5940029c1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab77f1a3d10fae1ef60880ae5940029c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9da6bbd65fd74020421977c6148ad1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a546fe78856350e06bf9a4d3a82910507"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a546fe78856350e06bf9a4d3a82910507">HORZACTIVEAREACNT</a></td></tr>
<tr class="separator:a546fe78856350e06bf9a4d3a82910507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030172eb584d7e3630b91bc6e20fd162"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abb9cf2dc0f5ac933351a12ca0ffe064d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#abb9cf2dc0f5ac933351a12ca0ffe064d">HORACTCNT</a>: 16</td></tr>
<tr class="separator:abb9cf2dc0f5ac933351a12ca0ffe064d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030172eb584d7e3630b91bc6e20fd162"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a030172eb584d7e3630b91bc6e20fd162">HORZACTIVEAREACNT_b</a></td></tr>
<tr class="separator:a030172eb584d7e3630b91bc6e20fd162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9da6bbd65fd74020421977c6148ad1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afd9da6bbd65fd74020421977c6148ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532f5a173081916237c1935e0341691d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a93b28a3c7cfb2b4e7bf86404aaf1dada"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a93b28a3c7cfb2b4e7bf86404aaf1dada">VSYNCCNT</a></td></tr>
<tr class="separator:a93b28a3c7cfb2b4e7bf86404aaf1dada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ae3c4b6fad674abd6192b7d41cde50"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a10e0e489b42be807be6083c0f19ab47e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a10e0e489b42be807be6083c0f19ab47e">VSC</a>: 16</td></tr>
<tr class="separator:a10e0e489b42be807be6083c0f19ab47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ae3c4b6fad674abd6192b7d41cde50"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ab2ae3c4b6fad674abd6192b7d41cde50">VSYNCCNT_b</a></td></tr>
<tr class="separator:ab2ae3c4b6fad674abd6192b7d41cde50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532f5a173081916237c1935e0341691d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a532f5a173081916237c1935e0341691d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1023117be23cc9f86e5087ea751bc627"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1df058bfe1640f7119a2ed3ea6cf3d1e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a1df058bfe1640f7119a2ed3ea6cf3d1e">VERTBKPORCHCNT</a></td></tr>
<tr class="separator:a1df058bfe1640f7119a2ed3ea6cf3d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7877588b263840dc71a40521ca91136c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aec32444e869412939054b9d9755141d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aec32444e869412939054b9d9755141d1">VBPSC</a>: 16</td></tr>
<tr class="separator:aec32444e869412939054b9d9755141d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7877588b263840dc71a40521ca91136c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a7877588b263840dc71a40521ca91136c">VERTBKPORCHCNT_b</a></td></tr>
<tr class="separator:a7877588b263840dc71a40521ca91136c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1023117be23cc9f86e5087ea751bc627"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1023117be23cc9f86e5087ea751bc627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25d172abb5618ae69685fcb9d508e8c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a70698f4c4c1c7c5fc3ee8ac54e23c636"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a70698f4c4c1c7c5fc3ee8ac54e23c636">VERTFPORCHCNT</a></td></tr>
<tr class="separator:a70698f4c4c1c7c5fc3ee8ac54e23c636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16af36f3008ba0a68602f81142da0637"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3cd4b956fb56b7d910bc99072c028094"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3cd4b956fb56b7d910bc99072c028094">VFPSC</a>: 16</td></tr>
<tr class="separator:a3cd4b956fb56b7d910bc99072c028094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16af36f3008ba0a68602f81142da0637"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a16af36f3008ba0a68602f81142da0637">VERTFPORCHCNT_b</a></td></tr>
<tr class="separator:a16af36f3008ba0a68602f81142da0637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25d172abb5618ae69685fcb9d508e8c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad25d172abb5618ae69685fcb9d508e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4ff78cf11872f255223bb438d06aa3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a52492f50334abce48d89f5df9fce9044"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a52492f50334abce48d89f5df9fce9044">DATALANEHILOSWCNT</a></td></tr>
<tr class="separator:a52492f50334abce48d89f5df9fce9044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af2fcce14e03214a1755d39f399079c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6ece0d54889a5931128d8e43d90b0983"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6ece0d54889a5931128d8e43d90b0983">DATALHLSWCNT</a>: 16</td></tr>
<tr class="separator:a6ece0d54889a5931128d8e43d90b0983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af2fcce14e03214a1755d39f399079c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a7af2fcce14e03214a1755d39f399079c">DATALANEHILOSWCNT_b</a></td></tr>
<tr class="separator:a7af2fcce14e03214a1755d39f399079c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4ff78cf11872f255223bb438d06aa3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adc4ff78cf11872f255223bb438d06aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9bf46b9ad3d648835412c5603657c3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a15d8d2a60fa413a9a6d0999840ac41d7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a15d8d2a60fa413a9a6d0999840ac41d7">DPI</a></td></tr>
<tr class="separator:a15d8d2a60fa413a9a6d0999840ac41d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc0819f129745ad004256fe5dd53678"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad958a8f1692ed7036f893eae54ae74fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ad958a8f1692ed7036f893eae54ae74fb">SHUTDOWN</a>: 1</td></tr>
<tr class="separator:ad958a8f1692ed7036f893eae54ae74fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad130aca5e627f7c55935a4d53f827a1f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ad130aca5e627f7c55935a4d53f827a1f">TURNON1</a>: 1</td></tr>
<tr class="separator:ad130aca5e627f7c55935a4d53f827a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042aa867ca7e591b30d67c671fe3601d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a042aa867ca7e591b30d67c671fe3601d">COLOR</a>: 1</td></tr>
<tr class="separator:a042aa867ca7e591b30d67c671fe3601d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6faf4316d3f44ecafae3de106bf599ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6faf4316d3f44ecafae3de106bf599ca">COLORMODEOFF</a>: 1</td></tr>
<tr class="separator:a6faf4316d3f44ecafae3de106bf599ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 28</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc0819f129745ad004256fe5dd53678"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a0cc0819f129745ad004256fe5dd53678">DPI_b</a></td></tr>
<tr class="separator:a0cc0819f129745ad004256fe5dd53678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9bf46b9ad3d648835412c5603657c3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7d9bf46b9ad3d648835412c5603657c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0bf58342b60e646e13d0846a538a19"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae0bf14cda55d9ba3fbde66727d8e14df"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ae0bf14cda55d9ba3fbde66727d8e14df">PLLLOCKCNT</a></td></tr>
<tr class="separator:ae0bf14cda55d9ba3fbde66727d8e14df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec3b1748f02d591898e3856f8d54de5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aab9902c5f5598222f4443d17c23b9cc2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aab9902c5f5598222f4443d17c23b9cc2">PLLCNTVAL</a>: 16</td></tr>
<tr class="separator:aab9902c5f5598222f4443d17c23b9cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec3b1748f02d591898e3856f8d54de5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#acec3b1748f02d591898e3856f8d54de5">PLLLOCKCNT_b</a></td></tr>
<tr class="separator:acec3b1748f02d591898e3856f8d54de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0bf58342b60e646e13d0846a538a19"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7f0bf58342b60e646e13d0846a538a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6747bd8992053a064c46517ef6411dea"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1754ad963a3b81e891594fd2cb040412"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a1754ad963a3b81e891594fd2cb040412">INITCNT</a></td></tr>
<tr class="separator:a1754ad963a3b81e891594fd2cb040412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0aaaeb8d9f2c80b4a502d27dadc73ea"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a56f797372d83dfdfdf90639f559caab3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a56f797372d83dfdfdf90639f559caab3">MSTR</a>: 16</td></tr>
<tr class="separator:a56f797372d83dfdfdf90639f559caab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0aaaeb8d9f2c80b4a502d27dadc73ea"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aa0aaaeb8d9f2c80b4a502d27dadc73ea">INITCNT_b</a></td></tr>
<tr class="separator:aa0aaaeb8d9f2c80b4a502d27dadc73ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6747bd8992053a064c46517ef6411dea"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6747bd8992053a064c46517ef6411dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9b6ce983d38d38b3d7ed3fe6df99c7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad575c5bd1f6b10ea469f9ccf84f917de"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ad575c5bd1f6b10ea469f9ccf84f917de">MAXRETPACSZE</a></td></tr>
<tr class="separator:ad575c5bd1f6b10ea469f9ccf84f917de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190b6c5aace4d4567a929597538b92eb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abcfdbf83aa101c690518a9d9a9f5006a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#abcfdbf83aa101c690518a9d9a9f5006a">COUNTVAL</a>: 11</td></tr>
<tr class="separator:abcfdbf83aa101c690518a9d9a9f5006a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8769ecaf1eba219aaf12e6a1d24fe14d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a8769ecaf1eba219aaf12e6a1d24fe14d">HSLP</a>: 1</td></tr>
<tr class="separator:a8769ecaf1eba219aaf12e6a1d24fe14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 16</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190b6c5aace4d4567a929597538b92eb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a190b6c5aace4d4567a929597538b92eb">MAXRETPACSZE_b</a></td></tr>
<tr class="separator:a190b6c5aace4d4567a929597538b92eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9b6ce983d38d38b3d7ed3fe6df99c7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9d9b6ce983d38d38b3d7ed3fe6df99c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90b412e45a04fd093e6082044088adc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a89294d5924e585b7c19c942551cc495f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a89294d5924e585b7c19c942551cc495f">VIDEOMODEFMT</a></td></tr>
<tr class="separator:a89294d5924e585b7c19c942551cc495f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1b8ca1f3f5c1ba08d511933684781c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6514927a06cd86dbb25b4209898ae82f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6514927a06cd86dbb25b4209898ae82f">VIDEMDFMT</a>: 2</td></tr>
<tr class="separator:a6514927a06cd86dbb25b4209898ae82f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1b8ca1f3f5c1ba08d511933684781c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a2e1b8ca1f3f5c1ba08d511933684781c">VIDEOMODEFMT_b</a></td></tr>
<tr class="separator:a2e1b8ca1f3f5c1ba08d511933684781c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90b412e45a04fd093e6082044088adc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa90b412e45a04fd093e6082044088adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b8dc8ebdf2223e0b386ec97bbde4f8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a23a8d7dd4e8b59f0466689cbf375b292"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a23a8d7dd4e8b59f0466689cbf375b292">CLKEOT</a></td></tr>
<tr class="separator:a23a8d7dd4e8b59f0466689cbf375b292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0443502763ae8390c0530f9b066664"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a411b7fa48957b25dfa2c89e3c6bf15a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a411b7fa48957b25dfa2c89e3c6bf15a2">EOT</a>: 1</td></tr>
<tr class="separator:a411b7fa48957b25dfa2c89e3c6bf15a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b1a91488f43a3dceb767e3ae546b56"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ab0b1a91488f43a3dceb767e3ae546b56">CLOCK</a>: 1</td></tr>
<tr class="separator:ab0b1a91488f43a3dceb767e3ae546b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04e3a0f3b80286f9e72f2939573b9f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ad04e3a0f3b80286f9e72f2939573b9f3">BTA</a>: 1</td></tr>
<tr class="separator:ad04e3a0f3b80286f9e72f2939573b9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0443502763ae8390c0530f9b066664"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ace0443502763ae8390c0530f9b066664">CLKEOT_b</a></td></tr>
<tr class="separator:ace0443502763ae8390c0530f9b066664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b8dc8ebdf2223e0b386ec97bbde4f8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a96b8dc8ebdf2223e0b386ec97bbde4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab860748693c897d18902640572539022"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2955ad5ec7bfbfac4c045074fb8aa405"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a2955ad5ec7bfbfac4c045074fb8aa405">POLARITY</a></td></tr>
<tr class="separator:a2955ad5ec7bfbfac4c045074fb8aa405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb3a4ce449fbaea4999311e43f6633c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a147eced64a785d3ef873ec9242597826"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a147eced64a785d3ef873ec9242597826">PBITS</a>: 4</td></tr>
<tr class="separator:a147eced64a785d3ef873ec9242597826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 28</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb3a4ce449fbaea4999311e43f6633c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a0bb3a4ce449fbaea4999311e43f6633c">POLARITY_b</a></td></tr>
<tr class="separator:a0bb3a4ce449fbaea4999311e43f6633c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab860748693c897d18902640572539022"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab860748693c897d18902640572539022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9238b866a42f5cd6d363e3bb0c8174"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abbdef42600ff2954887eccd45826fc35"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#abbdef42600ff2954887eccd45826fc35">CLKLANESWT</a></td></tr>
<tr class="separator:abbdef42600ff2954887eccd45826fc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada975283d75566cc5011bb356dbedcee"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aba5698e7bdaa43de0913f455f0970f32"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aba5698e7bdaa43de0913f455f0970f32">HISPLPSW</a>: 16</td></tr>
<tr class="separator:aba5698e7bdaa43de0913f455f0970f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae073192a52e199bcf1ed9572e40c9a9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ae073192a52e199bcf1ed9572e40c9a9e">LOWPWR2HI</a>: 16</td></tr>
<tr class="separator:ae073192a52e199bcf1ed9572e40c9a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada975283d75566cc5011bb356dbedcee"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ada975283d75566cc5011bb356dbedcee">CLKLANESWT_b</a></td></tr>
<tr class="separator:ada975283d75566cc5011bb356dbedcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9238b866a42f5cd6d363e3bb0c8174"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0d9238b866a42f5cd6d363e3bb0c8174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1bdabb93f94d322fa3f2d2e2bfb181"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a07805e557836fd45ec8af732ce52a78d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a07805e557836fd45ec8af732ce52a78d">LPBYTECLK</a></td></tr>
<tr class="separator:a07805e557836fd45ec8af732ce52a78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a758764f3ecfe048d96989f0eac9e5d1e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a07df99de33ed05037e801df0b1c66a74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a07df99de33ed05037e801df0b1c66a74">VALBYTECLK</a>: 16</td></tr>
<tr class="separator:a07df99de33ed05037e801df0b1c66a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a758764f3ecfe048d96989f0eac9e5d1e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a758764f3ecfe048d96989f0eac9e5d1e">LPBYTECLK_b</a></td></tr>
<tr class="separator:a758764f3ecfe048d96989f0eac9e5d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1bdabb93f94d322fa3f2d2e2bfb181"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1a1bdabb93f94d322fa3f2d2e2bfb181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d54ee0d77c68fd257ba06929f85840"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aca903a184dddca191c6a51494824cc05"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aca903a184dddca191c6a51494824cc05">DPHYPARAM</a></td></tr>
<tr class="separator:aca903a184dddca191c6a51494824cc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99057dc05813bf4f28006035d1d9ba93"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1b87bf0e722e875277d04882cb1d7945"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a1b87bf0e722e875277d04882cb1d7945">HSPREP</a>: 8</td></tr>
<tr class="separator:a1b87bf0e722e875277d04882cb1d7945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0275a171d1650447392c586e71ee2166"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a0275a171d1650447392c586e71ee2166">HSZERO</a>: 8</td></tr>
<tr class="separator:a0275a171d1650447392c586e71ee2166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d542624ba626d5da9a0b870f71322f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a84d542624ba626d5da9a0b870f71322f">HSTRAIL</a>: 8</td></tr>
<tr class="separator:a84d542624ba626d5da9a0b870f71322f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60aafcc20baa9bb5c027eb9924e81e6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a60aafcc20baa9bb5c027eb9924e81e6d">HSEXIT</a>: 8</td></tr>
<tr class="separator:a60aafcc20baa9bb5c027eb9924e81e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99057dc05813bf4f28006035d1d9ba93"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a99057dc05813bf4f28006035d1d9ba93">DPHYPARAM_b</a></td></tr>
<tr class="separator:a99057dc05813bf4f28006035d1d9ba93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d54ee0d77c68fd257ba06929f85840"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad5d54ee0d77c68fd257ba06929f85840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7308ab47666205fbba85ae3652ee0cc9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a491acc33f5916b99c7b7309fc5fa0966"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a491acc33f5916b99c7b7309fc5fa0966">CLKLANETIMPARM</a></td></tr>
<tr class="separator:a491acc33f5916b99c7b7309fc5fa0966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895995ed14bc99aec0c4b835deb88c46"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1b87bf0e722e875277d04882cb1d7945"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a1b87bf0e722e875277d04882cb1d7945">HSPREP</a>: 8</td></tr>
<tr class="separator:a1b87bf0e722e875277d04882cb1d7945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0275a171d1650447392c586e71ee2166"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a0275a171d1650447392c586e71ee2166">HSZERO</a>: 8</td></tr>
<tr class="separator:a0275a171d1650447392c586e71ee2166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d542624ba626d5da9a0b870f71322f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a84d542624ba626d5da9a0b870f71322f">HSTRAIL</a>: 8</td></tr>
<tr class="separator:a84d542624ba626d5da9a0b870f71322f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60aafcc20baa9bb5c027eb9924e81e6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a60aafcc20baa9bb5c027eb9924e81e6d">HSEXIT</a>: 8</td></tr>
<tr class="separator:a60aafcc20baa9bb5c027eb9924e81e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895995ed14bc99aec0c4b835deb88c46"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a895995ed14bc99aec0c4b835deb88c46">CLKLANETIMPARM_b</a></td></tr>
<tr class="separator:a895995ed14bc99aec0c4b835deb88c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7308ab47666205fbba85ae3652ee0cc9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7308ab47666205fbba85ae3652ee0cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75066b1f63888d0d804ae6e9d7372d68"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afc655d63fe1861580d48349513dd84a4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#afc655d63fe1861580d48349513dd84a4">RSTENBDFE</a></td></tr>
<tr class="separator:afc655d63fe1861580d48349513dd84a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70115b6cf49004ebdfb0b3b1fd8a58c1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a77f1a78e79a0058a2c5fcc0a042227c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a77f1a78e79a0058a2c5fcc0a042227c7">ENABLE</a>: 1</td></tr>
<tr class="separator:a77f1a78e79a0058a2c5fcc0a042227c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70115b6cf49004ebdfb0b3b1fd8a58c1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a70115b6cf49004ebdfb0b3b1fd8a58c1">RSTENBDFE_b</a></td></tr>
<tr class="separator:a70115b6cf49004ebdfb0b3b1fd8a58c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75066b1f63888d0d804ae6e9d7372d68"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a75066b1f63888d0d804ae6e9d7372d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2195bcedd7de14f410b9103be40c90"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6f689050e1124e67af5a29491565de16"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6f689050e1124e67af5a29491565de16">AFETRIM0</a></td></tr>
<tr class="separator:a6f689050e1124e67af5a29491565de16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c46261f08d9cd5787c10ffc671c7110"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6f689050e1124e67af5a29491565de16"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6f689050e1124e67af5a29491565de16">AFETRIM0</a>: 32</td></tr>
<tr class="separator:a6f689050e1124e67af5a29491565de16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c46261f08d9cd5787c10ffc671c7110"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a8c46261f08d9cd5787c10ffc671c7110">AFETRIM0_b</a></td></tr>
<tr class="separator:a8c46261f08d9cd5787c10ffc671c7110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2195bcedd7de14f410b9103be40c90"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7e2195bcedd7de14f410b9103be40c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82e7aabf6fbe73916211b13233e72ec"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a31b00c9610e673a998edc4c39d82fbe3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a31b00c9610e673a998edc4c39d82fbe3">AFETRIM1</a></td></tr>
<tr class="separator:a31b00c9610e673a998edc4c39d82fbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ea46d1478020978cefc51ac0f7ecbd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a31b00c9610e673a998edc4c39d82fbe3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a31b00c9610e673a998edc4c39d82fbe3">AFETRIM1</a>: 32</td></tr>
<tr class="separator:a31b00c9610e673a998edc4c39d82fbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ea46d1478020978cefc51ac0f7ecbd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ad9ea46d1478020978cefc51ac0f7ecbd">AFETRIM1_b</a></td></tr>
<tr class="separator:ad9ea46d1478020978cefc51ac0f7ecbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82e7aabf6fbe73916211b13233e72ec"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa82e7aabf6fbe73916211b13233e72ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35dcea987fb635bb9a3f51516c15a1ae"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3346f92253eb3cc4ea4767b522be9485"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3346f92253eb3cc4ea4767b522be9485">AFETRIM2</a></td></tr>
<tr class="separator:a3346f92253eb3cc4ea4767b522be9485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c41c3b3d08f6ed4a6a5d7434fd9dce"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3346f92253eb3cc4ea4767b522be9485"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3346f92253eb3cc4ea4767b522be9485">AFETRIM2</a>: 32</td></tr>
<tr class="separator:a3346f92253eb3cc4ea4767b522be9485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c41c3b3d08f6ed4a6a5d7434fd9dce"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a98c41c3b3d08f6ed4a6a5d7434fd9dce">AFETRIM2_b</a></td></tr>
<tr class="separator:a98c41c3b3d08f6ed4a6a5d7434fd9dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35dcea987fb635bb9a3f51516c15a1ae"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a35dcea987fb635bb9a3f51516c15a1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611d323ee5dd4a4d49d8ad3e3d2f538a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af0cf5920d95457f47ad2be5f50ee3e42"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#af0cf5920d95457f47ad2be5f50ee3e42">AFETRIM3</a></td></tr>
<tr class="separator:af0cf5920d95457f47ad2be5f50ee3e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6001b816a7fdb80aa0357788c56675a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af0cf5920d95457f47ad2be5f50ee3e42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#af0cf5920d95457f47ad2be5f50ee3e42">AFETRIM3</a>: 32</td></tr>
<tr class="separator:af0cf5920d95457f47ad2be5f50ee3e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6001b816a7fdb80aa0357788c56675a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#af6001b816a7fdb80aa0357788c56675a">AFETRIM3_b</a></td></tr>
<tr class="separator:af6001b816a7fdb80aa0357788c56675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611d323ee5dd4a4d49d8ad3e3d2f538a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a611d323ee5dd4a4d49d8ad3e3d2f538a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e4b76754270689366aac0c8c2528b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type.html#a39e4b76754270689366aac0c8c2528b7">RESERVED1</a> [4]</td></tr>
<tr class="separator:a39e4b76754270689366aac0c8c2528b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172aacbe5c6225fadbf889d64c09ed83"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac02c34379e33ad5c93876b6203426b54"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#ac02c34379e33ad5c93876b6203426b54">ERRORAUTORCOV</a></td></tr>
<tr class="separator:ac02c34379e33ad5c93876b6203426b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc023621bb7846a217f817259cbe6e5c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a489d9c259b408f99b846a606e3ca7c59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a489d9c259b408f99b846a606e3ca7c59">ECCMULERRCLR</a>: 1</td></tr>
<tr class="separator:a489d9c259b408f99b846a606e3ca7c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e87fdcd2a4bdb370586222c0ba9482e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a6e87fdcd2a4bdb370586222c0ba9482e">INVLDDTCLR</a>: 1</td></tr>
<tr class="separator:a6e87fdcd2a4bdb370586222c0ba9482e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346cff51f63a306692549c96943b054f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a346cff51f63a306692549c96943b054f">HICONTCLR</a>: 1</td></tr>
<tr class="separator:a346cff51f63a306692549c96943b054f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc1aeb30c38da9c4c2a55784488357a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a0cc1aeb30c38da9c4c2a55784488357a">LOCONTCLR</a>: 1</td></tr>
<tr class="separator:a0cc1aeb30c38da9c4c2a55784488357a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd00deb4474cebefa087aa6cbcd8349"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a1bd00deb4474cebefa087aa6cbcd8349">HSRXTIMEOUTCLR</a>: 1</td></tr>
<tr class="separator:a1bd00deb4474cebefa087aa6cbcd8349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3854348e3c88c8ff90865995f6c7b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#aed3854348e3c88c8ff90865995f6c7b1">LPRXTIMEOUTCLR</a>: 1</td></tr>
<tr class="separator:aed3854348e3c88c8ff90865995f6c7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc023621bb7846a217f817259cbe6e5c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#adc023621bb7846a217f817259cbe6e5c">ERRORAUTORCOV_b</a></td></tr>
<tr class="separator:adc023621bb7846a217f817259cbe6e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172aacbe5c6225fadbf889d64c09ed83"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a172aacbe5c6225fadbf889d64c09ed83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb166e4f52776a8ee087c8a860732bb3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a45badc33a6998b8138f32f73cf4b0eb8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a45badc33a6998b8138f32f73cf4b0eb8">MIPIDIRDPIDIFF</a></td></tr>
<tr class="separator:a45badc33a6998b8138f32f73cf4b0eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb119c0190afe585d4831c75d62cef9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a49c31de1194485b3da0f2ba4dc155848"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a49c31de1194485b3da0f2ba4dc155848">MIPIDIR</a>: 1</td></tr>
<tr class="separator:a49c31de1194485b3da0f2ba4dc155848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 14</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbddd5b8f8427296e874cd7f91115c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a4bbddd5b8f8427296e874cd7f91115c9">DPIHIGH</a>: 1</td></tr>
<tr class="separator:a4bbddd5b8f8427296e874cd7f91115c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41eeec6afee324cf7822b745f0771a78"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a41eeec6afee324cf7822b745f0771a78">DPIDIFF</a>: 16</td></tr>
<tr class="separator:a41eeec6afee324cf7822b745f0771a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb119c0190afe585d4831c75d62cef9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a1eb119c0190afe585d4831c75d62cef9">MIPIDIRDPIDIFF_b</a></td></tr>
<tr class="separator:a1eb119c0190afe585d4831c75d62cef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb166e4f52776a8ee087c8a860732bb3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acb166e4f52776a8ee087c8a860732bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543ece13e72ef95691ee2c9d991d368d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8adb321a5ceff5286c94022cd02de9b7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a8adb321a5ceff5286c94022cd02de9b7">DATALANEPOLSWAP</a></td></tr>
<tr class="separator:a8adb321a5ceff5286c94022cd02de9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2975645010b7915991ef55e2146f6589"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a69f665a4e4c27df00dea83619c684fad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a69f665a4e4c27df00dea83619c684fad">DATALNPOLSWAP</a>: 4</td></tr>
<tr class="separator:a69f665a4e4c27df00dea83619c684fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 28</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2975645010b7915991ef55e2146f6589"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_s_i___type.html#a2975645010b7915991ef55e2146f6589">DATALANEPOLSWAP_b</a></td></tr>
<tr class="separator:a2975645010b7915991ef55e2146f6589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543ece13e72ef95691ee2c9d991d368d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a543ece13e72ef95691ee2c9d991d368d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Digital Serial Interface Unit (DSI) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a0288ed56d8c8db05f7a039e1468c323d" name="a0288ed56d8c8db05f7a039e1468c323d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0288ed56d8c8db05f7a039e1468c323d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1339</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x400A8000) DSI Structure <br  />
 </p>

</div>
</div>
<a id="adae902082a25201ab4ace9b4dcadcd85" name="adae902082a25201ab4ace9b4dcadcd85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae902082a25201ab4ace9b4dcadcd85">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1341</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a7fb5fb7a367d496ac47c4eeaaea5a6" name="a2a7fb5fb7a367d496ac47c4eeaaea5a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a7fb5fb7a367d496ac47c4eeaaea5a6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1343</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b6a0bb59a5bbe2cf1f489e5a42b254c" name="a3b6a0bb59a5bbe2cf1f489e5a42b254c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6a0bb59a5bbe2cf1f489e5a42b254c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1345</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c9292077a9f7c8b7ad43e0372664b28" name="a2c9292077a9f7c8b7ad43e0372664b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c9292077a9f7c8b7ad43e0372664b28">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1347</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbf2ee7d70b15f88555a64548075d804" name="abbf2ee7d70b15f88555a64548075d804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf2ee7d70b15f88555a64548075d804">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1349</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf0858f9de2fabfc4acf29a8ca325529" name="abf0858f9de2fabfc4acf29a8ca325529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf0858f9de2fabfc4acf29a8ca325529">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1351</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acabce7f2c4a1a4f595e37835c6fb1572" name="acabce7f2c4a1a4f595e37835c6fb1572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acabce7f2c4a1a4f595e37835c6fb1572">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1353</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07c814a24b4bc92431d026892ef3b171" name="a07c814a24b4bc92431d026892ef3b171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c814a24b4bc92431d026892ef3b171">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1355</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad843c14bd1033f57235fbca2a304437d" name="ad843c14bd1033f57235fbca2a304437d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad843c14bd1033f57235fbca2a304437d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1357</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d8e88d64f097d11c8fc26bd8b6778ea" name="a5d8e88d64f097d11c8fc26bd8b6778ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d8e88d64f097d11c8fc26bd8b6778ea">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1359</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab77f1a3d10fae1ef60880ae5940029c1" name="ab77f1a3d10fae1ef60880ae5940029c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab77f1a3d10fae1ef60880ae5940029c1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1361</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd9da6bbd65fd74020421977c6148ad1" name="afd9da6bbd65fd74020421977c6148ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9da6bbd65fd74020421977c6148ad1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1363</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a532f5a173081916237c1935e0341691d" name="a532f5a173081916237c1935e0341691d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532f5a173081916237c1935e0341691d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1365</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1023117be23cc9f86e5087ea751bc627" name="a1023117be23cc9f86e5087ea751bc627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1023117be23cc9f86e5087ea751bc627">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1367</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad25d172abb5618ae69685fcb9d508e8c" name="ad25d172abb5618ae69685fcb9d508e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad25d172abb5618ae69685fcb9d508e8c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1369</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc4ff78cf11872f255223bb438d06aa3" name="adc4ff78cf11872f255223bb438d06aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4ff78cf11872f255223bb438d06aa3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1371</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d9bf46b9ad3d648835412c5603657c3" name="a7d9bf46b9ad3d648835412c5603657c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9bf46b9ad3d648835412c5603657c3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1373</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f0bf58342b60e646e13d0846a538a19" name="a7f0bf58342b60e646e13d0846a538a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0bf58342b60e646e13d0846a538a19">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1375</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6747bd8992053a064c46517ef6411dea" name="a6747bd8992053a064c46517ef6411dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6747bd8992053a064c46517ef6411dea">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1377</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d9b6ce983d38d38b3d7ed3fe6df99c7" name="a9d9b6ce983d38d38b3d7ed3fe6df99c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9b6ce983d38d38b3d7ed3fe6df99c7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1379</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa90b412e45a04fd093e6082044088adc" name="aa90b412e45a04fd093e6082044088adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90b412e45a04fd093e6082044088adc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1381</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96b8dc8ebdf2223e0b386ec97bbde4f8" name="a96b8dc8ebdf2223e0b386ec97bbde4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b8dc8ebdf2223e0b386ec97bbde4f8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1383</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab860748693c897d18902640572539022" name="ab860748693c897d18902640572539022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab860748693c897d18902640572539022">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1385</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d9238b866a42f5cd6d363e3bb0c8174" name="a0d9238b866a42f5cd6d363e3bb0c8174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9238b866a42f5cd6d363e3bb0c8174">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1387</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a1bdabb93f94d322fa3f2d2e2bfb181" name="a1a1bdabb93f94d322fa3f2d2e2bfb181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1bdabb93f94d322fa3f2d2e2bfb181">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1389</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5d54ee0d77c68fd257ba06929f85840" name="ad5d54ee0d77c68fd257ba06929f85840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d54ee0d77c68fd257ba06929f85840">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1391</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7308ab47666205fbba85ae3652ee0cc9" name="a7308ab47666205fbba85ae3652ee0cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7308ab47666205fbba85ae3652ee0cc9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1393</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75066b1f63888d0d804ae6e9d7372d68" name="a75066b1f63888d0d804ae6e9d7372d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75066b1f63888d0d804ae6e9d7372d68">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1395</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e2195bcedd7de14f410b9103be40c90" name="a7e2195bcedd7de14f410b9103be40c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2195bcedd7de14f410b9103be40c90">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1397</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa82e7aabf6fbe73916211b13233e72ec" name="aa82e7aabf6fbe73916211b13233e72ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82e7aabf6fbe73916211b13233e72ec">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1399</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35dcea987fb635bb9a3f51516c15a1ae" name="a35dcea987fb635bb9a3f51516c15a1ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35dcea987fb635bb9a3f51516c15a1ae">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1401</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a611d323ee5dd4a4d49d8ad3e3d2f538a" name="a611d323ee5dd4a4d49d8ad3e3d2f538a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611d323ee5dd4a4d49d8ad3e3d2f538a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1403</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a172aacbe5c6225fadbf889d64c09ed83" name="a172aacbe5c6225fadbf889d64c09ed83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172aacbe5c6225fadbf889d64c09ed83">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1405</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb166e4f52776a8ee087c8a860732bb3" name="acb166e4f52776a8ee087c8a860732bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb166e4f52776a8ee087c8a860732bb3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1407</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a543ece13e72ef95691ee2c9d991d368d" name="a543ece13e72ef95691ee2c9d991d368d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543ece13e72ef95691ee2c9d991d368d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1409</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47088be0ee23b4a25456e2c6bd0dada9" name="a47088be0ee23b4a25456e2c6bd0dada9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47088be0ee23b4a25456e2c6bd0dada9">&#9670;&nbsp;</a></span>ACKWITHNOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACKWITHNOERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] ACK with No_error; Set to enable acknowledge trigger message reception with out any error <br  />
 </p>

</div>
</div>
<a id="a18c82b033038ad51f0058ce1b7af9d25" name="a18c82b033038ad51f0058ce1b7af9d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c82b033038ad51f0058ce1b7af9d25">&#9670;&nbsp;</a></span>ACKWNOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACKWNOERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] (RW1C) T ACK_with No_error; Set if acknowledge trigger message is received with out any error. <br  />
 </p>

</div>
</div>
<a id="a6f689050e1124e67af5a29491565de16" name="a6f689050e1124e67af5a29491565de16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f689050e1124e67af5a29491565de16">&#9670;&nbsp;</a></span>AFETRIM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AFETRIM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000078) Afe Trim reg0 <br  />
</p>
<p >[31..0] Afe Trim reg0. <br  />
 </p>

</div>
</div>
<a id="a8c46261f08d9cd5787c10ffc671c7110" name="a8c46261f08d9cd5787c10ffc671c7110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c46261f08d9cd5787c10ffc671c7110">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AFETRIM0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31b00c9610e673a998edc4c39d82fbe3" name="a31b00c9610e673a998edc4c39d82fbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b00c9610e673a998edc4c39d82fbe3">&#9670;&nbsp;</a></span>AFETRIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AFETRIM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000007C) Afe Trim reg1 <br  />
</p>
<p >[31..0] Afe Trim reg1. <br  />
 </p>

</div>
</div>
<a id="ad9ea46d1478020978cefc51ac0f7ecbd" name="ad9ea46d1478020978cefc51ac0f7ecbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9ea46d1478020978cefc51ac0f7ecbd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AFETRIM1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3346f92253eb3cc4ea4767b522be9485" name="a3346f92253eb3cc4ea4767b522be9485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3346f92253eb3cc4ea4767b522be9485">&#9670;&nbsp;</a></span>AFETRIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AFETRIM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000080) Afe Trim reg2 <br  />
</p>
<p >[31..0] Afe Trim reg2. <br  />
 </p>

</div>
</div>
<a id="a98c41c3b3d08f6ed4a6a5d7434fd9dce" name="a98c41c3b3d08f6ed4a6a5d7434fd9dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c41c3b3d08f6ed4a6a5d7434fd9dce">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AFETRIM2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0cf5920d95457f47ad2be5f50ee3e42" name="af0cf5920d95457f47ad2be5f50ee3e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0cf5920d95457f47ad2be5f50ee3e42">&#9670;&nbsp;</a></span>AFETRIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AFETRIM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000084) Afe Trim reg3 <br  />
</p>
<p >[31..0] Afe Trim reg3. <br  />
 </p>

</div>
</div>
<a id="af6001b816a7fdb80aa0357788c56675a" name="af6001b816a7fdb80aa0357788c56675a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6001b816a7fdb80aa0357788c56675a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AFETRIM3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad04e3a0f3b80286f9e72f2939573b9f3" name="ad04e3a0f3b80286f9e72f2939573b9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04e3a0f3b80286f9e72f2939573b9f3">&#9670;&nbsp;</a></span>BTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BTA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Disable video; Set by the processor to inform the DSI controller to disable the BTA sent at the last blanking line of VFP. By default, this bit is set to 0; 0 BTA sending at the last blanking line of VFP is enabled; 1 BTA sending at the last blanking line of VFP is disabled <br  />
 </p>

</div>
</div>
<a id="a4ca6de7f7c9055335aa4a94248b58d48" name="a4ca6de7f7c9055335aa4a94248b58d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca6de7f7c9055335aa4a94248b58d48">&#9670;&nbsp;</a></span>CHNUMCMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHNUMCMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..5] Channel Number for command mode is programmed by the processor <br  />
 </p>

</div>
</div>
<a id="a535fb9e0aaa5e1574bba1e32f4ef485d" name="a535fb9e0aaa5e1574bba1e32f4ef485d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535fb9e0aaa5e1574bba1e32f4ef485d">&#9670;&nbsp;</a></span>CHNUMVM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHNUMVM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..3] Channel number for video mode <br  />
 </p>

</div>
</div>
<a id="a23a8d7dd4e8b59f0466689cbf375b292" name="a23a8d7dd4e8b59f0466689cbf375b292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23a8d7dd4e8b59f0466689cbf375b292">&#9670;&nbsp;</a></span>CLKEOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKEOT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000005C) The EOT clock register disables the video. <br  />
 </p>

</div>
</div>
<a id="ace0443502763ae8390c0530f9b066664" name="ace0443502763ae8390c0530f9b066664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace0443502763ae8390c0530f9b066664">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLKEOT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbdef42600ff2954887eccd45826fc35" name="abbdef42600ff2954887eccd45826fc35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbdef42600ff2954887eccd45826fc35">&#9670;&nbsp;</a></span>CLKLANESWT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKLANESWT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000064) High speed to low power switching time in terms ofbyte clock (txbyteclkhs) <br  />
 </p>

</div>
</div>
<a id="ada975283d75566cc5011bb356dbedcee" name="ada975283d75566cc5011bb356dbedcee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada975283d75566cc5011bb356dbedcee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLKLANESWT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a491acc33f5916b99c7b7309fc5fa0966" name="a491acc33f5916b99c7b7309fc5fa0966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a491acc33f5916b99c7b7309fc5fa0966">&#9670;&nbsp;</a></span>CLKLANETIMPARM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKLANETIMPARM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000070) This field provides the timing requirement in byte clocks <br  />
 </p>

</div>
</div>
<a id="a895995ed14bc99aec0c4b835deb88c46" name="a895995ed14bc99aec0c4b835deb88c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a895995ed14bc99aec0c4b835deb88c46">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLKLANETIMPARM_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0b1a91488f43a3dceb767e3ae546b56" name="ab0b1a91488f43a3dceb767e3ae546b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0b1a91488f43a3dceb767e3ae546b56">&#9670;&nbsp;</a></span>CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Set by the processor to enable or disable clock; Stopping feature during BLLP timing in a DPI transfer in dual channel mode or during DPI only mode and also when there is no traffic in the DBI interface in DBI only enabled mode. By default this register value is 0. <br  />
 </p>

</div>
</div>
<a id="a042aa867ca7e591b30d67c671fe3601d" name="a042aa867ca7e591b30d67c671fe3601d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042aa867ca7e591b30d67c671fe3601d">&#9670;&nbsp;</a></span>COLOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COLOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] MODEON Set to 1 to indicate a color Mode ON short packet has to be packetised for the DPIs virtual channel. <br  />
 </p>

</div>
</div>
<a id="a6faf4316d3f44ecafae3de106bf599ca" name="a6faf4316d3f44ecafae3de106bf599ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6faf4316d3f44ecafae3de106bf599ca">&#9670;&nbsp;</a></span>COLORMODEOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COLORMODEOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Set to 1 to indicate a Color Mode OFF short packet has to be packetised for the DPIs virtual channel <br  />
 </p>

</div>
</div>
<a id="abcfdbf83aa101c690518a9d9a9f5006a" name="abcfdbf83aa101c690518a9d9a9f5006a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcfdbf83aa101c690518a9d9a9f5006a">&#9670;&nbsp;</a></span>COUNTVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COUNTVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..0] Set the count value in bytes to collect the return data packet for reverse direction data flow in data lane0 in response to a DBI read operation; Count value equals the maximum size of the payload in a Long packet transmitted from peripheral back to; for DBI and DPI interleaving Min value - 1; Max value - Maximum payload for a long packet size is 1K bytes Note: DCS short Read Response or Long read response with 1 or 2 parameters is applicable in this mode; For DBI only, Min value - 1 Max value - Maximum pa <br  />
 </p>

</div>
</div>
<a id="a52492f50334abce48d89f5df9fce9044" name="a52492f50334abce48d89f5df9fce9044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52492f50334abce48d89f5df9fce9044">&#9670;&nbsp;</a></span>DATALANEHILOSWCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATALANEHILOSWCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000044) High speed to low power or Low power to high speed switching time <br  />
 </p>

</div>
</div>
<a id="a7af2fcce14e03214a1755d39f399079c" name="a7af2fcce14e03214a1755d39f399079c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af2fcce14e03214a1755d39f399079c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DATALANEHILOSWCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8adb321a5ceff5286c94022cd02de9b7" name="a8adb321a5ceff5286c94022cd02de9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8adb321a5ceff5286c94022cd02de9b7">&#9670;&nbsp;</a></span>DATALANEPOLSWAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATALANEPOLSWAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000A0) Data lane polarity swap register <br  />
 </p>

</div>
</div>
<a id="a2975645010b7915991ef55e2146f6589" name="a2975645010b7915991ef55e2146f6589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2975645010b7915991ef55e2146f6589">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DATALANEPOLSWAP_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5adce706659fbabdf2403cecba1d9e0" name="ac5adce706659fbabdf2403cecba1d9e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5adce706659fbabdf2403cecba1d9e0">&#9670;&nbsp;</a></span>DATALANES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATALANES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..0] The number Data lanes to be supported is programmed by the processor <br  />
 </p>

</div>
</div>
<a id="a6ece0d54889a5931128d8e43d90b0983" name="a6ece0d54889a5931128d8e43d90b0983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ece0d54889a5931128d8e43d90b0983">&#9670;&nbsp;</a></span>DATALHLSWCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATALHLSWCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] High speed to low power or Low power to high speed power or Low switching time in terms byte clock (txbyteclkhs). This power to high speed switch count value is based on the byte clock (txbyteclkhs) and low power clock frequency (txclkesc); Data lane Switch count = 4 * Tlpx + programmed THS_prep + programmed THS_zero + 4 byteclk Tlpx = Low power clock equivalence in of terms byte clock programmed in AHB reg 68h; THS_prep = programmed value of dln_cnt_hs_prep in AHB Reg 6ch bit (7:0) THS_zero = programmed v <br  />
 </p>

</div>
</div>
<a id="a69f665a4e4c27df00dea83619c684fad" name="a69f665a4e4c27df00dea83619c684fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f665a4e4c27df00dea83619c684fad">&#9670;&nbsp;</a></span>DATALNPOLSWAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATALNPOLSWAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Data lane Polarity sw <br  />
 </p>

</div>
</div>
<a id="ab5f85df5c3dd3ca370330c18ec2f91a4" name="ab5f85df5c3dd3ca370330c18ec2f91a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f85df5c3dd3ca370330c18ec2f91a4">&#9670;&nbsp;</a></span>DEVICEREADY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEVICEREADY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) Devide Ready register <br  />
 </p>

</div>
</div>
<a id="a87448add5e18b6438d14074b9de58aff" name="a87448add5e18b6438d14074b9de58aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87448add5e18b6438d14074b9de58aff">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEVICEREADY_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0d3a0207ec670027d40485817075db4" name="ac0d3a0207ec670027d40485817075db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d3a0207ec670027d40485817075db4">&#9670;&nbsp;</a></span>DEVICERESETTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEVICERESETTIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000001C) Timeout value to be checked for device to be reset after issuing reset entry command <br  />
 </p>

</div>
</div>
<a id="a9e921c98b4f2ca28dd8cfbd8047b1b0c" name="a9e921c98b4f2ca28dd8cfbd8047b1b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e921c98b4f2ca28dd8cfbd8047b1b0c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEVICERESETTIMER_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaffcad5dee178ddc1dd60cbce2971c13" name="aaffcad5dee178ddc1dd60cbce2971c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaffcad5dee178ddc1dd60cbce2971c13">&#9670;&nbsp;</a></span>DISPLAYBUSPOSSESSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DISPLAYBUSPOSSESSEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Inform DSI receiver has to be given the bus possession for receiving the tearing effect trigger message; Reset by the processor to stop the bus possession of the DSI receiver; Note: Tearing effect is supported only in Type1; Display Architecture (command mode only) as suggested by Display Command Set Specification; Note1: Even if the processor does not clear the display_bus_possession bit after receiving the interrupt for tearing effect, DSI-tx controller starts the activities on the DSI link once the TE t <br  />
 </p>

</div>
</div>
<a id="aca903a184dddca191c6a51494824cc05" name="aca903a184dddca191c6a51494824cc05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca903a184dddca191c6a51494824cc05">&#9670;&nbsp;</a></span>DPHYPARAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPHYPARAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000006C) This field provides the timing requirement in byte clocks for the high speed preparation time. <br  />
 </p>

</div>
</div>
<a id="a99057dc05813bf4f28006035d1d9ba93" name="a99057dc05813bf4f28006035d1d9ba93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99057dc05813bf4f28006035d1d9ba93">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DPHYPARAM_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15d8d2a60fa413a9a6d0999840ac41d7" name="a15d8d2a60fa413a9a6d0999840ac41d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15d8d2a60fa413a9a6d0999840ac41d7">&#9670;&nbsp;</a></span>DPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] PGRMERR DPI program error; Set to 1 indicates that the error in DPI parameters programming <br  />
</p>
<p >(@ 0x00000048) DPI control register. <br  />
 </p>

</div>
</div>
<a id="a0cc0819f129745ad004256fe5dd53678" name="a0cc0819f129745ad004256fe5dd53678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc0819f129745ad004256fe5dd53678">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DPI_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41eeec6afee324cf7822b745f0771a78" name="a41eeec6afee324cf7822b745f0771a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41eeec6afee324cf7822b745f0771a78">&#9670;&nbsp;</a></span>DPIDIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPIDIFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..16] This field provides the difference in one line time between DPI and DSI <br  />
 </p>

</div>
</div>
<a id="a4bbddd5b8f8427296e874cd7f91115c9" name="a4bbddd5b8f8427296e874cd7f91115c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bbddd5b8f8427296e874cd7f91115c9">&#9670;&nbsp;</a></span>DPIHIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPIHIGH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] This field provides information to check DPI line time is greater or DSI line time is greater <br  />
 </p>

</div>
</div>
<a id="aa187b45d2962deb9a5e630267a7389a9" name="aa187b45d2962deb9a5e630267a7389a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa187b45d2962deb9a5e630267a7389a9">&#9670;&nbsp;</a></span>DPILINETO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPILINETO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] (RW1C) DPI line time out. Set to 1 indicates that the line time out during the DPI transfer <br  />
</p>
<p >[30..30] Dpi line timeout; Set to 1 indicates that the line time out during the DPI transfer <br  />
 </p>

</div>
</div>
<a id="ac497a0ade73316fcfa7e3062ae806414" name="ac497a0ade73316fcfa7e3062ae806414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac497a0ade73316fcfa7e3062ae806414">&#9670;&nbsp;</a></span>DPIPRGERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPIPRGERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] (RW1C) Set to 1 indicates that the error in DPI parameters programming <br  />
 </p>

</div>
</div>
<a id="a557450dbe721efcb5ed8200cfa205cec" name="a557450dbe721efcb5ed8200cfa205cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557450dbe721efcb5ed8200cfa205cec">&#9670;&nbsp;</a></span>DPIRESOLUTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPIRESOLUTION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) Shows the horizontal address count in pixels <br  />
</p>
<p >[31..0] DPIRESOLUTION register description needed here. <br  />
 </p>

</div>
</div>
<a id="ac3bbf65c31c7ef67e71ddf4945bf9537" name="ac3bbf65c31c7ef67e71ddf4945bf9537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3bbf65c31c7ef67e71ddf4945bf9537">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DPIRESOLUTION_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34163dc82ff51286880014fbf18a9524" name="a34163dc82ff51286880014fbf18a9524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34163dc82ff51286880014fbf18a9524">&#9670;&nbsp;</a></span>DSIFUNCPRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSIFUNCPRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) DSI function programming register <br  />
 </p>

</div>
</div>
<a id="a31c270730c3474738d36624c8ab9a2d0" name="a31c270730c3474738d36624c8ab9a2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c270730c3474738d36624c8ab9a2d0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSIFUNCPRG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a489d9c259b408f99b846a606e3ca7c59" name="a489d9c259b408f99b846a606e3ca7c59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a489d9c259b408f99b846a606e3ca7c59">&#9670;&nbsp;</a></span>ECCMULERRCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ECCMULERRCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] if this bit is set to 1, Ecc_mul_err_clr error recovery action is taken immediately by DSI TX <br  />
 </p>

</div>
</div>
<a id="a77f1a78e79a0058a2c5fcc0a042227c7" name="a77f1a78e79a0058a2c5fcc0a042227c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f1a78e79a0058a2c5fcc0a042227c7">&#9670;&nbsp;</a></span>ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This field provides the reset (enable) to the DFE. <br  />
 </p>

</div>
</div>
<a id="a411b7fa48957b25dfa2c89e3c6bf15a2" name="a411b7fa48957b25dfa2c89e3c6bf15a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a411b7fa48957b25dfa2c89e3c6bf15a2">&#9670;&nbsp;</a></span>EOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EOT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Set by the processor to enable or disable EOT short disable_register packet transmission; vy default this register value is 0; for backward compatibility of earlier DSI systems, EOT short packet transmission can be disabled; 0 EOT short packet transmission enabled, 1 EOT short packet transmission disabled <br  />
 </p>

</div>
</div>
<a id="ac02c34379e33ad5c93876b6203426b54" name="ac02c34379e33ad5c93876b6203426b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac02c34379e33ad5c93876b6203426b54">&#9670;&nbsp;</a></span>ERRORAUTORCOV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ERRORAUTORCOV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000098) Errir ayti recivert register <br  />
 </p>

</div>
</div>
<a id="adc023621bb7846a217f817259cbe6e5c" name="adc023621bb7846a217f817259cbe6e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc023621bb7846a217f817259cbe6e5c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ERRORAUTORCOV_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace21126660c8438e076f533e0817d305" name="ace21126660c8438e076f533e0817d305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace21126660c8438e076f533e0817d305">&#9670;&nbsp;</a></span>FIFOEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOEMPTY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] (RW1C) Set to 1 if all FIFOs are empty <br  />
</p>
<p >[20..20] Set to enable a FIFO empty interrupt <br  />
 </p>

</div>
</div>
<a id="a346cff51f63a306692549c96943b054f" name="a346cff51f63a306692549c96943b054f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346cff51f63a306692549c96943b054f">&#9670;&nbsp;</a></span>HICONTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HICONTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] If this bit is set to 1, Hi_cont_clr error recover action is taken immediately by DSI TX <br  />
 </p>

</div>
</div>
<a id="a93e5e10b27fbc213cb0d8c66a13f5cf6" name="a93e5e10b27fbc213cb0d8c66a13f5cf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e5e10b27fbc213cb0d8c66a13f5cf6">&#9670;&nbsp;</a></span>HIGHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HIGHC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] (RW1C) High contention;Set to 1 if a LP high fault is registered by at the D-PHY contention detector. If this interrupt is set device should be re-enumerated <br  />
</p>
<p >[18..18] High contention; Set to enable a LP high fault interrupt <br  />
 </p>

</div>
</div>
<a id="aba5698e7bdaa43de0913f455f0970f32" name="aba5698e7bdaa43de0913f455f0970f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5698e7bdaa43de0913f455f0970f32">&#9670;&nbsp;</a></span>HISPLPSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HISPLPSW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] High speed to low power switching time in terms byte clock (txbyteclkhs). This value is based on the byte clock (txbyteclkhs) and low power clock frequency; HS to LP switch count = Tclk_trail + THS_Exit + 3 byteclk Tclk_trail = programmed value of cln_cnt_hs_trail in AHB Reg 70h bit (23:16) THS_Exit = programmed value of cln_cnt_hs_exit in AHB Reg 70h bit (31:24) Typical value - Number of byte clocks request to switch from high speed mode to low power mode after txrequesths_clk is de-asserted. <br  />
 </p>

</div>
</div>
<a id="abb9cf2dc0f5ac933351a12ca0ffe064d" name="abb9cf2dc0f5ac933351a12ca0ffe064d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb9cf2dc0f5ac933351a12ca0ffe064d">&#9670;&nbsp;</a></span>HORACTCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HORACTCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Shows the horizontal active area value in terms of txbyteclkhs. In Non Burst Mode, Count equal to RGB word count value In Burst Mode, RGB pixel packets are time compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto the DSI link. Hence, the count equals the time in txbyteclkhs for sending time compressed RGB pixels plus the time needed for moving to power save mode or the time needed for secondary channel to use the DSI link. But if the lef <br  />
 </p>

</div>
</div>
<a id="a5ee250161ed270061272f9ef451baf73" name="a5ee250161ed270061272f9ef451baf73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee250161ed270061272f9ef451baf73">&#9670;&nbsp;</a></span>HORIZBKPORCHCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HORIZBKPORCHCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000002C) Shows the horizontal back porch value in terms of txbyteclkhs. <br  />
 </p>

</div>
</div>
<a id="a70dc4e4f0b54845e69388e4af4caac28" name="a70dc4e4f0b54845e69388e4af4caac28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70dc4e4f0b54845e69388e4af4caac28">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HORIZBKPORCHCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac60a419643e2da49ce5bc87797fa7f94" name="ac60a419643e2da49ce5bc87797fa7f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60a419643e2da49ce5bc87797fa7f94">&#9670;&nbsp;</a></span>HORIZFPORCHCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HORIZFPORCHCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000030) Shows the horizontal front porch value in terms of txbyteclkhs. <br  />
 </p>

</div>
</div>
<a id="ae74da202b888b273d255de6904bef225" name="ae74da202b888b273d255de6904bef225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74da202b888b273d255de6904bef225">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HORIZFPORCHCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a546fe78856350e06bf9a4d3a82910507" name="a546fe78856350e06bf9a4d3a82910507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a546fe78856350e06bf9a4d3a82910507">&#9670;&nbsp;</a></span>HORZACTIVEAREACNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HORZACTIVEAREACNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000034) Horizontal active area count / time for active image data / Horizontal Address <br  />
 </p>

</div>
</div>
<a id="a030172eb584d7e3630b91bc6e20fd162" name="a030172eb584d7e3630b91bc6e20fd162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030172eb584d7e3630b91bc6e20fd162">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HORZACTIVEAREACNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54639abb10736802eb1d1424ded9e26f" name="a54639abb10736802eb1d1424ded9e26f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54639abb10736802eb1d1424ded9e26f">&#9670;&nbsp;</a></span>HORZBKPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HORZBKPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] For Non Burst Sync pulse mode, for one lane. Minimum HBP count = Hsync End short packet + HBP Blanking packet overhead (header(4) + crc (2)) + RGB packet header For other lane counts minimum value = Minimum HBPcount / lane_count. For Non Burst Sync event / Burst Mode there is no HSA. Minimum HBP count = (Hsync Start short packet + HBP Blanking packet overhead + RGB packet header) / lane_count Min value</p><ul>
<li>14 in decimal (accounted with zero payloads for blanking packet] for one lane. Max value - any 12 bit v <br  />
 </li>
</ul>

</div>
</div>
<a id="adb8c6bac264d6d70235b7c1f5d3a9efa" name="adb8c6bac264d6d70235b7c1f5d3a9efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8c6bac264d6d70235b7c1f5d3a9efa">&#9670;&nbsp;</a></span>HORZCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HORZCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Shows the horizontal sync value in terms of byte clock (txbyteclkhs); Minimum HSA period should be sufficient to transmit a Hsync start short packet(4 bytes) i) For Non-burst Mode with sync pulse, Min value - 4 in decimal (plus an optional 6 bytes for a zero payload blanking packet); But if the value is less than 10 but more than 4, then this count will be added to the HBP's count for one lane; ii) For Non-Burst Sync Event and Burst Mode, there is no HSA, so you can program this to zero. If you program thi <br  />
 </p>

</div>
</div>
<a id="a81d92551e54b4430eeee3888901e945c" name="a81d92551e54b4430eeee3888901e945c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81d92551e54b4430eeee3888901e945c">&#9670;&nbsp;</a></span>HORZFTPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HORZFTPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Minimum HFP period should be sufficient to transmit RGB Data packet footer (2 bytes) + Blanking packet overhead (6 bytes) +adjustable count (16 bytes) for non burst mode; For other lane counts Minimum value = (RGB Data packet footer(2 bytes) + Blanking packet overhead(6 bytes)) / (lane_count) + adjustable count(16 bytes) For burst mode, Minimum HFP period should be sufficient to transmit Blanking packet overhead(6 bytes) +adjustable count (16 bytes) for one lane for other lane counts Minimum value = ( Blan <br  />
 </p>

</div>
</div>
<a id="a60aafcc20baa9bb5c027eb9924e81e6d" name="a60aafcc20baa9bb5c027eb9924e81e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60aafcc20baa9bb5c027eb9924e81e6d">&#9670;&nbsp;</a></span>HSEXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSEXIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..24] This field provides the timing requirement in byte clocks for the high speed exit time; this corresponds to the THS-EXIT parameter specified in the DPHY specification <br  />
</p>
<p >[31..24] This field provides the timing requirement in byte clocks for the high speed exit time; This corresponds to the THS-EXIT parameter specified in the DPHY specification. <br  />
 </p>

</div>
</div>
<a id="a8769ecaf1eba219aaf12e6a1d24fe14d" name="a8769ecaf1eba219aaf12e6a1d24fe14d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8769ecaf1eba219aaf12e6a1d24fe14d">&#9670;&nbsp;</a></span>HSLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSLP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Indicates the data transfer type <br  />
 </p>

</div>
</div>
<a id="a1b87bf0e722e875277d04882cb1d7945" name="a1b87bf0e722e875277d04882cb1d7945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b87bf0e722e875277d04882cb1d7945">&#9670;&nbsp;</a></span>HSPREP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSPREP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] This field provides the timing requirement in byte clocks for the high speed preparation time. This corresponds to the THS-PREP parameter specified in the DPHY specificaton <br  />
</p>
<p >[7..0] This field provides the timing requirement in byte corresponds to the TCLK-PREP parameter specified in the DPHY specificatio <br  />
 </p>

</div>
</div>
<a id="a1bd00deb4474cebefa087aa6cbcd8349" name="a1bd00deb4474cebefa087aa6cbcd8349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd00deb4474cebefa087aa6cbcd8349">&#9670;&nbsp;</a></span>HSRXTIMEOUTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSRXTIMEOUTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] If this bit is set to 1, Hs_rx_timeout_clr error recovery action is taken immediately by DSI TX <br  />
 </p>

</div>
</div>
<a id="a84d542624ba626d5da9a0b870f71322f" name="a84d542624ba626d5da9a0b870f71322f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d542624ba626d5da9a0b870f71322f">&#9670;&nbsp;</a></span>HSTRAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSTRAIL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] This field provides the timing requirement in byte clocks for the high speed trail time; this corresponds to the THS-TRAIL parameter specified in the DPHY specification <br  />
</p>
<p >[23..16] This field provides the timing requirement in byte clocks for the high speed trail time; This corresponds to the TCLK-TRAIL parameter specified in the DPHY specification <br  />
 </p>

</div>
</div>
<a id="addc292344f99b1e7f7d0aeb21c9d7b83" name="addc292344f99b1e7f7d0aeb21c9d7b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc292344f99b1e7f7d0aeb21c9d7b83">&#9670;&nbsp;</a></span>HSTXTIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSTXTIMEOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] (RW1C) Set if a high speed transmission prevails for more than the expected count value this interrupt is raised <br  />
</p>
<p >[21..21] Set to enable a high speed transmission timeout <br  />
</p>
<p >(@ 0x00000010) Maximum duration allow for the DSi host to remain in High speed mode for transmission. <br  />
 </p>

</div>
</div>
<a id="afd0bfb420c514e033a47b71929a64f76" name="afd0bfb420c514e033a47b71929a64f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0bfb420c514e033a47b71929a64f76">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HSTXTIMEOUT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae75afe896df1c701757163cc507bb90b" name="ae75afe896df1c701757163cc507bb90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae75afe896df1c701757163cc507bb90b">&#9670;&nbsp;</a></span>HSYNCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSYNCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000028) Shows the horizontal sync value in terms of byte clock. <br  />
 </p>

</div>
</div>
<a id="abd3333c6e0a4e021c35563f4cfbfa136" name="abd3333c6e0a4e021c35563f4cfbfa136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd3333c6e0a4e021c35563f4cfbfa136">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HSYNCCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0275a171d1650447392c586e71ee2166" name="a0275a171d1650447392c586e71ee2166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0275a171d1650447392c586e71ee2166">&#9670;&nbsp;</a></span>HSZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSZERO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] This field provides the timing requirement in byte clocks for the high speed drive zero time. This corresponds to the THS-ZERO parameter specified in the DPHY specification <br  />
</p>
<p >[15..8] This field provides the timing requirement in byte clocks for the high speed drive zero time; this corresponds to the TCLK-ZERO parameter specified in the DPHY specification <br  />
 </p>

</div>
</div>
<a id="a1754ad963a3b81e891594fd2cb040412" name="a1754ad963a3b81e891594fd2cb040412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1754ad963a3b81e891594fd2cb040412">&#9670;&nbsp;</a></span>INITCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INITCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000050) Count register to initialize the DSI HOST IP <br  />
 </p>

</div>
</div>
<a id="aa0aaaeb8d9f2c80b4a502d27dadc73ea" name="aa0aaaeb8d9f2c80b4a502d27dadc73ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0aaaeb8d9f2c80b4a502d27dadc73ea">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INITCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b130494534cd85784d57f6bff3e4b99" name="a2b130494534cd85784d57f6bff3e4b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b130494534cd85784d57f6bff3e4b99">&#9670;&nbsp;</a></span>INITDONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INITDONE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] (RW1C) Set 1 indicates that the DSI initialization is done. DSI Tx is ready to accept the DPI or DBI or Generic transfer <br  />
</p>
<p >[28..28] Set 1 indicates that the DSI initialisation is done DSI Tx is ready to accept the DPI or DBI or Generic transfer <br  />
 </p>

</div>
</div>
<a id="a07c03ccf347bf6fc2910a8db619beecf" name="a07c03ccf347bf6fc2910a8db619beecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c03ccf347bf6fc2910a8db619beecf">&#9670;&nbsp;</a></span>INTREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) Interrupt enable register. <br  />
 </p>

</div>
</div>
<a id="a9390ab1ce734870a4133bc893a2d0046" name="a9390ab1ce734870a4133bc893a2d0046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9390ab1ce734870a4133bc893a2d0046">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTREN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaaef2e31eb77b82f2c19253d5dfc2f3" name="aeaaef2e31eb77b82f2c19253d5dfc2f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaaef2e31eb77b82f2c19253d5dfc2f3">&#9670;&nbsp;</a></span>INTRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) The interrupt status register. <br  />
 </p>

</div>
</div>
<a id="a715ac53bc69c218f394c0b9f62cb5a73" name="a715ac53bc69c218f394c0b9f62cb5a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715ac53bc69c218f394c0b9f62cb5a73">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTRSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e87fdcd2a4bdb370586222c0ba9482e" name="a6e87fdcd2a4bdb370586222c0ba9482e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e87fdcd2a4bdb370586222c0ba9482e">&#9670;&nbsp;</a></span>INVLDDTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INVLDDTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] If this bit is set to 1, Invld_dt_clr error recovery action is taken immediately by DSI TX <br  />
 </p>

</div>
</div>
<a id="a0cc1aeb30c38da9c4c2a55784488357a" name="a0cc1aeb30c38da9c4c2a55784488357a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc1aeb30c38da9c4c2a55784488357a">&#9670;&nbsp;</a></span>LOCONTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LOCONTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] If this bit is set to 1, lo_cont_clr error recovery action is taken immediately by DSI TX <br  />
 </p>

</div>
</div>
<a id="a48dc43b4d0a3285be59ba3ef355ae616" name="a48dc43b4d0a3285be59ba3ef355ae616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48dc43b4d0a3285be59ba3ef355ae616">&#9670;&nbsp;</a></span>LOWC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LOWC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] (RW1C) Low contention; Set to 1 if a LP low fault is registered by at the D-PHY contention detector. If this interrupt is set device should be re-enumerated <br  />
</p>
<p >[19..19] Low contention; Set to enable a LP low fault interrupt <br  />
 </p>

</div>
</div>
<a id="ae073192a52e199bcf1ed9572e40c9a9e" name="ae073192a52e199bcf1ed9572e40c9a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae073192a52e199bcf1ed9572e40c9a9e">&#9670;&nbsp;</a></span>LOWPWR2HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LOWPWR2HI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..16] This value is based on the byte clock (txbyteclkhs) and low power clock frequency (txclkesc)LP to HS switch count = 4 * Tlpx + (programmed Tclk_prep + extracount (1 byteclk) ) + (programmed Tclk_zero + extracount (1 byteclk) ) + Tclk_pre + 2 byteclk Tlpx = Low power clock equivalence in terms of byte clock programmed in AHB reg 68h Tclk_prep = programmed value of cln_cnt_prep in AHB Reg 70h bit (7:0) Tclk_zero = programmed value of cln_cnt_zero in AHB Reg 70h bit (15:8) Tclk_pre = 8 UI Typical value x96 Nu <br  />
 </p>

</div>
</div>
<a id="a07805e557836fd45ec8af732ce52a78d" name="a07805e557836fd45ec8af732ce52a78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07805e557836fd45ec8af732ce52a78d">&#9670;&nbsp;</a></span>LPBYTECLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPBYTECLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000068) Low power clock equivalence in terms of byte clock. <br  />
 </p>

</div>
</div>
<a id="a758764f3ecfe048d96989f0eac9e5d1e" name="a758764f3ecfe048d96989f0eac9e5d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a758764f3ecfe048d96989f0eac9e5d1e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  LPBYTECLK_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe75ef7278b7a597f12ea859cc2d38f3" name="afe75ef7278b7a597f12ea859cc2d38f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe75ef7278b7a597f12ea859cc2d38f3">&#9670;&nbsp;</a></span>LPRXTIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPRXTIMEOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] (RW1C) Set if a low power reception count expires this interrupt is generated <br  />
</p>
<p >[22..22] Set to enable low power reception count timeouts <br  />
 </p>

</div>
</div>
<a id="aed3854348e3c88c8ff90865995f6c7b1" name="aed3854348e3c88c8ff90865995f6c7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed3854348e3c88c8ff90865995f6c7b1">&#9670;&nbsp;</a></span>LPRXTIMEOUTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPRXTIMEOUTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] If this bit is set to 1, lp_rx_timeout_clr error recovery action is taken immediately by DSI TX <br  />
 </p>

</div>
</div>
<a id="a818675d95d5489eb8926716a60bedb4a" name="a818675d95d5489eb8926716a60bedb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a818675d95d5489eb8926716a60bedb4a">&#9670;&nbsp;</a></span>LPRXTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPRXTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) Timeout value to be checked for reverse communicationl <br  />
 </p>

</div>
</div>
<a id="aaec6c645d434ae02616e664bc74494aa" name="aaec6c645d434ae02616e664bc74494aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec6c645d434ae02616e664bc74494aa">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  LPRXTO_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d5fb52b9d863b3e287ba3d9eed74b3b" name="a7d5fb52b9d863b3e287ba3d9eed74b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d5fb52b9d863b3e287ba3d9eed74b3b">&#9670;&nbsp;</a></span>MAXDURTOCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAXDURTOCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..0] The maximum duration allowed for the DSI host to remain in high speed mode for a transmission. If the counter expires, processor is interrupted with HS_Tx_timeout interrupt <br  />
 </p>

</div>
</div>
<a id="ad575c5bd1f6b10ea469f9ccf84f917de" name="ad575c5bd1f6b10ea469f9ccf84f917de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad575c5bd1f6b10ea469f9ccf84f917de">&#9670;&nbsp;</a></span>MAXRETPACSZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAXRETPACSZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000054) MAXRETPACSZE register description needed here. <br  />
 </p>

</div>
</div>
<a id="a190b6c5aace4d4567a929597538b92eb" name="a190b6c5aace4d4567a929597538b92eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190b6c5aace4d4567a929597538b92eb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MAXRETPACSZE_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49c31de1194485b3da0f2ba4dc155848" name="a49c31de1194485b3da0f2ba4dc155848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c31de1194485b3da0f2ba4dc155848">&#9670;&nbsp;</a></span>MIPIDIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MIPIDIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This field provides the direction of MIPI bus; <br  />
 </p>

</div>
</div>
<a id="a45badc33a6998b8138f32f73cf4b0eb8" name="a45badc33a6998b8138f32f73cf4b0eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45badc33a6998b8138f32f73cf4b0eb8">&#9670;&nbsp;</a></span>MIPIDIRDPIDIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MIPIDIRDPIDIFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000009C) Mipi direction DPI difference <br  />
 </p>

</div>
</div>
<a id="a1eb119c0190afe585d4831c75d62cef9" name="a1eb119c0190afe585d4831c75d62cef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb119c0190afe585d4831c75d62cef9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MIPIDIRDPIDIFF_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56f797372d83dfdfdf90639f559caab3" name="a56f797372d83dfdfdf90639f559caab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f797372d83dfdfdf90639f559caab3">&#9670;&nbsp;</a></span>MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Counter value in terms of low power clock to initialise the DSI Host IP (TINIT) that drives a stop state on the mipis D-PHY bus; DPHY Initialization period min 100 x B5s; Time out value is calculated by txclkesc and the count value is 7d0h(2000 in decimal) <br  />
 </p>

</div>
</div>
<a id="a147eced64a785d3ef873ec9242597826" name="a147eced64a785d3ef873ec9242597826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147eced64a785d3ef873ec9242597826">&#9670;&nbsp;</a></span>PBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PBITS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Polarity bits <br  />
 </p>

</div>
</div>
<a id="aab9902c5f5598222f4443d17c23b9cc2" name="aab9902c5f5598222f4443d17c23b9cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9902c5f5598222f4443d17c23b9cc2">&#9670;&nbsp;</a></span>PLLCNTVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PLLCNTVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Pll counter value in terms of low power clock. <br  />
 </p>

</div>
</div>
<a id="ae0bf14cda55d9ba3fbde66727d8e14df" name="ae0bf14cda55d9ba3fbde66727d8e14df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0bf14cda55d9ba3fbde66727d8e14df">&#9670;&nbsp;</a></span>PLLLOCKCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PLLLOCKCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000004C) The PLL counter value <br  />
 </p>

</div>
</div>
<a id="acec3b1748f02d591898e3856f8d54de5" name="acec3b1748f02d591898e3856f8d54de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec3b1748f02d591898e3856f8d54de5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PLLLOCKCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2955ad5ec7bfbfac4c045074fb8aa405" name="a2955ad5ec7bfbfac4c045074fb8aa405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2955ad5ec7bfbfac4c045074fb8aa405">&#9670;&nbsp;</a></span>POLARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t POLARITY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000060) Polarity Register <br  />
 </p>

</div>
</div>
<a id="a0bb3a4ce449fbaea4999311e43f6633c" name="a0bb3a4ce449fbaea4999311e43f6633c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb3a4ce449fbaea4999311e43f6633c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  POLARITY_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a813ecda67791e37a597ffc5ef1fe3135" name="a813ecda67791e37a597ffc5ef1fe3135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813ecda67791e37a597ffc5ef1fe3135">&#9670;&nbsp;</a></span>READY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t READY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Ready for programming after all count registers and timeout. <br  />
 </p>

</div>
</div>
<a id="a8b92c7c51b4d9dc7f59452b8c35d6570" name="a8b92c7c51b4d9dc7f59452b8c35d6570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b92c7c51b4d9dc7f59452b8c35d6570">&#9670;&nbsp;</a></span>REGNAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t REGNAME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Field description needed here. <br  />
 </p>

</div>
</div>
<a id="aa3e4fbe32cad58fba99ae8cc009fbb09" name="aa3e4fbe32cad58fba99ae8cc009fbb09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e4fbe32cad58fba99ae8cc009fbb09">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39e4b76754270689366aac0c8c2528b7" name="a39e4b76754270689366aac0c8c2528b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e4b76754270689366aac0c8c2528b7">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc655d63fe1861580d48349513dd84a4" name="afc655d63fe1861580d48349513dd84a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc655d63fe1861580d48349513dd84a4">&#9670;&nbsp;</a></span>RSTENBDFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RSTENBDFE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000074) This field provides the reset (enable) to the DFE <br  />
 </p>

</div>
</div>
<a id="a70115b6cf49004ebdfb0b3b1fd8a58c1" name="a70115b6cf49004ebdfb0b3b1fd8a58c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70115b6cf49004ebdfb0b3b1fd8a58c1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RSTENBDFE_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6191950b2313f58ba262cefd4f56991a" name="a6191950b2313f58ba262cefd4f56991a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6191950b2313f58ba262cefd4f56991a">&#9670;&nbsp;</a></span>RXCHECKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXCHECKSUM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] (RW1C) Set to 1 if the computed CRC differs from the received CRC value and is reported in the acknowledge packet by the display device <br  />
</p>
<p >[9..9] Rxchecksum error; Set to enable the interrupt for the computed CRC differs from the received CRC value in the acknowledgment packet reports <br  />
 </p>

</div>
</div>
<a id="ae59aedc79e5a5e21e051685cf77978a2" name="ae59aedc79e5a5e21e051685cf77978a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae59aedc79e5a5e21e051685cf77978a2">&#9670;&nbsp;</a></span>RXCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] (RW1C) Rx Contention; Set to 1 if contention detected in the display <br  />
 </p>

</div>
</div>
<a id="a5b926260ca83e4694c2a27876556dbf6" name="a5b926260ca83e4694c2a27876556dbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b926260ca83e4694c2a27876556dbf6">&#9670;&nbsp;</a></span>RXCONTENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXCONTENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] Detected Rx Contention Detected; Set to enable the interrupt for contention detected error in the acknowledgment packet reports <br  />
 </p>

</div>
</div>
<a id="a6f3d3f3b1ec7c52fa3bfe7a131db534c" name="a6f3d3f3b1ec7c52fa3bfe7a131db534c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f3d3f3b1ec7c52fa3bfe7a131db534c">&#9670;&nbsp;</a></span>RXDSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDSI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Rx DSI protocol violation; Set to enable DSI protocol violation error <br  />
 </p>

</div>
</div>
<a id="ad1e32c206fe06af40e05a1ee32649d90" name="ad1e32c206fe06af40e05a1ee32649d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e32c206fe06af40e05a1ee32649d90">&#9670;&nbsp;</a></span>RxDSIData</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RxDSIData</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] RxDSI data type not recognised; Set to enable the interrupt for the un recognised data type in the acknowledgment packet reports <br  />
 </p>

</div>
</div>
<a id="a3e878fbcad7345eed8be7e617141fb31" name="a3e878fbcad7345eed8be7e617141fb31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e878fbcad7345eed8be7e617141fb31">&#9670;&nbsp;</a></span>RxDSIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RxDSIDI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] (RW1C) RxDSI VC ID invalid; Set to 1 if the virtual channel ID is invalid by the display device is reported in the Acknowledge packet by the display device <br  />
 </p>

</div>
</div>
<a id="aa607c24e42d80fa1ff2c33225b43325b" name="aa607c24e42d80fa1ff2c33225b43325b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa607c24e42d80fa1ff2c33225b43325b">&#9670;&nbsp;</a></span>RxDSINR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RxDSINR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] (RW1C) RxDSI data type not recognised; Set to 1 if the data type is not recognised by the display device is reported in the Acknowledge packet by the display device <br  />
 </p>

</div>
</div>
<a id="a02e4c9462ebb00a6d72d88c5b7f7d1cd" name="a02e4c9462ebb00a6d72d88c5b7f7d1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02e4c9462ebb00a6d72d88c5b7f7d1cd">&#9670;&nbsp;</a></span>RXDSIPROT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDSIPROT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] (RW1C) Rx DSI protocol violation; Set if acknowledge short packet shows DSI protocol violation error <br  />
 </p>

</div>
</div>
<a id="a73f8da4f67605df3f28e92cc915f4c22" name="a73f8da4f67605df3f28e92cc915f4c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f8da4f67605df3f28e92cc915f4c22">&#9670;&nbsp;</a></span>RxDSIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RxDSIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] RxDSI VC ID invalid virtual channel; Set to enable the interrupt for invalid ID in the acknowledgment packet reports <br  />
 </p>

</div>
</div>
<a id="a53ffdc9f48dc6b8fbc4c18ac1d57c17a" name="a53ffdc9f48dc6b8fbc4c18ac1d57c17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ffdc9f48dc6b8fbc4c18ac1d57c17a">&#9670;&nbsp;</a></span>RxECCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RxECCM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] (RW1C) RxECC multibit error; Set to 1 if there is no ECC correction for the packet or there are more than 2 bit errors in the packet isreported in the Acknowledge packet by the display device <br  />
 </p>

</div>
</div>
<a id="a489711d1a479a8e0c2492192014505df" name="a489711d1a479a8e0c2492192014505df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a489711d1a479a8e0c2492192014505df">&#9670;&nbsp;</a></span>RXECCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXECCM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] RxECC multibit error; Set to enable the interrupt for no ECC correction for the packet or there are more than 2 bit errors reported in the acknowledgment packet <br  />
 </p>

</div>
</div>
<a id="a113f92c68f6e70d0486169a2d5778ee9" name="a113f92c68f6e70d0486169a2d5778ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113f92c68f6e70d0486169a2d5778ee9">&#9670;&nbsp;</a></span>RxECCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RxECCS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] (RW1C) RRxECC single bit error; Set to 1 if ECC syndrome was computed and corrected for one bit error is reported in the Acknowledge packet by the display device <br  />
 </p>

</div>
</div>
<a id="abb37a06e63f95333a8b15ebc134ed95a" name="abb37a06e63f95333a8b15ebc134ed95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb37a06e63f95333a8b15ebc134ed95a">&#9670;&nbsp;</a></span>RXECCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXECCS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] RxECC single bit error; Set to enable the interrupt for ECC syndrome computation and one bit error correction for the acknowledgment packet <br  />
 </p>

</div>
</div>
<a id="affaadf9c27ceef647324f6cc880fb8ec" name="affaadf9c27ceef647324f6cc880fb8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affaadf9c27ceef647324f6cc880fb8ec">&#9670;&nbsp;</a></span>RXEOTSYNCERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXEOTSYNCERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] (RW1C) Set to 1 if End of transmission synchronisation Error is reported in the acknowledgment packet by the display device <br  />
 </p>

</div>
</div>
<a id="a02f07dc2ab06341364c0f1ff5445712b" name="a02f07dc2ab06341364c0f1ff5445712b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f07dc2ab06341364c0f1ff5445712b">&#9670;&nbsp;</a></span>RXEOTSYNCRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXEOTSYNCRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] RxEot Sync Error l set to enable the interrupt for the end of transmission synchronisation Error in the acknowledgment packet reports <br  />
 </p>

</div>
</div>
<a id="a75a468b9bd27f4b0e4bd47b9ff9d5c72" name="a75a468b9bd27f4b0e4bd47b9ff9d5c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a468b9bd27f4b0e4bd47b9ff9d5c72">&#9670;&nbsp;</a></span>RXESCAPEMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXESCAPEMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] (RW1C) Entry Error; Set to 1 if Escape Mode Entry command is not understandable by the display device and is reported in the Acknowledge packet by the display device. <br  />
 </p>

</div>
</div>
<a id="a6aeee3a02ef53b0dcbe1686238e785a7" name="a6aeee3a02ef53b0dcbe1686238e785a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aeee3a02ef53b0dcbe1686238e785a7">&#9670;&nbsp;</a></span>RXESCPMDETRYERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXESCPMDETRYERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] RxEscape Mode Entry Error; Set to enable the interrupt for Escape Mode Entry command error in the acknowledgment packet reports <br  />
 </p>

</div>
</div>
<a id="af911b2910459ae7aefd3530ada645930" name="af911b2910459ae7aefd3530ada645930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af911b2910459ae7aefd3530ada645930">&#9670;&nbsp;</a></span>RXFALSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXFALSE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] RxFalse Control error; set to enable the interrupt for control error in the acknowledgment packet reports. <br  />
 </p>

</div>
</div>
<a id="a43cad3649100292cae4f91d4c3e30421" name="a43cad3649100292cae4f91d4c3e30421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43cad3649100292cae4f91d4c3e30421">&#9670;&nbsp;</a></span>RXFALSECNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXFALSECNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] (RW1C) RxFalse Control Error; Set to 1 if a control error is reported in the acknowledge packet by the display device <br  />
 </p>

</div>
</div>
<a id="a6ac59f67711af1bfe324581ce47b1c45" name="a6ac59f67711af1bfe324581ce47b1c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac59f67711af1bfe324581ce47b1c45">&#9670;&nbsp;</a></span>RXINV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXINV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Rx Invalid transmission count error; Set to enable acknowledge invalid transmission counterror <br  />
 </p>

</div>
</div>
<a id="a31bad8158db30975657af40684345c1a" name="a31bad8158db30975657af40684345c1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31bad8158db30975657af40684345c1a">&#9670;&nbsp;</a></span>RXINVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXINVALID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] (RW1C) Rx Invalid; Set if acknowledge short packet shows an invalid transmission count <br  />
 </p>

</div>
</div>
<a id="a50fcb8c69d3ecfc3488d29719ff252fd" name="a50fcb8c69d3ecfc3488d29719ff252fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50fcb8c69d3ecfc3488d29719ff252fd">&#9670;&nbsp;</a></span>RXLPTXSYNCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXLPTXSYNCERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] (RW1C) Rx LP tx sync error; Set to 1 if Low power transmission sync error occurs in the display device and is reported in the Acknowledge packet by the display device <br  />
</p>
<p >[4..4] Rx LP tx sync error; Set to enable the interrupt for Low power transmission sync error in the acknowledgment packet reports <br  />
 </p>

</div>
</div>
<a id="ab118aa8436bd6f8bfae122cbd6cc6d09" name="ab118aa8436bd6f8bfae122cbd6cc6d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab118aa8436bd6f8bfae122cbd6cc6d09">&#9670;&nbsp;</a></span>RXPERIPHERAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXPERIPHERAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] (RW1C) Rx Peripheral timeout Error; Set to 1 if the high speed receive timer value or LP Tx timer value are expired, display device is reported in the Acknowledge packet <br  />
 </p>

</div>
</div>
<a id="a70470551ca423781392cbf5b4706fea7" name="a70470551ca423781392cbf5b4706fea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70470551ca423781392cbf5b4706fea7">&#9670;&nbsp;</a></span>RXPERIPHRCVTOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXPERIPHRCVTOE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Peripheral receive timeout Error; Set to enable the interrupt for the high speed timeout Error or Lp tx timeout error in the acknowledgment packet reports <br  />
 </p>

</div>
</div>
<a id="a686b5af414577beafd635410634afb9d" name="a686b5af414577beafd635410634afb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686b5af414577beafd635410634afb9d">&#9670;&nbsp;</a></span>RXSOTERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXSOTERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] (RW1C) Set to 1 if a start of transmission sequence error is reported in the Acknowledge packet by the display device <br  />
</p>
<p >[0..0] RX start of transmission; set to enable the interrupt for start of transmission <br  />
 </p>

</div>
</div>
<a id="a4004c0c684b4d1b7c47fdb756d57934b" name="a4004c0c684b4d1b7c47fdb756d57934b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4004c0c684b4d1b7c47fdb756d57934b">&#9670;&nbsp;</a></span>RXSOTSYNCERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXSOTSYNCERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] (RW1C) Set to 1 if synchronisation error occurrence in the start of transmission sequence is reported in the acknowledge packet by the display device <br  />
</p>
<p >[1..1] RX start of transmission; Set to enable the interrupt for start of transmission synchronization error in the acknowledgement packet reports <br  />
 </p>

</div>
</div>
<a id="ad958a8f1692ed7036f893eae54ae74fb" name="ad958a8f1692ed7036f893eae54ae74fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad958a8f1692ed7036f893eae54ae74fb">&#9670;&nbsp;</a></span>SHUTDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHUTDOWN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Set to 1 to indicate a shut down short packet has to be packetised for the DPIs virtual channel <br  />
 </p>

</div>
</div>
<a id="a2208e188f06c973ee295d9d8b8246d81" name="a2208e188f06c973ee295d9d8b8246d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2208e188f06c973ee295d9d8b8246d81">&#9670;&nbsp;</a></span>SPECIALPACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SPECIALPACK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] (RW1C) Special packet command sent; Set to confirm the transmission of the DPI event specific commands set in the dpi control and dpi data <br  />
</p>
<p >[27..27] Special packet command sent; Set to enable the confirmation interrupt for transmitting DPI events set in the dpi data and dpi control registers <br  />
 </p>

</div>
</div>
<a id="a506e4d50a36da11cdb6a6403e9aac69f" name="a506e4d50a36da11cdb6a6403e9aac69f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506e4d50a36da11cdb6a6403e9aac69f">&#9670;&nbsp;</a></span>SUPCOLVIDMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SUPCOLVIDMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..7] Supported colour format for video mode. <br  />
 </p>

</div>
</div>
<a id="ac79d4d191159ed88f8915ef1369f796c" name="ac79d4d191159ed88f8915ef1369f796c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79d4d191159ed88f8915ef1369f796c">&#9670;&nbsp;</a></span>TIMOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TIMOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..0] If the counter expires, processor is interrupted with Turn_around_ack timeout interrupt; this specified period shall be longer then the maximum possible turnaround delay for the unit to which the turnaround request was sent, which is 23 clock cycles of txclkesc; any number greater than or equal to 23 is an acceptable number. <br  />
</p>
<p >[15..0] If the timer expires the DSI Host enters normal operation; This time out value is used while contention recovery procedure; the time out value is equal to a value longer than the specified time required to complete the reset sequence <br  />
 </p>

</div>
</div>
<a id="a171f37d9708d804901a33939dac4e11f" name="a171f37d9708d804901a33939dac4e11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171f37d9708d804901a33939dac4e11f">&#9670;&nbsp;</a></span>TOCHKRVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TOCHKRVS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..0] Timeout value to be checked for reverse communication. If the counter expires, processor is interrupted with LP_Rx_timeout interrupt.The timeout value is protocol specific. Time out value is calculated from txclkesc(50ns). <br  />
 </p>

</div>
</div>
<a id="abc3cd67939b38e8aeecee24b5f248ba9" name="abc3cd67939b38e8aeecee24b5f248ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3cd67939b38e8aeecee24b5f248ba9">&#9670;&nbsp;</a></span>TURNARNDACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TURNARNDACK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] (RW1C) Turn around acknowledge. Set if a turn around acknowledgement sequence is timeout not received from the display device <br  />
</p>
<p >[23..23] Set to enable turn around acknowledgement sequence timeout <br  />
 </p>

</div>
</div>
<a id="ace19ba5c19f847390ce123409e593be3" name="ace19ba5c19f847390ce123409e593be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace19ba5c19f847390ce123409e593be3">&#9670;&nbsp;</a></span>TURNARNDTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TURNARNDTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000018) Timeout value to be checked after the DSI host makes a trun around in the direction of transfers. <br  />
 </p>

</div>
</div>
<a id="ae18931fa4700507c39e61638b7675722" name="ae18931fa4700507c39e61638b7675722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18931fa4700507c39e61638b7675722">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TURNARNDTO_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad130aca5e627f7c55935a4d53f827a1f" name="ad130aca5e627f7c55935a4d53f827a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad130aca5e627f7c55935a4d53f827a1f">&#9670;&nbsp;</a></span>TURNON1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TURNON1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Set to 1 to indicate a Turn ON short packet has to be packetised for the DPIs virtual channel <br  />
 </p>

</div>
</div>
<a id="a18e96f2393297a3680bfd39eb2276133" name="a18e96f2393297a3680bfd39eb2276133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e96f2393297a3680bfd39eb2276133">&#9670;&nbsp;</a></span>TXCHCKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXCHCKSUM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Txchecksum error; Set to enable the interrupt if the computed CRC differs from the received CRC value for the received packets <br  />
 </p>

</div>
</div>
<a id="a85b654d513499c6c1d9daa66d9c34679" name="a85b654d513499c6c1d9daa66d9c34679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b654d513499c6c1d9daa66d9c34679">&#9670;&nbsp;</a></span>TXCHECKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXCHECKSUM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] (RW1C) Txchecksum error; Set to 1 if the computed CRC differs from the received CRC value during the reception of packets by Arasan_DSI host <br  />
 </p>

</div>
</div>
<a id="a0f12368ac51cbebaabac9760d2cd26c6" name="a0f12368ac51cbebaabac9760d2cd26c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f12368ac51cbebaabac9760d2cd26c6">&#9670;&nbsp;</a></span>TxDSID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TxDSID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] TxDSI data type not recognised; Set to enable the interrupt if the received packets data type is not recognised <br  />
 </p>

</div>
</div>
<a id="a69fdd80618d18fc11b9ab4c1d9141956" name="a69fdd80618d18fc11b9ab4c1d9141956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69fdd80618d18fc11b9ab4c1d9141956">&#9670;&nbsp;</a></span>TxDSII</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TxDSII</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] (RW1C) TxDSI VC ID invalid; Set to 1 if the received virtual channel ID is invalid <br  />
 </p>

</div>
</div>
<a id="a2e2c786cf0f41d6ec94af3ff4d6e2c4d" name="a2e2c786cf0f41d6ec94af3ff4d6e2c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2c786cf0f41d6ec94af3ff4d6e2c4d">&#9670;&nbsp;</a></span>TxDSIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TxDSIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] (RW1C) TxDSI data type not recognised; Set to 1 if the received data type is not recognised <br  />
 </p>

</div>
</div>
<a id="ac63a703fe8d468b8d9577be790bd720f" name="ac63a703fe8d468b8d9577be790bd720f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63a703fe8d468b8d9577be790bd720f">&#9670;&nbsp;</a></span>TxDSIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TxDSIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] TxDSI VC ID invalid; Set to enable the interrupt if the received packets virtual channel ID is invalid <br  />
 </p>

</div>
</div>
<a id="a47893672d1f9f81d1c496163e5a840cb" name="a47893672d1f9f81d1c496163e5a840cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47893672d1f9f81d1c496163e5a840cb">&#9670;&nbsp;</a></span>TXECCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXECCM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] (RW1C) Set to 1 if there is no ECC correction for the packet or there are more than 2 bit errors in the packet received by Arasan_DSI_host. <br  />
 </p>

</div>
</div>
<a id="a61b95ec38d4b6a7630edc2aa11b119d5" name="a61b95ec38d4b6a7630edc2aa11b119d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61b95ec38d4b6a7630edc2aa11b119d5">&#9670;&nbsp;</a></span>TxECCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TxECCM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] TxECC multibit; Set to enable the interrupt if there is no ECC correction for the packet or there are more than 2 bit errors in the packet received by Arasan DSI host <br  />
 </p>

</div>
</div>
<a id="ac4e9cdf8802759808cd0bcb812b5eb3a" name="ac4e9cdf8802759808cd0bcb812b5eb3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4e9cdf8802759808cd0bcb812b5eb3a">&#9670;&nbsp;</a></span>TXECCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXECCS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] (RW1C) Set to 1 if ECC syndrome was computed and is corrected for one bit error during the reception of packets by the Arasan_DSI_host. <br  />
 </p>

</div>
</div>
<a id="a17eb6894b5b9c0ba1ecd8834e3c1ba23" name="a17eb6894b5b9c0ba1ecd8834e3c1ba23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17eb6894b5b9c0ba1ecd8834e3c1ba23">&#9670;&nbsp;</a></span>TxECCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TxECCS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] TxECC single bit; Set to enable the interrupt if ECC syndrome was computed and is corrected for one bit error during the reception of packets by the Arasan DSI Host <br  />
 </p>

</div>
</div>
<a id="a315e0685188aae55152a3d42ed6147a4" name="a315e0685188aae55152a3d42ed6147a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a315e0685188aae55152a3d42ed6147a4">&#9670;&nbsp;</a></span>TXFALSECNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXFALSECNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] (RW1C) TxFalse Control Error; Set to 1 if a control error is observed on the lanes by the Arasan_DSI_host <br  />
 </p>

</div>
</div>
<a id="ac2bbb6172e5dd726174527a378d96ac3" name="ac2bbb6172e5dd726174527a378d96ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2bbb6172e5dd726174527a378d96ac3">&#9670;&nbsp;</a></span>TxFalseCntrl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TxFalseCntrl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] TxFalse Control; Set to enable the interrupt for the control error observed on the lanes by the Arasan_DSI_host <br  />
 </p>

</div>
</div>
<a id="a7ffeed911411438f4d84686cc60ee232" name="a7ffeed911411438f4d84686cc60ee232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffeed911411438f4d84686cc60ee232">&#9670;&nbsp;</a></span>ULPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ULPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..1] ULPS field of the DEVICEREADY register. <br  />
 </p>

</div>
</div>
<a id="a07df99de33ed05037e801df0b1c66a74" name="a07df99de33ed05037e801df0b1c66a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07df99de33ed05037e801df0b1c66a74">&#9670;&nbsp;</a></span>VALBYTECLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VALBYTECLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] The value programmed in this register is equal to the number of byte clocks occupied in one low power clock; this value is based on the byte clock (txbyteclkhs) and low power clock frequency (txclkesc) <br  />
 </p>

</div>
</div>
<a id="aec32444e869412939054b9d9755141d1" name="aec32444e869412939054b9d9755141d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec32444e869412939054b9d9755141d1">&#9670;&nbsp;</a></span>VBPSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VBPSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Shows the vertical back porch value in terms of lines. Min value - 1; Max value - any 12 bit value greater than 1 based on DPI resolution <br  />
 </p>

</div>
</div>
<a id="a1df058bfe1640f7119a2ed3ea6cf3d1e" name="a1df058bfe1640f7119a2ed3ea6cf3d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df058bfe1640f7119a2ed3ea6cf3d1e">&#9670;&nbsp;</a></span>VERTBKPORCHCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VERTBKPORCHCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000003C) Shows the vertical back porch value <br  />
 </p>

</div>
</div>
<a id="a7877588b263840dc71a40521ca91136c" name="a7877588b263840dc71a40521ca91136c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7877588b263840dc71a40521ca91136c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  VERTBKPORCHCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70698f4c4c1c7c5fc3ee8ac54e23c636" name="a70698f4c4c1c7c5fc3ee8ac54e23c636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70698f4c4c1c7c5fc3ee8ac54e23c636">&#9670;&nbsp;</a></span>VERTFPORCHCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VERTFPORCHCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000040) Shows the vertical front porch value <br  />
 </p>

</div>
</div>
<a id="a16af36f3008ba0a68602f81142da0637" name="a16af36f3008ba0a68602f81142da0637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16af36f3008ba0a68602f81142da0637">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  VERTFPORCHCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cd4b956fb56b7d910bc99072c028094" name="a3cd4b956fb56b7d910bc99072c028094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cd4b956fb56b7d910bc99072c028094">&#9670;&nbsp;</a></span>VFPSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VFPSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Shows the vertical front porch value in terms of lines. Min value - 1; Max value - any 12 bit value greater than 1 based on DPI resolution <br  />
 </p>

</div>
</div>
<a id="a6514927a06cd86dbb25b4209898ae82f" name="a6514927a06cd86dbb25b4209898ae82f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6514927a06cd86dbb25b4209898ae82f">&#9670;&nbsp;</a></span>VIDEMDFMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VIDEMDFMT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] Sets the Video mode format (packet sequence) to be supported in DSI; in Non Burst Mode, in addition to programming this register the horizontal active area count register value should also be programmed equal to RGB word count value; in Burst Mode, in addition to programming this register the horizontal active area count register value should also be programmed greater than the RGB word count value, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto <br  />
 </p>

</div>
</div>
<a id="a89294d5924e585b7c19c942551cc495f" name="a89294d5924e585b7c19c942551cc495f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89294d5924e585b7c19c942551cc495f">&#9670;&nbsp;</a></span>VIDEOMODEFMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VIDEOMODEFMT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000058) Sets the Video mode format (packet sequence) to be supported in DSI. <br  />
 </p>

</div>
</div>
<a id="a2e1b8ca1f3f5c1ba08d511933684781c" name="a2e1b8ca1f3f5c1ba08d511933684781c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e1b8ca1f3f5c1ba08d511933684781c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  VIDEOMODEFMT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10e0e489b42be807be6083c0f19ab47e" name="a10e0e489b42be807be6083c0f19ab47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e0e489b42be807be6083c0f19ab47e">&#9670;&nbsp;</a></span>VSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Shows the vertical sync value in terms of lines. Min value - 2 Max value - any 12 bit value greater than 2 based on DPI resolution <br  />
 </p>

</div>
</div>
<a id="a93b28a3c7cfb2b4e7bf86404aaf1dada" name="a93b28a3c7cfb2b4e7bf86404aaf1dada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b28a3c7cfb2b4e7bf86404aaf1dada">&#9670;&nbsp;</a></span>VSYNCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VSYNCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000038) Shows the vertical sync value <br  />
 </p>

</div>
</div>
<a id="ab2ae3c4b6fad674abd6192b7d41cde50" name="ab2ae3c4b6fad674abd6192b7d41cde50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2ae3c4b6fad674abd6192b7d41cde50">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  VSYNCCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_d_s_i___type.html">DSI_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
