// Seed: 1507185967
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output tri0 id_5,
    output wand id_6,
    input uwire id_7,
    input tri1 id_8
);
  string id_10;
  assign id_10 = 1 - (-1) ? id_7 : "";
endmodule
module module_1 #(
    parameter id_3 = 32'd87
) (
    output tri0 id_0,
    input  wire id_1
);
  logic [7:0][1] _id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
  logic   id_4;
  integer id_5;
  ;
  logic id_6 [id_3 : -1];
  logic id_7;
  reg   id_8;
  for (id_9 = id_8; 1; id_6 = id_9) wire id_10;
  ;
  assign id_8 = (id_3);
  id_11 :
  assert property (@(id_6 or id_3 or negedge (1'b0) or id_11) id_3 - (-1'b0 & id_5["" :-1]))
    @(negedge id_1 or negedge 1) id_8 <= id_8;
  wire id_12, id_13;
endmodule
