
*** Running vivado
    with args -log design_1_fft_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fft_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
source design_1_fft_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.969 ; gain = 160.387
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/project_files/Vivado_Zynq/ip_repo/fft_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_fft_0_0
Command: synth_design -top design_1_fft_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7052

*** Running vivado
    with args -log design_1_fft_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fft_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
source design_1_fft_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.246 ; gain = 159.582
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/project_files/Vivado_Zynq/ip_repo/fft_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_fft_0_0
Command: synth_design -top design_1_fft_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15968
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2318.086 ; gain = 410.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fft_0_0' [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ip/design_1_fft_0_0/synth/design_1_fft_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fft_v1_0' [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/hdl/fft_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_v1_0_S00_AXI' [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/hdl/fft_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_n16_top' [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/fft_n16_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_n16' [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/fft_n16.v:4]
INFO: [Synth 8-6157] synthesizing module 'butterfly_n8' [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/butterfly_n8.v:4]
INFO: [Synth 8-6157] synthesizing module 'butterfly_n2' [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/butterfly_n2.v:4]
INFO: [Synth 8-6157] synthesizing module 'twiddle' [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/twiddle.v:4]
INFO: [Synth 8-6155] done synthesizing module 'twiddle' (0#1) [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/twiddle.v:4]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_n2' (0#1) [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/butterfly_n2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_n8' (0#1) [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/butterfly_n8.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/fft_n16.v:37]
INFO: [Synth 8-6155] done synthesizing module 'fft_n16' (0#1) [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/fft_n16.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_n16_top' (0#1) [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/fft_n16_top.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_v1_0_S00_AXI' (0#1) [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/hdl/fft_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_v1_0' (0#1) [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/hdl/fft_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fft_0_0' (0#1) [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ip/design_1_fft_0_0/synth/design_1_fft_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module fft_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module fft_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module fft_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module fft_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module fft_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module fft_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2425.418 ; gain = 517.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.324 ; gain = 535.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.324 ; gain = 535.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2443.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2556.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2556.184 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_reg' in module 'fft_n16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE4 |                             0110 |                             0110
                 iSTATE3 |                             0111 |                             0111
                 iSTATE5 |                             1000 |                             1000
                 iSTATE6 |                             1001 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg' using encoding 'sequential' in module 'fft_n16'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 16    
	   3 Input   17 Bit       Adders := 8     
	   3 Input   16 Bit       Adders := 4     
	   4 Input   16 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 19    
	               16 Bit    Registers := 68    
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 32    
	   2 Input   16 Bit        Muxes := 44    
	  10 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 25    
	  10 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'bf_n2_inst0/twiddle_inst/r_reg' and it is trimmed from '32' to '31' bits. [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/twiddle.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'bf_n2_inst0/twiddle_inst/p_tmp_reg' and it is trimmed from '32' to '29' bits. [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/twiddle.v:17]
WARNING: [Synth 8-3936] Found unconnected internal register 'bf_n2_inst1/twiddle_inst/r_reg' and it is trimmed from '32' to '31' bits. [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/twiddle.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'bf_n2_inst1/twiddle_inst/p_tmp_reg' and it is trimmed from '32' to '29' bits. [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/twiddle.v:17]
WARNING: [Synth 8-3936] Found unconnected internal register 'bf_n2_inst2/twiddle_inst/r_reg' and it is trimmed from '32' to '31' bits. [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/twiddle.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'bf_n2_inst2/twiddle_inst/p_tmp_reg' and it is trimmed from '32' to '29' bits. [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/twiddle.v:17]
WARNING: [Synth 8-3936] Found unconnected internal register 'bf_n2_inst3/twiddle_inst/r_reg' and it is trimmed from '32' to '31' bits. [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/twiddle.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'bf_n2_inst3/twiddle_inst/p_tmp_reg' and it is trimmed from '32' to '29' bits. [c:/project_files/Vivado_Zynq/fft_pj/fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src/twiddle.v:17]
DSP Report: Generating DSP bf_n2_inst0/twiddle_inst/r_reg, operation Mode is: (A*B)'.
DSP Report: register bf_n2_inst0/twiddle_inst/r_reg is absorbed into DSP bf_n2_inst0/twiddle_inst/r_reg.
DSP Report: operator bf_n2_inst0/twiddle_inst/mult_return0 is absorbed into DSP bf_n2_inst0/twiddle_inst/r_reg.
DSP Report: Generating DSP bf_n2_inst0/twiddle_inst/mult_return0, operation Mode is: A*B.
DSP Report: operator bf_n2_inst0/twiddle_inst/mult_return0 is absorbed into DSP bf_n2_inst0/twiddle_inst/mult_return0.
DSP Report: Generating DSP bf_n2_inst0/twiddle_inst/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register bf_n2_inst0/twiddle_inst/p_tmp_reg is absorbed into DSP bf_n2_inst0/twiddle_inst/p_tmp_reg.
DSP Report: operator bf_n2_inst0/twiddle_inst/p_tmp0 is absorbed into DSP bf_n2_inst0/twiddle_inst/p_tmp_reg.
DSP Report: Generating DSP bf_n2_inst1/twiddle_inst/r_reg, operation Mode is: (A*B)'.
DSP Report: register bf_n2_inst1/twiddle_inst/r_reg is absorbed into DSP bf_n2_inst1/twiddle_inst/r_reg.
DSP Report: operator bf_n2_inst1/twiddle_inst/mult_return0 is absorbed into DSP bf_n2_inst1/twiddle_inst/r_reg.
DSP Report: Generating DSP bf_n2_inst1/twiddle_inst/mult_return0, operation Mode is: A*B.
DSP Report: operator bf_n2_inst1/twiddle_inst/mult_return0 is absorbed into DSP bf_n2_inst1/twiddle_inst/mult_return0.
DSP Report: Generating DSP bf_n2_inst1/twiddle_inst/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register bf_n2_inst1/twiddle_inst/p_tmp_reg is absorbed into DSP bf_n2_inst1/twiddle_inst/p_tmp_reg.
DSP Report: operator bf_n2_inst1/twiddle_inst/p_tmp0 is absorbed into DSP bf_n2_inst1/twiddle_inst/p_tmp_reg.
DSP Report: Generating DSP bf_n2_inst2/twiddle_inst/r_reg, operation Mode is: (A*B)'.
DSP Report: register bf_n2_inst2/twiddle_inst/r_reg is absorbed into DSP bf_n2_inst2/twiddle_inst/r_reg.
DSP Report: operator bf_n2_inst2/twiddle_inst/mult_return0 is absorbed into DSP bf_n2_inst2/twiddle_inst/r_reg.
DSP Report: Generating DSP bf_n2_inst2/twiddle_inst/mult_return0, operation Mode is: A*B.
DSP Report: operator bf_n2_inst2/twiddle_inst/mult_return0 is absorbed into DSP bf_n2_inst2/twiddle_inst/mult_return0.
DSP Report: Generating DSP bf_n2_inst2/twiddle_inst/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register bf_n2_inst2/twiddle_inst/p_tmp_reg is absorbed into DSP bf_n2_inst2/twiddle_inst/p_tmp_reg.
DSP Report: operator bf_n2_inst2/twiddle_inst/p_tmp0 is absorbed into DSP bf_n2_inst2/twiddle_inst/p_tmp_reg.
DSP Report: Generating DSP bf_n2_inst3/twiddle_inst/r_reg, operation Mode is: (A*B)'.
DSP Report: register bf_n2_inst3/twiddle_inst/r_reg is absorbed into DSP bf_n2_inst3/twiddle_inst/r_reg.
DSP Report: operator bf_n2_inst3/twiddle_inst/mult_return0 is absorbed into DSP bf_n2_inst3/twiddle_inst/r_reg.
DSP Report: Generating DSP bf_n2_inst3/twiddle_inst/mult_return0, operation Mode is: A*B.
DSP Report: operator bf_n2_inst3/twiddle_inst/mult_return0 is absorbed into DSP bf_n2_inst3/twiddle_inst/mult_return0.
DSP Report: Generating DSP bf_n2_inst3/twiddle_inst/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register bf_n2_inst3/twiddle_inst/p_tmp_reg is absorbed into DSP bf_n2_inst3/twiddle_inst/p_tmp_reg.
DSP Report: operator bf_n2_inst3/twiddle_inst/p_tmp0 is absorbed into DSP bf_n2_inst3/twiddle_inst/p_tmp_reg.
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_fft_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_fft_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_fft_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_fft_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_fft_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_fft_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|twiddle     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|twiddle     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|twiddle     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|twiddle     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|twiddle     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|twiddle     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|twiddle     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|twiddle     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|twiddle     | (A*B)'      | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|twiddle     | (A*B)'      | 30     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|twiddle     | (A*B)'      | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|twiddle     | (A*B)'      | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|twiddle     | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|twiddle     | (A*B)'      | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|twiddle     | (A*B)'      | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|twiddle     | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|twiddle     | (A*B)'      | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|twiddle     | (A*B)'      | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|twiddle     | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|twiddle     | (A*B)'      | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   146|
|2     |DSP48E1 |    12|
|4     |LUT1    |     5|
|5     |LUT2    |    81|
|6     |LUT3    |   201|
|7     |LUT4    |   162|
|8     |LUT5    |   681|
|9     |LUT6    |   703|
|10    |MUXF7   |    64|
|11    |MUXF8   |    32|
|12    |FDRE    |  1688|
|13    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2556.184 ; gain = 648.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 2556.184 ; gain = 535.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2556.184 ; gain = 648.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2556.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2556.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e02d46ef
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 2556.184 ; gain = 1054.188
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-191]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-91]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-35]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-78]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-314]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-102]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-164]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-127]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-3]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Common 17-14]}  -suppress '. The existing rule will be replaced.
INFO: [Common 17-1381] The checkpoint 'C:/project_files/Vivado_Zynq/fft_pj/fft_pj.runs/design_1_fft_0_0_synth_1/design_1_fft_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fft_0_0, cache-ID = 081c7ce3079af3d1
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/project_files/Vivado_Zynq/fft_pj/fft_pj.runs/design_1_fft_0_0_synth_1/design_1_fft_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fft_0_0_utilization_synth.rpt -pb design_1_fft_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 19:54:56 2024...
