Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov  7 13:12:48 2025
| Host         : DESKTOP-E4COIK2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file router_bd_wrapper_timing_summary_routed.rpt -pb router_bd_wrapper_timing_summary_routed.pb -rpx router_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : router_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.839        0.000                      0                 2077        0.030        0.000                      0                 2077        3.020        0.000                       0                   877  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.839        0.000                      0                 2077        0.030        0.000                      0                 2077        3.020        0.000                       0                   877  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.708ns (38.161%)  route 4.388ns (61.839%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.649     5.723    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     6.179 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/Q
                         net (fo=6, routed)           0.980     7.159    router_bd_i/bench_axi_0/inst/u_bench/t3[3]
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.283 r  router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.283    router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.833 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.061 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.061    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.175 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.457     9.632    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.756 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_16/O
                         net (fo=2, routed)           0.827    10.583    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[1]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.707 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.707    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.220 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.220    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.337    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.571 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.124    12.695    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.124    12.819 r  router_bd_i/bench_axi_0/inst/u_bench/winner_code[0]_i_1/O
                         net (fo=1, routed)           0.000    12.819    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx[0]
    SLICE_X41Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.477    13.241    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X41Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]/C
                         clock pessimism              0.423    13.665    
                         clock uncertainty           -0.035    13.629    
    SLICE_X41Y89         FDRE (Setup_fdre_C_D)        0.029    13.658    router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 2.734ns (38.387%)  route 4.388ns (61.613%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.649     5.723    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     6.179 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/Q
                         net (fo=6, routed)           0.980     7.159    router_bd_i/bench_axi_0/inst/u_bench/t3[3]
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.283 r  router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.283    router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.833 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.061 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.061    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.175 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.457     9.632    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.756 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_16/O
                         net (fo=2, routed)           0.827    10.583    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[1]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.707 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.707    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.220 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.220    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.337    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.571 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.124    12.695    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I0_O)        0.150    12.845 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[2]_i_1/O
                         net (fo=1, routed)           0.000    12.845    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[2]_i_1_n_0
    SLICE_X41Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.477    13.241    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X41Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/C
                         clock pessimism              0.423    13.665    
                         clock uncertainty           -0.035    13.629    
    SLICE_X41Y89         FDRE (Setup_fdre_C_D)        0.075    13.704    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -12.845    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 2.708ns (38.742%)  route 4.282ns (61.258%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.649     5.723    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     6.179 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/Q
                         net (fo=6, routed)           0.980     7.159    router_bd_i/bench_axi_0/inst/u_bench/t3[3]
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.283 r  router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.283    router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.833 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.061 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.061    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.175 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.457     9.632    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.756 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_16/O
                         net (fo=2, routed)           0.827    10.583    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[1]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.707 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.707    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.220 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.220    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.337    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.571 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.017    12.588    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.124    12.712 r  router_bd_i/bench_axi_0/inst/u_bench/winner_code[1]_i_1/O
                         net (fo=1, routed)           0.000    12.712    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx[1]
    SLICE_X41Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.478    13.242    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X41Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]/C
                         clock pessimism              0.423    13.666    
                         clock uncertainty           -0.035    13.630    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.029    13.659    router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 2.702ns (38.690%)  route 4.282ns (61.310%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.649     5.723    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     6.179 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/Q
                         net (fo=6, routed)           0.980     7.159    router_bd_i/bench_axi_0/inst/u_bench/t3[3]
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.283 r  router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.283    router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.833 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.061 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.061    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.175 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.457     9.632    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.756 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_16/O
                         net (fo=2, routed)           0.827    10.583    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[1]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.707 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.707    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.220 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.220    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.337    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.571 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.017    12.588    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X41Y91         LUT4 (Prop_lut4_I0_O)        0.118    12.706 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[1]_i_1/O
                         net (fo=1, routed)           0.000    12.706    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[1]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.478    13.242    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X41Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/C
                         clock pessimism              0.423    13.666    
                         clock uncertainty           -0.035    13.630    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.075    13.705    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.708ns (39.327%)  route 4.178ns (60.673%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.649     5.723    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     6.179 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/Q
                         net (fo=6, routed)           0.980     7.159    router_bd_i/bench_axi_0/inst/u_bench/t3[3]
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.283 r  router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.283    router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.833 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.061 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.061    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.175 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.457     9.632    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.756 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_16/O
                         net (fo=2, routed)           0.827    10.583    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[1]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.707 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.707    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.220 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.220    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.337    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.571 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           0.913    12.484    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.124    12.608 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[3]_i_2/O
                         net (fo=1, routed)           0.000    12.608    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[3]_i_2_n_0
    SLICE_X41Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.478    13.242    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X41Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/C
                         clock pessimism              0.423    13.666    
                         clock uncertainty           -0.035    13.630    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.031    13.661    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 2.584ns (44.183%)  route 3.264ns (55.817%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 13.243 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.649     5.723    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456     6.179 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][3]/Q
                         net (fo=6, routed)           0.980     7.159    router_bd_i/bench_axi_0/inst/u_bench/t3[3]
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.283 r  router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.283    router_bd_i/bench_axi_0/inst/u_bench/i__carry_i_7_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.833 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.061 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.061    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.175 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.457     9.632    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.756 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_16/O
                         net (fo=2, routed)           0.827    10.583    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[1]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.707 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.707    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_i_8_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.220 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.220    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.337 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.337    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.454 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.454    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.571 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           0.000    11.571    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X42Y94         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.479    13.243    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y94         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/C
                         clock pessimism              0.423    13.667    
                         clock uncertainty           -0.035    13.631    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.186    13.817    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 2.747ns (48.031%)  route 2.972ns (51.969%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 13.244 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.649     5.723    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][2]/Q
                         net (fo=9, routed)           0.987     7.228    router_bd_i/bench_axi_0/inst/u_bench/t2[2]
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.124     7.352 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_8/O
                         net (fo=3, routed)           0.825     8.177    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_8_n_0
    SLICE_X43Y88         LUT5 (Prop_lut5_I4_O)        0.152     8.329 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_2/O
                         net (fo=1, routed)           0.335     8.664    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_2_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     9.270 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.270    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.384    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__0_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.498    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.612    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.726    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__3_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.840    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__4_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.954    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__5_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.288 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__6/O[1]
                         net (fo=1, routed)           0.825    11.113    router_bd_i/bench_axi_0/inst/u_bench/in17[29]
    SLICE_X42Y97         LUT3 (Prop_lut3_I2_O)        0.329    11.442 r  router_bd_i/bench_axi_0/inst/u_bench/t_total[29]_i_1/O
                         net (fo=1, routed)           0.000    11.442    router_bd_i/bench_axi_0/inst/u_bench/t_total0_in[29]
    SLICE_X42Y97         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.480    13.244    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y97         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[29]/C
                         clock pessimism              0.423    13.668    
                         clock uncertainty           -0.035    13.632    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.118    13.750    router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[29]
  -------------------------------------------------------------------
                         required time                         13.750    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.211ns (21.848%)  route 4.332ns (78.152%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 13.243 - 8.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.692     5.766    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y84         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.419     6.185 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=9, routed)           1.061     7.246    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X32Y84         LUT3 (Prop_lut3_I0_O)        0.296     7.542 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=4, routed)           0.450     7.991    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.115 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[3]_INST_0/O
                         net (fo=99, routed)          1.771     9.887    router_bd_i/bench_axi_0/inst/u_bench/s_axi_araddr[1]
    SLICE_X38Y95         LUT6 (Prop_lut6_I0_O)        0.124    10.011 r  router_bd_i/bench_axi_0/inst/u_bench/s_axi_rdata[24]_i_3/O
                         net (fo=1, routed)           0.603    10.614    router_bd_i/bench_axi_0/inst/u_bench/s_axi_rdata[24]_i_3_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.738 r  router_bd_i/bench_axi_0/inst/u_bench/s_axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.447    11.185    router_bd_i/bench_axi_0/inst/u_bench/s_axi_rdata[24]_i_2_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.309 r  router_bd_i/bench_axi_0/inst/u_bench/s_axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    11.309    router_bd_i/bench_axi_0/inst/s_axi_rdata_1[24]
    SLICE_X36Y96         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.479    13.243    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[24]/C
                         clock pessimism              0.423    13.667    
                         clock uncertainty           -0.035    13.631    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.077    13.708    router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -11.309    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 2.729ns (48.619%)  route 2.884ns (51.381%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 13.244 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.649     5.723    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][2]/Q
                         net (fo=9, routed)           0.987     7.228    router_bd_i/bench_axi_0/inst/u_bench/t2[2]
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.124     7.352 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_8/O
                         net (fo=3, routed)           0.825     8.177    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_8_n_0
    SLICE_X43Y88         LUT5 (Prop_lut5_I4_O)        0.152     8.329 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_2/O
                         net (fo=1, routed)           0.335     8.664    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_2_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     9.270 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.270    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.384    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__0_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.498    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.612    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.726    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__3_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.840    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__4_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.954    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__5_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.267 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__6/O[3]
                         net (fo=1, routed)           0.737    11.004    router_bd_i/bench_axi_0/inst/u_bench/in17[31]
    SLICE_X42Y97         LUT3 (Prop_lut3_I2_O)        0.332    11.336 r  router_bd_i/bench_axi_0/inst/u_bench/t_total[31]_i_2/O
                         net (fo=1, routed)           0.000    11.336    router_bd_i/bench_axi_0/inst/u_bench/t_total0_in[31]
    SLICE_X42Y97         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.480    13.244    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y97         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[31]/C
                         clock pessimism              0.423    13.668    
                         clock uncertainty           -0.035    13.632    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.118    13.750    router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[31]
  -------------------------------------------------------------------
                         required time                         13.750    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 2.617ns (47.095%)  route 2.940ns (52.905%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 13.243 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.649     5.723    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][2]/Q
                         net (fo=9, routed)           0.987     7.228    router_bd_i/bench_axi_0/inst/u_bench/t2[2]
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.124     7.352 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_8/O
                         net (fo=3, routed)           0.825     8.177    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_8_n_0
    SLICE_X43Y88         LUT5 (Prop_lut5_I4_O)        0.152     8.329 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_2/O
                         net (fo=1, routed)           0.335     8.664    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_i_2_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     9.270 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.270    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.384    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__0_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.498    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.612    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__2_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.726    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__3_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.840    router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__4_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.153 r  router_bd_i/bench_axi_0/inst/u_bench/t_total0__2_carry__5/O[3]
                         net (fo=1, routed)           0.793    10.946    router_bd_i/bench_axi_0/inst/u_bench/in17[27]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.334    11.280 r  router_bd_i/bench_axi_0/inst/u_bench/t_total[27]_i_1/O
                         net (fo=1, routed)           0.000    11.280    router_bd_i/bench_axi_0/inst/u_bench/t_total0_in[27]
    SLICE_X40Y95         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.479    13.243    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[27]/C
                         clock pessimism              0.423    13.667    
                         clock uncertainty           -0.035    13.631    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.075    13.706    router_bd_i/bench_axi_0/inst/u_bench/t_total_reg[27]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  2.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.312%)  route 0.177ns (55.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.659     1.746    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.177     2.064    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.844     2.186    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.261     1.925    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.033    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.170%)  route 0.178ns (55.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.659     1.746    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.178     2.065    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.844     2.186    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.261     1.925    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.019    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.029%)  route 0.211ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.659     1.746    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.211     2.098    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y98         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.845     2.187    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.261     1.926    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.041    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.555     1.641    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.134     1.916    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.824     2.166    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.490     1.676    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.859    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.779%)  route 0.223ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.659     1.746    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.223     2.109    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y98         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.845     2.187    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.261     1.926    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.043    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.556     1.642    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.134     1.940    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y96         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.825     2.167    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.490     1.677    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.860    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.576     1.662    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.128     1.790 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.120     1.910    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y93         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.843     2.185    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.490     1.695    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.824    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.555     1.641    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X37Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.168     1.950    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y91         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.824     2.166    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.490     1.676    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.859    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.554     1.640    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X37Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.170     1.951    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y89         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.823     2.165    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.490     1.675    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.858    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.556     1.642    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X37Y96         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.170     1.953    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X34Y95         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.825     2.167    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.490     1.677    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.860    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X28Y88    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y93    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y93    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X28Y88    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X28Y88    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X28Y88    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X28Y93    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X30Y93    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X30Y93    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y92    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y92    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y92    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y92    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.605ns  (logic 4.214ns (43.879%)  route 5.390ns (56.121%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.651     5.725    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     6.243 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=11, routed)          1.136     7.378    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  router_bd_i/bench_axi_0/inst/u_bench/led[2]_INST_0/O
                         net (fo=1, routed)           4.254    11.757    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    15.329 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.329    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.405ns  (logic 4.223ns (44.900%)  route 5.182ns (55.100%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.651     5.725    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     6.243 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=11, routed)          1.138     7.381    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.505 r  router_bd_i/bench_axi_0/inst/u_bench/led[3]_INST_0/O
                         net (fo=1, routed)           4.044    11.549    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    15.130 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.130    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.051ns  (logic 4.248ns (46.933%)  route 4.803ns (53.067%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.649     5.723    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X41Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.419     6.142 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/Q
                         net (fo=2, routed)           0.826     6.968    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[2]
    SLICE_X39Y90         LUT2 (Prop_lut2_I1_O)        0.299     7.267 r  router_bd_i/bench_axi_0/inst/u_bench/led[0]_INST_0/O
                         net (fo=1, routed)           3.977    11.244    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    14.773 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.773    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.883ns  (logic 4.199ns (47.277%)  route 4.683ns (52.723%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.651     5.725    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     6.243 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=11, routed)          0.775     7.017    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.141 r  router_bd_i/bench_axi_0/inst/u_bench/led[1]_INST_0/O
                         net (fo=1, routed)           3.908    11.050    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    14.607 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.607    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.153ns  (logic 1.444ns (45.803%)  route 1.709ns (54.197%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.555     1.641    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X41Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/Q
                         net (fo=2, routed)           0.273     2.055    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[3]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     2.100 r  router_bd_i/bench_axi_0/inst/u_bench/led[1]_INST_0/O
                         net (fo=1, routed)           1.435     3.536    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.794 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.794    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.157ns  (logic 1.440ns (45.606%)  route 1.717ns (54.394%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.555     1.641    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=11, routed)          0.241     2.046    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.045     2.091 r  router_bd_i/bench_axi_0/inst/u_bench/led[0]_INST_0/O
                         net (fo=1, routed)           1.476     3.567    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.798 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.798    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.342ns  (logic 1.490ns (44.594%)  route 1.852ns (55.406%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.556     1.642    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y94         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/Q
                         net (fo=2, routed)           0.359     2.165    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[0]
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.210 r  router_bd_i/bench_axi_0/inst/u_bench/led[3]_INST_0/O
                         net (fo=1, routed)           1.493     3.703    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     4.984 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.984    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.380ns  (logic 1.500ns (44.378%)  route 1.880ns (55.622%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.555     1.641    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X41Y91         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.128     1.769 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/Q
                         net (fo=2, routed)           0.354     2.123    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[1]
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.099     2.222 r  router_bd_i/bench_axi_0/inst/u_bench/led[2]_INST_0/O
                         net (fo=1, routed)           1.526     3.748    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     5.021 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.021    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





