{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493581921505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493581921505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 01:22:01 2017 " "Processing started: Mon May 01 01:22:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493581921505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1493581921505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dac_ram -c dac_ram " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dac_ram -c dac_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1493581921505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1493581922325 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dac_ram_6_1200mv_85c_slow.vho F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/ simulation " "Generated file dac_ram_6_1200mv_85c_slow.vho in folder \"F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493581924311 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dac_ram_6_1200mv_0c_slow.vho F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/ simulation " "Generated file dac_ram_6_1200mv_0c_slow.vho in folder \"F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493581924802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dac_ram_min_1200mv_0c_fast.vho F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/ simulation " "Generated file dac_ram_min_1200mv_0c_fast.vho in folder \"F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493581925271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dac_ram.vho F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/ simulation " "Generated file dac_ram.vho in folder \"F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493581925689 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dac_ram_6_1200mv_85c_vhd_slow.sdo F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/ simulation " "Generated file dac_ram_6_1200mv_85c_vhd_slow.sdo in folder \"F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493581926321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dac_ram_6_1200mv_0c_vhd_slow.sdo F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/ simulation " "Generated file dac_ram_6_1200mv_0c_vhd_slow.sdo in folder \"F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493581926852 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dac_ram_min_1200mv_0c_vhd_fast.sdo F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/ simulation " "Generated file dac_ram_min_1200mv_0c_vhd_fast.sdo in folder \"F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493581927352 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dac_ram_vhd.sdo F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/ simulation " "Generated file dac_ram_vhd.sdo in folder \"F:/Mtech/ee-705/project/Week-1/Code/dac_ram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493581927946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493581929639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 01:22:09 2017 " "Processing ended: Mon May 01 01:22:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493581929639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493581929639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493581929639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1493581929639 ""}
