// Seed: 3464404060
module module_0;
  wire id_1;
  module_2(
      id_1, id_1, id_1
  );
endmodule
module module_1 ();
  module_0();
  wire id_1 = id_1;
  wire id_2;
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1) id_1 = 1;
  wor id_4, id_5;
  assign {id_1, id_5} = id_5;
  always @(posedge id_1 + 1 - id_5 or 1) begin
    $display(id_4, id_1, 1);
  end
endmodule
