This is an attempt at an emulator for a belt machine -based CPU. It is modelled heavily on the Mill Architecture, though many differences exist. These differences exist because A.) they make emulation easier, and B.) not all features of the Mill architecture have been unveiled yet.

---

Specifications (planned; subject to change)

32 instruction slots, up to 32-issue

*Phase 0*

 3 DMA Read Units

 --

*Phase 1a*

16 ALUs
 6 FPUs

 --

 *Phase 1b*

 2 Call Units

 --

 *Phase 1c*

 2 Pick Units

 --

 *Phase 2*
 
 3 DMA Write Units
