#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Mar 20 14:17:34 2020
# Process ID: 708
# Current directory: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12320 C:\Users\linh9\Desktop\dkdct3\dc11m\project_1\project_1.xpr
# Log file: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/vivado.log
# Journal file: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 863.250 ; gain = 224.449
open_bd_design {C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:encoder:1.0 - encoder_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:ADC:1.0 - ADC_0
Adding cell -- xilinx.com:module_ref:ab2alphabeta:1.0 - ab2alphabeta_0
Adding cell -- xilinx.com:module_ref:datalimit:1.0 - datalimit_0
Adding cell -- xilinx.com:module_ref:srcClk:1.0 - srcClk_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_1
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_2
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:module_ref:fix_clk_i_w:1.0 - fix_clk_i_w_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:module_ref:datalimit:1.0 - datalimit_1
Adding cell -- xilinx.com:module_ref:SwitchCOntroller:1.0 - SwitchCOntroller_0
Adding cell -- xilinx.com:module_ref:protect_van:1.0 - protect_van_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_3
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_4
Adding cell -- xilinx.com:module_ref:input_ctrl:1.0 - input_ctrl_0
Adding cell -- xilinx.com:module_ref:Controler:1.0 - Controler_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /encoder_0/clk_100M(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /ADC_0/i_rs(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /protect_van_0/err(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst_w(undef) and /datalimit_0/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /protect_van_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_2/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /datalimit_1/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_3/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_4/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /datalimit_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /usample_1/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /usample_0/clk(clk)
Successfully read diagram <design_1> from BD file <C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 956.191 ; gain = 44.059
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {4096}] [get_bd_cells ila_0]
endgroup
save_bd_design
Wrote  : <C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
update_module_reference design_1_Controler_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Controler_0_0 from Controler_v1_0 1.0 to Controler_v1_0 1.0
Wrote  : <C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.367 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.367 ; gain = 0.000
update_module_reference design_1_Controler_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Controler_0_0 from Controler_v1_0 1.0 to Controler_v1_0 1.0
Wrote  : <C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run design_1_ila_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
VHDL Output written to : C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fix_clk_i_w_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ab2alphabeta_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block datalimit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block srcClk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SwitchCOntroller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block protect_van_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block datalimit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_4 .
Exporting to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Controller.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Controller.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/FluxModule.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/FluxModule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/MHTT.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/MHTT.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Mpc_PredicIk2.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Mpc_PredicIk2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/OpCostFunction.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/OpCostFunction.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/PI.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/PI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/ab2dq.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/ab2dq.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/d2ab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/d2ab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/synth/design_1_Controler_0_0.vhd" into library xil_defaultlib [c:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/synth/design_1_Controler_0_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/dq2ab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/dq2ab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/fm_sample.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/fm_sample.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/do_dong/loc_iabc.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/do_dong/loc_iabc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_Ciab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_Ciab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_iabk1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_iabk1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_predic_ik1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_predic_ik1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_sample.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_sample.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_select_Vk1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_select_Vk1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_vecto_kg.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_vecto_kg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sampleIref.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sampleIref.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sincoslut.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sincoslut.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/vector_lien_ke.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/vector_lien_ke.vhd:1]
[Fri Mar 20 14:33:23 2020] Launched design_1_ila_0_0_synth_1, design_1_Controler_0_0_synth_1...
Run output will be captured here:
design_1_ila_0_0_synth_1: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/design_1_ila_0_0_synth_1/runme.log
design_1_Controler_0_0_synth_1: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/design_1_Controler_0_0_synth_1/runme.log
[Fri Mar 20 14:33:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.719 ; gain = 159.371
launch_runs impl_1 -jobs 2
[Fri Mar 20 14:38:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Mar 20 14:45:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Controller.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Controller.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/FluxModule.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/FluxModule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/MHTT.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/MHTT.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Mpc_PredicIk2.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Mpc_PredicIk2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/OpCostFunction.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/OpCostFunction.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/PI.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/PI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/ab2dq.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/ab2dq.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/d2ab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/d2ab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/synth/design_1_Controler_0_0.vhd" into library xil_defaultlib [c:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/synth/design_1_Controler_0_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/dq2ab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/dq2ab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/fm_sample.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/fm_sample.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/do_dong/loc_iabc.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/do_dong/loc_iabc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_Ciab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_Ciab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_iabk1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_iabk1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_predic_ik1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_predic_ik1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_sample.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_sample.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_select_Vk1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_select_Vk1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_vecto_kg.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_vecto_kg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sampleIref.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sampleIref.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sincoslut.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sincoslut.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/vector_lien_ke.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/vector_lien_ke.vhd:1]
[Fri Mar 20 15:40:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Mar 20 15:41:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/impl_1/runme.log
make_wrapper -files [get_files C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Controller.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Controller.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/FluxModule.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/FluxModule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/MHTT.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/MHTT.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Mpc_PredicIk2.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/Mpc_PredicIk2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/OpCostFunction.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/OpCostFunction.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/PI.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/PI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/ab2dq.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/ab2dq.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/d2ab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/d2ab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/synth/design_1_Controler_0_0.vhd" into library xil_defaultlib [c:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/synth/design_1_Controler_0_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/dq2ab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/dq2ab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/fm_sample.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/fm_sample.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/do_dong/loc_iabc.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/do_dong/loc_iabc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_Ciab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_Ciab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_iabk1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_iabk1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_predic_ik1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_predic_ik1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_sample.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_sample.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_select_Vk1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_select_Vk1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_vecto_kg.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/mpc_vecto_kg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sampleIref.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sampleIref.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sincoslut.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/sincoslut.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/vector_lien_ke.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/new_ctrl_predic/vector_lien_ke.vhd:1]
[Fri Mar 20 15:50:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Mar 20 15:52:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Mar 20 15:58:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A78277A
set_property PROGRAM.FILE {C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Mar-20 17:13:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Mar-20 17:13:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Mar-20 17:14:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Mar-20 17:14:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Mar-20 17:14:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Mar-20 17:14:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Mar-20 17:16:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Mar-20 17:16:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Mar-20 17:16:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Mar-20 17:16:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Mar-20 17:19:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Mar-20 17:19:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Mar-20 17:20:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Mar-20 17:20:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Mar-20 17:20:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Mar-20 17:20:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Mar-20 17:22:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Mar-20 17:22:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dkdct3/dc11m/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hw_ila_data -force my_waveform.zip
c:/Users/linh9/Desktop/dkdct3/dc11m/project_1/my_waveform.zip
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210351A78277A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A78277A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 20 17:38:35 2020...
