#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5ca2d7dfe9a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5ca2d7db49a0 .scope module, "mmu_test_tb" "mmu_test_tb" 3 8;
 .timescale -9 -12;
P_0x5ca2d7dc3c60 .param/l "ADDR_WIDTH" 1 3 12, +C4<00000000000000000000000000100000>;
P_0x5ca2d7dc3ca0 .param/l "L1_TABLE_BASE" 1 3 67, C4<00000000000000010000000000000000>;
P_0x5ca2d7dc3ce0 .param/l "L2_TABLE_BASE" 1 3 68, C4<00000000000000010001000000000000>;
P_0x5ca2d7dc3d20 .param/l "TLB_ENTRIES" 1 3 11, +C4<00000000000000000000000000100000>;
v0x5ca2d7e236d0_0 .net "asid_switches", 31 0, v0x5ca2d7e1d850_0;  1 drivers
v0x5ca2d7e237b0_0 .var "cache_enable", 0 0;
v0x5ca2d7e23850_0 .var "clk", 0 0;
v0x5ca2d7e23950_0 .net "cpu_abort", 0 0, L_0x5ca2d7e376e0;  1 drivers
v0x5ca2d7e23a20_0 .net "cpu_rdata", 31 0, L_0x5ca2d7df8950;  1 drivers
v0x5ca2d7e23b10_0 .net "cpu_ready", 0 0, L_0x5ca2d7e37490;  1 drivers
v0x5ca2d7e23be0_0 .var "cpu_req", 0 0;
v0x5ca2d7e23cb0_0 .var "cpu_size", 1 0;
v0x5ca2d7e23d80_0 .var "cpu_vaddr", 31 0;
v0x5ca2d7e23e50_0 .var "cpu_wdata", 31 0;
v0x5ca2d7e23f20_0 .var "cpu_write", 0 0;
v0x5ca2d7e23ff0_0 .var "current_asid", 7 0;
v0x5ca2d7e240c0_0 .var "domain_access", 3 0;
v0x5ca2d7e24190_0 .var "mem_abort", 0 0;
v0x5ca2d7e24260_0 .net "mem_paddr", 31 0, v0x5ca2d7e1e990_0;  1 drivers
v0x5ca2d7e24330_0 .var "mem_rdata", 31 0;
v0x5ca2d7e24400_0 .var "mem_ready", 0 0;
v0x5ca2d7e245e0_0 .net "mem_req", 0 0, v0x5ca2d7e1ec10_0;  1 drivers
v0x5ca2d7e246b0_0 .net "mem_size", 1 0, v0x5ca2d7e1ed90_0;  1 drivers
v0x5ca2d7e24780_0 .net "mem_wdata", 31 0, v0x5ca2d7e1ee70_0;  1 drivers
v0x5ca2d7e24850_0 .net "mem_write", 0 0, v0x5ca2d7e1ef50_0;  1 drivers
v0x5ca2d7e24920 .array "memory", 1048575 0, 31 0;
v0x5ca2d7e249c0_0 .net "mmu_busy", 0 0, L_0x5ca2d7e37ab0;  1 drivers
v0x5ca2d7e24a90_0 .var "mmu_enable", 0 0;
v0x5ca2d7e24b60_0 .net "page_faults", 31 0, v0x5ca2d7e1f270_0;  1 drivers
v0x5ca2d7e24c30_0 .var "rst_n", 0 0;
v0x5ca2d7e24d00_0 .var/2s "test_count", 31 0;
v0x5ca2d7e24da0_0 .var/2s "test_passed", 31 0;
v0x5ca2d7e24e40_0 .var "tlb_flush_addr", 31 0;
v0x5ca2d7e24f10_0 .var "tlb_flush_all", 0 0;
v0x5ca2d7e24fe0_0 .var "tlb_flush_asid", 0 0;
v0x5ca2d7e250b0_0 .var "tlb_flush_asid_val", 7 0;
v0x5ca2d7e25180_0 .var "tlb_flush_entry", 0 0;
v0x5ca2d7e25250_0 .var "tlb_flush_global", 0 0;
v0x5ca2d7e25320_0 .net "tlb_hits", 31 0, v0x5ca2d7e20d70_0;  1 drivers
v0x5ca2d7e253f0_0 .net "tlb_misses", 31 0, v0x5ca2d7e20e50_0;  1 drivers
v0x5ca2d7e254c0_0 .var "ttb_base", 31 0;
S_0x5ca2d7db6330 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 73, 3 73 0, S_0x5ca2d7db49a0;
 .timescale -9 -12;
v0x5ca2d7dfd220_0 .var/2s "i", 31 0;
S_0x5ca2d7e1a3d0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 337, 3 337 0, S_0x5ca2d7db49a0;
 .timescale -9 -12;
v0x5ca2d7da9bf0_0 .var/2s "i", 31 0;
S_0x5ca2d7e1a5d0 .scope begin, "$unm_blk_88" "$unm_blk_88" 3 337, 3 337 0, S_0x5ca2d7e1a3d0;
 .timescale -9 -12;
v0x5ca2d7db1540_0 .var "expected_data", 31 0;
v0x5ca2d7dcf4f0_0 .var "test_addr", 31 0;
v0x5ca2d7ddf070_0 .var/str "test_desc";
S_0x5ca2d7e1a8b0 .scope task, "test_memory_access" "test_memory_access" 3 167, 3 167 0, S_0x5ca2d7db49a0;
 .timescale -9 -12;
v0x5ca2d7dab130_0 .var "expect_abort", 0 0;
v0x5ca2d7dac6e0_0 .var "expected_rdata", 31 0;
v0x5ca2d7e1ab60_0 .var/str "test_name";
v0x5ca2d7e1ac30_0 .var "vaddr", 31 0;
v0x5ca2d7e1ad10_0 .var "wdata", 31 0;
v0x5ca2d7e1ae40_0 .var "write", 0 0;
E_0x5ca2d7d30680 .event posedge, v0x5ca2d7e1d9f0_0;
TD_mmu_test_tb.test_memory_access ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ca2d7e24d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ca2d7e24d00_0, 0, 32;
    %vpi_call/w 3 176 "$display", "Test %d: %s", v0x5ca2d7e24d00_0, v0x5ca2d7e1ab60_0 {0 0 0};
    %vpi_call/w 3 177 "$display", "  Virtual Address: 0x%08x, Write: %b", v0x5ca2d7e1ac30_0, v0x5ca2d7e1ae40_0 {0 0 0};
    %load/vec4 v0x5ca2d7e1ac30_0;
    %store/vec4 v0x5ca2d7e23d80_0, 0, 32;
    %load/vec4 v0x5ca2d7e1ae40_0;
    %store/vec4 v0x5ca2d7e23f20_0, 0, 1;
    %load/vec4 v0x5ca2d7e1ad10_0;
    %store/vec4 v0x5ca2d7e23e50_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ca2d7e23cb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e23be0_0, 0, 1;
    %vpi_call/w 3 186 "$display", "DEBUG: Starting request, mmu_enable=%b, cpu_req=%b, tlb_flush_all=%b", v0x5ca2d7e24a90_0, v0x5ca2d7e23be0_0, v0x5ca2d7e24f10_0 {0 0 0};
    %vpi_call/w 3 187 "$display", "DEBUG: MMU state before request: state=%d", v0x5ca2d7e1f9c0_0 {0 0 0};
    %wait E_0x5ca2d7d30680;
    %vpi_call/w 3 191 "$display", "DEBUG: After first clock - state=%d, next_state=%d, cpu_ready=%b", v0x5ca2d7e1f9c0_0, v0x5ca2d7e1f190_0, v0x5ca2d7e23b10_0 {0 0 0};
    %vpi_call/w 3 192 "$display", "DEBUG: l1_addr=0x%x, l1_pte=0x%x, l2_addr=0x%x, l2_pte=0x%x", v0x5ca2d7e1e550_0, v0x5ca2d7e1e630_0, v0x5ca2d7e1e710_0, v0x5ca2d7e1e7f0_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x5ca2d7e23b10_0;
    %nor/r;
    %load/vec4 v0x5ca2d7e23950_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x5ca2d7d30680;
    %vpi_call/w 3 196 "$display", "DEBUG: Waiting - state=%d, next_state=%d, cpu_ready=%b", v0x5ca2d7e1f9c0_0, v0x5ca2d7e1f190_0, v0x5ca2d7e23b10_0 {0 0 0};
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 198 "$display", "DEBUG: L1_FETCH - mem_rdata=0x%x, mem_rdata[1:0]=%b, mem_ready=%b, mem_req=%b", v0x5ca2d7e24330_0, &PV<v0x5ca2d7e24330_0, 0, 2>, v0x5ca2d7e24400_0, v0x5ca2d7e245e0_0 {0 0 0};
T_0.2 ;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 200 "$display", "DEBUG: Request complete, cpu_ready=%b, cpu_abort=%b, mem_req=%b, mem_paddr=0x%x, state=%d", v0x5ca2d7e23b10_0, v0x5ca2d7e23950_0, v0x5ca2d7e245e0_0, v0x5ca2d7e24260_0, v0x5ca2d7e1f9c0_0 {0 0 0};
    %wait E_0x5ca2d7d30680;
    %vpi_call/w 3 203 "$display", "DEBUG: After clock, state=%d, mem_req=%b, mem_paddr=0x%x", v0x5ca2d7e1f9c0_0, v0x5ca2d7e245e0_0, v0x5ca2d7e24260_0 {0 0 0};
    %vpi_call/w 3 205 "$display", "  Physical Address: 0x%08x", v0x5ca2d7e24260_0 {0 0 0};
    %vpi_call/w 3 206 "$display", "  Expected Data: 0x%08x, Got: 0x%08x", v0x5ca2d7dac6e0_0, v0x5ca2d7e23a20_0 {0 0 0};
    %vpi_call/w 3 207 "$display", "  Abort: %b (expected: %b)", v0x5ca2d7e23950_0, v0x5ca2d7dab130_0 {0 0 0};
    %load/vec4 v0x5ca2d7e23950_0;
    %load/vec4 v0x5ca2d7dab130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ca2d7e23950_0;
    %load/vec4 v0x5ca2d7e1ae40_0;
    %nor/r;
    %load/vec4 v0x5ca2d7e23a20_0;
    %load/vec4 v0x5ca2d7dac6e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ca2d7e24da0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ca2d7e24da0_0, 0, 32;
    %vpi_call/w 3 212 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call/w 3 214 "$display", "  \342\235\214 FAIL" {0 0 0};
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e23be0_0, 0, 1;
    %wait E_0x5ca2d7d30680;
    %vpi_call/w 3 219 "$display", "\000" {0 0 0};
    %end;
S_0x5ca2d7e1af00 .scope module, "u_mmu" "arm7tdmi_mmu" 3 129, 4 6 0, S_0x5ca2d7db49a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_vaddr";
    .port_info 3 /INPUT 1 "cpu_req";
    .port_info 4 /INPUT 1 "cpu_write";
    .port_info 5 /INPUT 2 "cpu_size";
    .port_info 6 /INPUT 32 "cpu_wdata";
    .port_info 7 /OUTPUT 32 "cpu_rdata";
    .port_info 8 /OUTPUT 1 "cpu_ready";
    .port_info 9 /OUTPUT 1 "cpu_abort";
    .port_info 10 /OUTPUT 32 "mem_paddr";
    .port_info 11 /OUTPUT 1 "mem_req";
    .port_info 12 /OUTPUT 1 "mem_write";
    .port_info 13 /OUTPUT 2 "mem_size";
    .port_info 14 /OUTPUT 32 "mem_wdata";
    .port_info 15 /INPUT 32 "mem_rdata";
    .port_info 16 /INPUT 1 "mem_ready";
    .port_info 17 /INPUT 1 "mem_abort";
    .port_info 18 /INPUT 32 "ttb_base";
    .port_info 19 /INPUT 1 "mmu_enable";
    .port_info 20 /INPUT 1 "cache_enable";
    .port_info 21 /INPUT 4 "domain_access";
    .port_info 22 /INPUT 8 "current_asid";
    .port_info 23 /INPUT 1 "tlb_flush_all";
    .port_info 24 /INPUT 1 "tlb_flush_entry";
    .port_info 25 /INPUT 32 "tlb_flush_addr";
    .port_info 26 /INPUT 1 "tlb_flush_asid";
    .port_info 27 /INPUT 8 "tlb_flush_asid_val";
    .port_info 28 /INPUT 1 "tlb_flush_global";
    .port_info 29 /OUTPUT 32 "tlb_hits";
    .port_info 30 /OUTPUT 32 "tlb_misses";
    .port_info 31 /OUTPUT 32 "page_faults";
    .port_info 32 /OUTPUT 32 "asid_switches";
    .port_info 33 /OUTPUT 1 "mmu_busy";
P_0x5ca2d7e1b0e0 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x5ca2d7e1b120 .param/l "LARGE_PAGE_SIZE" 1 4 58, C4<00000000000000010000000000000000>;
P_0x5ca2d7e1b160 .param/l "SECTION_SIZE" 1 4 57, C4<00000000000100000000000000000000>;
P_0x5ca2d7e1b1a0 .param/l "SMALL_PAGE_SIZE" 1 4 59, C4<00000000000000000001000000000000>;
P_0x5ca2d7e1b1e0 .param/l "TINY_PAGE_SIZE" 1 4 60, C4<00000000000000000000010000000000>;
P_0x5ca2d7e1b220 .param/l "TLB_ENTRIES" 0 4 7, +C4<00000000000000000000000000100000>;
enum0x5ca2d7cebb80 .enum4 (2)
   "PTE_FAULT" 2'b00,
   "PTE_COARSE" 2'b01,
   "PTE_SECTION" 2'b10,
   "PTE_FINE" 2'b11
 ;
enum0x5ca2d7cec4e0 .enum4 (2)
   "PAGE_SIZE_1MB" 2'b00,
   "PAGE_SIZE_64KB" 2'b01,
   "PAGE_SIZE_4KB" 2'b10,
   "PAGE_SIZE_1KB" 2'b11
 ;
enum0x5ca2d7d21b00 .enum4 (2)
   "PERM_NONE" 2'b00,
   "PERM_SUPER" 2'b01,
   "PERM_USER_RO" 2'b10,
   "PERM_USER_RW" 2'b11
 ;
enum0x5ca2d7d223f0 .enum4 (3)
   "TRANS_IDLE" 3'b000,
   "TRANS_TLB_LOOKUP" 3'b001,
   "TRANS_L1_FETCH" 3'b010,
   "TRANS_L2_FETCH" 3'b011,
   "TRANS_COMPLETE" 3'b100,
   "TRANS_FAULT" 3'b101
 ;
L_0x5ca2d7df8950 .functor BUFZ 32, v0x5ca2d7e24330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ca2d7dacb90 .functor AND 1, L_0x5ca2d7e36b10, v0x5ca2d7e24400_0, C4<1>, C4<1>;
L_0x5ca2d7dcf3d0 .functor AND 1, L_0x5ca2d7dacb90, v0x5ca2d7e1ecd0_0, C4<1>, C4<1>;
L_0x5ca2d7ddeed0 .functor AND 1, L_0x5ca2d7e36cf0, L_0x5ca2d7e369d0, C4<1>, C4<1>;
L_0x5ca2d7da3c60 .functor OR 1, L_0x5ca2d7dcf3d0, L_0x5ca2d7ddeed0, C4<0>, C4<0>;
L_0x5ca2d7da9790 .functor AND 1, L_0x5ca2d7e370a0, v0x5ca2d7e23be0_0, C4<1>, C4<1>;
L_0x5ca2d7da9ef0 .functor AND 1, L_0x5ca2d7da9790, v0x5ca2d7e24400_0, C4<1>, C4<1>;
L_0x5ca2d7e37330 .functor AND 1, L_0x5ca2d7da9ef0, v0x5ca2d7e1ecd0_0, C4<1>, C4<1>;
L_0x5ca2d7e37490 .functor OR 1, L_0x5ca2d7da3c60, L_0x5ca2d7e37330, C4<0>, C4<0>;
L_0x5ca2d7e376e0 .functor OR 1, L_0x5ca2d7e375f0, v0x5ca2d7e24190_0, C4<0>, C4<0>;
L_0x5ca2d7e37ab0 .functor AND 1, L_0x5ca2d7e378a0, L_0x5ca2d7e37a10, C4<1>, C4<1>;
v0x5ca2d7e1be90_0 .net *"_ivl_11", 15 0, L_0x5ca2d7e25990;  1 drivers
L_0x7e5e3fa2f060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ca2d7e1bf90_0 .net *"_ivl_15", 3 0, L_0x7e5e3fa2f060;  1 drivers
v0x5ca2d7e1c070_0 .net *"_ivl_23", 21 0, L_0x5ca2d7e25e20;  1 drivers
v0x5ca2d7e1c160_0 .net *"_ivl_3", 11 0, L_0x5ca2d7e25690;  1 drivers
L_0x7e5e3fa2f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ca2d7e1c240_0 .net/2u *"_ivl_30", 1 0, L_0x7e5e3fa2f0a8;  1 drivers
v0x5ca2d7e1c370_0 .net *"_ivl_32", 21 0, L_0x5ca2d7e26260;  1 drivers
v0x5ca2d7e1c450_0 .net *"_ivl_34", 31 0, L_0x5ca2d7e26450;  1 drivers
L_0x7e5e3fa2f0f0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5ca2d7e1c530_0 .net *"_ivl_37", 9 0, L_0x7e5e3fa2f0f0;  1 drivers
v0x5ca2d7e1c610_0 .net *"_ivl_41", 21 0, L_0x5ca2d7e36720;  1 drivers
L_0x7e5e3fa2f138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ca2d7e1c6f0_0 .net/2u *"_ivl_42", 1 0, L_0x7e5e3fa2f138;  1 drivers
L_0x7e5e3fa2f180 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5ca2d7e1c7d0_0 .net/2u *"_ivl_48", 2 0, L_0x7e5e3fa2f180;  1 drivers
v0x5ca2d7e1c8b0_0 .net *"_ivl_50", 0 0, L_0x5ca2d7e36b10;  1 drivers
v0x5ca2d7e1c970_0 .net *"_ivl_53", 0 0, L_0x5ca2d7dacb90;  1 drivers
v0x5ca2d7e1ca30_0 .net *"_ivl_55", 0 0, L_0x5ca2d7dcf3d0;  1 drivers
L_0x7e5e3fa2f1c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5ca2d7e1caf0_0 .net/2u *"_ivl_56", 2 0, L_0x7e5e3fa2f1c8;  1 drivers
v0x5ca2d7e1cbd0_0 .net *"_ivl_58", 0 0, L_0x5ca2d7e36cf0;  1 drivers
v0x5ca2d7e1cc90_0 .net *"_ivl_61", 0 0, L_0x5ca2d7e369d0;  1 drivers
v0x5ca2d7e1cd50_0 .net *"_ivl_63", 0 0, L_0x5ca2d7ddeed0;  1 drivers
v0x5ca2d7e1ce10_0 .net *"_ivl_65", 0 0, L_0x5ca2d7da3c60;  1 drivers
v0x5ca2d7e1ced0_0 .net *"_ivl_67", 0 0, L_0x5ca2d7e370a0;  1 drivers
v0x5ca2d7e1cf90_0 .net *"_ivl_69", 0 0, L_0x5ca2d7da9790;  1 drivers
L_0x7e5e3fa2f018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ca2d7e1d050_0 .net *"_ivl_7", 7 0, L_0x7e5e3fa2f018;  1 drivers
v0x5ca2d7e1d130_0 .net *"_ivl_71", 0 0, L_0x5ca2d7da9ef0;  1 drivers
v0x5ca2d7e1d1f0_0 .net *"_ivl_73", 0 0, L_0x5ca2d7e37330;  1 drivers
L_0x7e5e3fa2f210 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5ca2d7e1d2b0_0 .net/2u *"_ivl_76", 2 0, L_0x7e5e3fa2f210;  1 drivers
v0x5ca2d7e1d390_0 .net *"_ivl_78", 0 0, L_0x5ca2d7e375f0;  1 drivers
L_0x7e5e3fa2f258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5ca2d7e1d450_0 .net/2u *"_ivl_82", 2 0, L_0x7e5e3fa2f258;  1 drivers
v0x5ca2d7e1d530_0 .net *"_ivl_84", 0 0, L_0x5ca2d7e378a0;  1 drivers
L_0x7e5e3fa2f2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5ca2d7e1d5f0_0 .net/2u *"_ivl_86", 2 0, L_0x7e5e3fa2f2a0;  1 drivers
v0x5ca2d7e1d6d0_0 .net *"_ivl_88", 0 0, L_0x5ca2d7e37a10;  1 drivers
v0x5ca2d7e1d790_0 .net "asid_changed", 0 0, L_0x5ca2d7e25590;  1 drivers
v0x5ca2d7e1d850_0 .var "asid_switches", 31 0;
v0x5ca2d7e1d930_0 .net "cache_enable", 0 0, v0x5ca2d7e237b0_0;  1 drivers
v0x5ca2d7e1d9f0_0 .net "clk", 0 0, v0x5ca2d7e23850_0;  1 drivers
v0x5ca2d7e1dab0_0 .net "cpu_abort", 0 0, L_0x5ca2d7e376e0;  alias, 1 drivers
v0x5ca2d7e1db70_0 .net "cpu_rdata", 31 0, L_0x5ca2d7df8950;  alias, 1 drivers
v0x5ca2d7e1dc50_0 .net "cpu_ready", 0 0, L_0x5ca2d7e37490;  alias, 1 drivers
v0x5ca2d7e1dd10_0 .net "cpu_req", 0 0, v0x5ca2d7e23be0_0;  1 drivers
v0x5ca2d7e1ddd0_0 .net "cpu_size", 1 0, v0x5ca2d7e23cb0_0;  1 drivers
v0x5ca2d7e1deb0_0 .net "cpu_vaddr", 31 0, v0x5ca2d7e23d80_0;  1 drivers
v0x5ca2d7e1df90_0 .net "cpu_wdata", 31 0, v0x5ca2d7e23e50_0;  1 drivers
v0x5ca2d7e1e070_0 .net "cpu_write", 0 0, v0x5ca2d7e23f20_0;  1 drivers
v0x5ca2d7e1e130_0 .net "current_asid", 7 0, v0x5ca2d7e23ff0_0;  1 drivers
v0x5ca2d7e1e210_0 .var "data_valid", 0 0;
v0x5ca2d7e1e2d0_0 .net "domain_access", 3 0, v0x5ca2d7e240c0_0;  1 drivers
v0x5ca2d7e1e3b0_0 .var "domain_ok", 0 0;
v0x5ca2d7e1e470_0 .var "final_paddr", 31 0;
v0x5ca2d7e1e550_0 .net "l1_addr", 31 0, L_0x5ca2d7e36550;  1 drivers
v0x5ca2d7e1e630_0 .var "l1_pte", 31 0;
v0x5ca2d7e1e710_0 .net "l2_addr", 31 0, L_0x5ca2d7e36810;  1 drivers
v0x5ca2d7e1e7f0_0 .var "l2_pte", 31 0;
v0x5ca2d7e1e8d0_0 .net "mem_abort", 0 0, v0x5ca2d7e24190_0;  1 drivers
v0x5ca2d7e1e990_0 .var "mem_paddr", 31 0;
v0x5ca2d7e1ea70_0 .net "mem_rdata", 31 0, v0x5ca2d7e24330_0;  1 drivers
v0x5ca2d7e1eb50_0 .net "mem_ready", 0 0, v0x5ca2d7e24400_0;  1 drivers
v0x5ca2d7e1ec10_0 .var "mem_req", 0 0;
v0x5ca2d7e1ecd0_0 .var "mem_req_prev", 0 0;
v0x5ca2d7e1ed90_0 .var "mem_size", 1 0;
v0x5ca2d7e1ee70_0 .var "mem_wdata", 31 0;
v0x5ca2d7e1ef50_0 .var "mem_write", 0 0;
v0x5ca2d7e1f010_0 .net "mmu_busy", 0 0, L_0x5ca2d7e37ab0;  alias, 1 drivers
v0x5ca2d7e1f0d0_0 .net "mmu_enable", 0 0, v0x5ca2d7e24a90_0;  1 drivers
v0x5ca2d7e1f190_0 .var "next_state", 2 0;
v0x5ca2d7e1f270_0 .var "page_faults", 31 0;
v0x5ca2d7e1f350_0 .var "permission_ok", 0 0;
v0x5ca2d7e1f820_0 .var "prev_asid", 7 0;
v0x5ca2d7e1f900_0 .net "rst_n", 0 0, v0x5ca2d7e24c30_0;  1 drivers
v0x5ca2d7e1f9c0_0 .var "state", 2 0;
v0x5ca2d7e1faa0 .array "tlb_asid", 0 31, 7 0;
v0x5ca2d7e1ff60 .array "tlb_bufferable", 0 31, 0 0;
v0x5ca2d7e20000 .array "tlb_cacheable", 0 31, 0 0;
v0x5ca2d7e200a0 .array "tlb_domain", 0 31, 3 0;
v0x5ca2d7e20160_0 .net "tlb_flush_addr", 31 0, v0x5ca2d7e24e40_0;  1 drivers
v0x5ca2d7e20240_0 .net "tlb_flush_all", 0 0, v0x5ca2d7e24f10_0;  1 drivers
v0x5ca2d7e20300_0 .net "tlb_flush_asid", 0 0, v0x5ca2d7e24fe0_0;  1 drivers
v0x5ca2d7e203c0_0 .net "tlb_flush_asid_val", 7 0, v0x5ca2d7e250b0_0;  1 drivers
v0x5ca2d7e204a0_0 .net "tlb_flush_entry", 0 0, v0x5ca2d7e25180_0;  1 drivers
v0x5ca2d7e20560_0 .net "tlb_flush_global", 0 0, v0x5ca2d7e25250_0;  1 drivers
v0x5ca2d7e20620 .array "tlb_global", 0 31, 0 0;
v0x5ca2d7e20bd0_0 .var "tlb_hit", 0 0;
v0x5ca2d7e20c90_0 .var "tlb_hit_index", 4 0;
v0x5ca2d7e20d70_0 .var "tlb_hits", 31 0;
v0x5ca2d7e20e50_0 .var "tlb_misses", 31 0;
v0x5ca2d7e20f30_0 .var "tlb_next_replace", 4 0;
v0x5ca2d7e21010 .array "tlb_page_size", 0 31, 1 0;
v0x5ca2d7e215e0 .array "tlb_perm", 0 31, 1 0;
v0x5ca2d7e216a0 .array "tlb_ppn", 0 31, 19 0;
v0x5ca2d7e21c70 .array "tlb_valid", 0 31, 0 0;
v0x5ca2d7e22220 .array "tlb_vpn", 0 31, 19 0;
v0x5ca2d7e227f0_0 .net "ttb_base", 31 0, v0x5ca2d7e254c0_0;  1 drivers
v0x5ca2d7e228d0_0 .net "va_large_page_index", 19 0, L_0x5ca2d7e25a60;  1 drivers
v0x5ca2d7e229b0_0 .net "va_large_page_offset", 15 0, L_0x5ca2d7e25bc0;  1 drivers
v0x5ca2d7e22a90_0 .net "va_page_sub", 7 0, L_0x5ca2d7e26130;  1 drivers
v0x5ca2d7e22b70_0 .net "va_section_index", 19 0, L_0x5ca2d7e25780;  1 drivers
v0x5ca2d7e22c50_0 .net "va_section_offset", 19 0, L_0x5ca2d7e258c0;  1 drivers
v0x5ca2d7e22d30_0 .net "va_small_page_index", 19 0, L_0x5ca2d7e25c60;  1 drivers
v0x5ca2d7e22e10_0 .net "va_small_page_offset", 11 0, L_0x5ca2d7e25d50;  1 drivers
v0x5ca2d7e22ef0_0 .net "va_tiny_page_index", 19 0, L_0x5ca2d7e25f50;  1 drivers
v0x5ca2d7e22fd0_0 .net "va_tiny_page_offset", 9 0, L_0x5ca2d7e26020;  1 drivers
E_0x5ca2d7d31070/0 .event edge, v0x5ca2d7e1e470_0, v0x5ca2d7e1e070_0, v0x5ca2d7e1ddd0_0, v0x5ca2d7e1df90_0;
E_0x5ca2d7d31070/1 .event edge, v0x5ca2d7e1f0d0_0, v0x5ca2d7e1dd10_0, v0x5ca2d7e1deb0_0, v0x5ca2d7e1f9c0_0;
E_0x5ca2d7d31070/2 .event edge, v0x5ca2d7e1e550_0, v0x5ca2d7e1e710_0;
E_0x5ca2d7d31070 .event/or E_0x5ca2d7d31070/0, E_0x5ca2d7d31070/1, E_0x5ca2d7d31070/2;
E_0x5ca2d7d313c0/0 .event edge, v0x5ca2d7e1f9c0_0, v0x5ca2d7e1dd10_0, v0x5ca2d7e1f0d0_0, v0x5ca2d7e20bd0_0;
E_0x5ca2d7d313c0/1 .event edge, v0x5ca2d7e1e3b0_0, v0x5ca2d7e1f350_0, v0x5ca2d7e1eb50_0, v0x5ca2d7e1ec10_0;
E_0x5ca2d7d313c0/2 .event edge, v0x5ca2d7e1ea70_0, v0x5ca2d7e20240_0;
E_0x5ca2d7d313c0 .event/or E_0x5ca2d7d313c0/0, E_0x5ca2d7d313c0/1, E_0x5ca2d7d313c0/2;
E_0x5ca2d7d31710/0 .event negedge, v0x5ca2d7e1f900_0;
E_0x5ca2d7d31710/1 .event posedge, v0x5ca2d7e1d9f0_0;
E_0x5ca2d7d31710 .event/or E_0x5ca2d7d31710/0, E_0x5ca2d7d31710/1;
v0x5ca2d7e21010_0 .array/port v0x5ca2d7e21010, 0;
E_0x5ca2d7d31a60/0 .event edge, v0x5ca2d7e1f0d0_0, v0x5ca2d7e20bd0_0, v0x5ca2d7e20c90_0, v0x5ca2d7e21010_0;
v0x5ca2d7e216a0_0 .array/port v0x5ca2d7e216a0, 0;
v0x5ca2d7e21010_1 .array/port v0x5ca2d7e21010, 1;
E_0x5ca2d7d31a60/1 .event edge, v0x5ca2d7e216a0_0, v0x5ca2d7e22c50_0, v0x5ca2d7e22e10_0, v0x5ca2d7e21010_1;
v0x5ca2d7e216a0_1 .array/port v0x5ca2d7e216a0, 1;
v0x5ca2d7e21010_2 .array/port v0x5ca2d7e21010, 2;
v0x5ca2d7e216a0_2 .array/port v0x5ca2d7e216a0, 2;
v0x5ca2d7e21010_3 .array/port v0x5ca2d7e21010, 3;
E_0x5ca2d7d31a60/2 .event edge, v0x5ca2d7e216a0_1, v0x5ca2d7e21010_2, v0x5ca2d7e216a0_2, v0x5ca2d7e21010_3;
v0x5ca2d7e216a0_3 .array/port v0x5ca2d7e216a0, 3;
E_0x5ca2d7d31a60/3 .event edge, v0x5ca2d7e216a0_3, v0x5ca2d7e1deb0_0, v0x5ca2d7e1f9c0_0, v0x5ca2d7e1e630_0;
E_0x5ca2d7d31a60/4 .event edge, v0x5ca2d7e1e630_0, v0x5ca2d7e1e7f0_0, v0x5ca2d7e1e7f0_0;
E_0x5ca2d7d31a60 .event/or E_0x5ca2d7d31a60/0, E_0x5ca2d7d31a60/1, E_0x5ca2d7d31a60/2, E_0x5ca2d7d31a60/3, E_0x5ca2d7d31a60/4;
E_0x5ca2d7d0f070 .event edge, v0x5ca2d7e1f0d0_0, v0x5ca2d7e20bd0_0;
v0x5ca2d7e21c70_0 .array/port v0x5ca2d7e21c70, 0;
v0x5ca2d7e20620_0 .array/port v0x5ca2d7e20620, 0;
v0x5ca2d7e1faa0_0 .array/port v0x5ca2d7e1faa0, 0;
E_0x5ca2d7e1ba70/0 .event edge, v0x5ca2d7e21c70_0, v0x5ca2d7e20620_0, v0x5ca2d7e1faa0_0, v0x5ca2d7e1e130_0;
v0x5ca2d7e22220_0 .array/port v0x5ca2d7e22220, 0;
E_0x5ca2d7e1ba70/1 .event edge, v0x5ca2d7e21010_0, v0x5ca2d7e22220_0, v0x5ca2d7e22b70_0, v0x5ca2d7e22d30_0;
v0x5ca2d7e21c70_1 .array/port v0x5ca2d7e21c70, 1;
v0x5ca2d7e20620_1 .array/port v0x5ca2d7e20620, 1;
v0x5ca2d7e1faa0_1 .array/port v0x5ca2d7e1faa0, 1;
E_0x5ca2d7e1ba70/2 .event edge, v0x5ca2d7e21c70_1, v0x5ca2d7e20620_1, v0x5ca2d7e1faa0_1, v0x5ca2d7e21010_1;
v0x5ca2d7e22220_1 .array/port v0x5ca2d7e22220, 1;
v0x5ca2d7e21c70_2 .array/port v0x5ca2d7e21c70, 2;
v0x5ca2d7e20620_2 .array/port v0x5ca2d7e20620, 2;
v0x5ca2d7e1faa0_2 .array/port v0x5ca2d7e1faa0, 2;
E_0x5ca2d7e1ba70/3 .event edge, v0x5ca2d7e22220_1, v0x5ca2d7e21c70_2, v0x5ca2d7e20620_2, v0x5ca2d7e1faa0_2;
v0x5ca2d7e22220_2 .array/port v0x5ca2d7e22220, 2;
v0x5ca2d7e21c70_3 .array/port v0x5ca2d7e21c70, 3;
v0x5ca2d7e20620_3 .array/port v0x5ca2d7e20620, 3;
E_0x5ca2d7e1ba70/4 .event edge, v0x5ca2d7e21010_2, v0x5ca2d7e22220_2, v0x5ca2d7e21c70_3, v0x5ca2d7e20620_3;
v0x5ca2d7e1faa0_3 .array/port v0x5ca2d7e1faa0, 3;
v0x5ca2d7e22220_3 .array/port v0x5ca2d7e22220, 3;
E_0x5ca2d7e1ba70/5 .event edge, v0x5ca2d7e1faa0_3, v0x5ca2d7e21010_3, v0x5ca2d7e22220_3;
E_0x5ca2d7e1ba70 .event/or E_0x5ca2d7e1ba70/0, E_0x5ca2d7e1ba70/1, E_0x5ca2d7e1ba70/2, E_0x5ca2d7e1ba70/3, E_0x5ca2d7e1ba70/4, E_0x5ca2d7e1ba70/5;
L_0x5ca2d7e25590 .cmp/ne 8, v0x5ca2d7e1f820_0, v0x5ca2d7e23ff0_0;
L_0x5ca2d7e25690 .part v0x5ca2d7e23d80_0, 20, 12;
L_0x5ca2d7e25780 .concat [ 12 8 0 0], L_0x5ca2d7e25690, L_0x7e5e3fa2f018;
L_0x5ca2d7e258c0 .part v0x5ca2d7e23d80_0, 0, 20;
L_0x5ca2d7e25990 .part v0x5ca2d7e23d80_0, 16, 16;
L_0x5ca2d7e25a60 .concat [ 16 4 0 0], L_0x5ca2d7e25990, L_0x7e5e3fa2f060;
L_0x5ca2d7e25bc0 .part v0x5ca2d7e23d80_0, 0, 16;
L_0x5ca2d7e25c60 .part v0x5ca2d7e23d80_0, 12, 20;
L_0x5ca2d7e25d50 .part v0x5ca2d7e23d80_0, 0, 12;
L_0x5ca2d7e25e20 .part v0x5ca2d7e23d80_0, 10, 22;
L_0x5ca2d7e25f50 .part L_0x5ca2d7e25e20, 0, 20;
L_0x5ca2d7e26020 .part v0x5ca2d7e23d80_0, 0, 10;
L_0x5ca2d7e26130 .part v0x5ca2d7e23d80_0, 12, 8;
L_0x5ca2d7e26260 .concat [ 2 20 0 0], L_0x7e5e3fa2f0a8, L_0x5ca2d7e25780;
L_0x5ca2d7e26450 .concat [ 22 10 0 0], L_0x5ca2d7e26260, L_0x7e5e3fa2f0f0;
L_0x5ca2d7e36550 .arith/sum 32, v0x5ca2d7e254c0_0, L_0x5ca2d7e26450;
L_0x5ca2d7e36720 .part v0x5ca2d7e1e630_0, 10, 22;
L_0x5ca2d7e36810 .concat [ 2 8 22 0], L_0x7e5e3fa2f138, L_0x5ca2d7e26130, L_0x5ca2d7e36720;
L_0x5ca2d7e36b10 .cmp/eq 3, v0x5ca2d7e1f9c0_0, L_0x7e5e3fa2f180;
L_0x5ca2d7e36cf0 .cmp/eq 3, v0x5ca2d7e1f9c0_0, L_0x7e5e3fa2f1c8;
L_0x5ca2d7e369d0 .reduce/nor v0x5ca2d7e23be0_0;
L_0x5ca2d7e370a0 .reduce/nor v0x5ca2d7e24a90_0;
L_0x5ca2d7e375f0 .cmp/eq 3, v0x5ca2d7e1f9c0_0, L_0x7e5e3fa2f210;
L_0x5ca2d7e378a0 .cmp/ne 3, v0x5ca2d7e1f9c0_0, L_0x7e5e3fa2f258;
L_0x5ca2d7e37a10 .cmp/ne 3, v0x5ca2d7e1f9c0_0, L_0x7e5e3fa2f2a0;
S_0x5ca2d7e1bbd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 260, 4 260 0, S_0x5ca2d7e1af00;
 .timescale 0 0;
v0x5ca2d7e1bdb0_0 .var/2s "i", 31 0;
S_0x5ca2d7e234f0 .scope task, "wait_mmu_ready" "wait_mmu_ready" 3 222, 3 222 0, S_0x5ca2d7db49a0;
 .timescale -9 -12;
TD_mmu_test_tb.wait_mmu_ready ;
T_1.6 ;
    %load/vec4 v0x5ca2d7e249c0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_1.7, 8;
    %wait E_0x5ca2d7d30680;
    %jmp T_1.6;
T_1.7 ;
    %end;
    .scope S_0x5ca2d7e1af00;
T_2 ;
Ewait_0 .event/or E_0x5ca2d7e1ba70, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e20bd0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ca2d7e20c90_0, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21c70, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e20620, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e1faa0, 4;
    %load/vec4 v0x5ca2d7e1e130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e22220, 4;
    %load/vec4 v0x5ca2d7e22b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e22220, 4;
    %load/vec4 v0x5ca2d7e22d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e20bd0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ca2d7e20c90_0, 0, 5;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21c70, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e20620, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e1faa0, 4;
    %load/vec4 v0x5ca2d7e1e130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5ca2d7e20bd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e22220, 4;
    %load/vec4 v0x5ca2d7e22b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e22220, 4;
    %load/vec4 v0x5ca2d7e22d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.6, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e20bd0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5ca2d7e20c90_0, 0, 5;
T_2.6 ;
    %jmp T_2.5;
T_2.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21c70, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e20620, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e1faa0, 4;
    %load/vec4 v0x5ca2d7e1e130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5ca2d7e20bd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e22220, 4;
    %load/vec4 v0x5ca2d7e22b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e22220, 4;
    %load/vec4 v0x5ca2d7e22d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.10, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e20bd0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5ca2d7e20c90_0, 0, 5;
T_2.10 ;
    %jmp T_2.9;
T_2.8 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21c70, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e20620, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e1faa0, 4;
    %load/vec4 v0x5ca2d7e1e130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5ca2d7e20bd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e22220, 4;
    %load/vec4 v0x5ca2d7e22b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e22220, 4;
    %load/vec4 v0x5ca2d7e22d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.14, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e20bd0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5ca2d7e20c90_0, 0, 5;
T_2.14 ;
T_2.12 ;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5ca2d7e1af00;
T_3 ;
Ewait_1 .event/or E_0x5ca2d7d0f070, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e1f350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e1e3b0_0, 0, 1;
    %load/vec4 v0x5ca2d7e1f0d0_0;
    %load/vec4 v0x5ca2d7e20bd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e1e3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e1f350_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5ca2d7e1af00;
T_4 ;
Ewait_2 .event/or E_0x5ca2d7d31a60, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5ca2d7e1f0d0_0;
    %load/vec4 v0x5ca2d7e20bd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5ca2d7e20c90_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e216a0, 4;
    %load/vec4 v0x5ca2d7e22c50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e216a0, 4;
    %load/vec4 v0x5ca2d7e22e10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5ca2d7e20c90_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.8, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e216a0, 4;
    %load/vec4 v0x5ca2d7e22c50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e216a0, 4;
    %load/vec4 v0x5ca2d7e22e10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5ca2d7e20c90_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_4.10, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.12, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e216a0, 4;
    %load/vec4 v0x5ca2d7e22c50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e216a0, 4;
    %load/vec4 v0x5ca2d7e22e10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
T_4.13 ;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x5ca2d7e20c90_0;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_4.14, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e21010, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.16, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e216a0, 4;
    %load/vec4 v0x5ca2d7e22c50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ca2d7e216a0, 4;
    %load/vec4 v0x5ca2d7e22e10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
T_4.17 ;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x5ca2d7e1deb0_0;
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
T_4.15 ;
T_4.11 ;
T_4.7 ;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5ca2d7e1f0d0_0;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 12, 20, 6;
    %load/vec4 v0x5ca2d7e22c50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.22, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x5ca2d7e22e10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v0x5ca2d7e1deb0_0;
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
T_4.23 ;
T_4.21 ;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0x5ca2d7e1deb0_0;
    %store/vec4 v0x5ca2d7e1e470_0, 0, 32;
T_4.19 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5ca2d7e1af00;
T_5 ;
    %wait E_0x5ca2d7d31710;
    %load/vec4 v0x5ca2d7e1f900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ca2d7e1f9c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ca2d7e20f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ca2d7e20d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ca2d7e20e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ca2d7e1f270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ca2d7e1d850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ca2d7e1f820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ca2d7e1ecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ca2d7e1e210_0, 0;
    %fork t_1, S_0x5ca2d7e1bbd0;
    %jmp t_0;
    .scope S_0x5ca2d7e1bbd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1bdb0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5ca2d7e1bdb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5ca2d7e1bdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x5ca2d7e1bdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e22220, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x5ca2d7e1bdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e216a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5ca2d7e1bdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1faa0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5ca2d7e1bdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20620, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x5ca2d7e1bdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e200a0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x5ca2d7e1bdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e215e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5ca2d7e1bdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20000, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5ca2d7e1bdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1ff60, 0, 4;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x5ca2d7e1bdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21010, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ca2d7e1bdb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ca2d7e1bdb0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x5ca2d7e1af00;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5ca2d7e1f190_0;
    %assign/vec4 v0x5ca2d7e1f9c0_0, 0;
    %load/vec4 v0x5ca2d7e1ec10_0;
    %assign/vec4 v0x5ca2d7e1ecd0_0, 0;
    %load/vec4 v0x5ca2d7e1ec10_0;
    %load/vec4 v0x5ca2d7e1eb50_0;
    %and;
    %assign/vec4 v0x5ca2d7e1e210_0, 0;
    %load/vec4 v0x5ca2d7e1e130_0;
    %assign/vec4 v0x5ca2d7e1f820_0, 0;
    %load/vec4 v0x5ca2d7e1d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5ca2d7e1d850_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ca2d7e1d850_0, 0;
T_5.4 ;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x5ca2d7e20bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x5ca2d7e20d70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ca2d7e20d70_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x5ca2d7e20e50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ca2d7e20e50_0, 0;
T_5.10 ;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x5ca2d7e1f270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ca2d7e1f270_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ca2d7e1af00;
T_6 ;
Ewait_3 .event/or E_0x5ca2d7d313c0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x5ca2d7e1dd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x5ca2d7e1f0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
T_6.10 ;
T_6.7 ;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x5ca2d7e20bd0_0;
    %load/vec4 v0x5ca2d7e1e3b0_0;
    %and;
    %load/vec4 v0x5ca2d7e1f350_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x5ca2d7e20bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
T_6.14 ;
T_6.12 ;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5ca2d7e1eb50_0;
    %load/vec4 v0x5ca2d7e1ec10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x5ca2d7e1ea70_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
    %jmp T_6.21;
T_6.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
    %jmp T_6.21;
T_6.18 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
    %jmp T_6.21;
T_6.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
    %jmp T_6.21;
T_6.21 ;
    %pop/vec4 1;
T_6.15 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5ca2d7e1eb50_0;
    %load/vec4 v0x5ca2d7e1ec10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %load/vec4 v0x5ca2d7e1ea70_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
T_6.25 ;
T_6.22 ;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5ca2d7e1dd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
T_6.26 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x5ca2d7e1dd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.28, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
T_6.28 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5ca2d7e20240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ca2d7e1f190_0, 0, 3;
T_6.30 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5ca2d7e1af00;
T_7 ;
    %wait E_0x5ca2d7d30680;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ca2d7e1eb50_0;
    %and;
    %load/vec4 v0x5ca2d7e1ec10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5ca2d7e1ea70_0;
    %assign/vec4 v0x5ca2d7e1e630_0, 0;
T_7.0 ;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ca2d7e1eb50_0;
    %and;
    %load/vec4 v0x5ca2d7e1ec10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5ca2d7e1ea70_0;
    %assign/vec4 v0x5ca2d7e1e7f0_0, 0;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ca2d7e1af00;
T_8 ;
    %wait E_0x5ca2d7d30680;
    %load/vec4 v0x5ca2d7e20240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5ca2d7e1eb50_0;
    %and;
    %load/vec4 v0x5ca2d7e1f190_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5ca2d7e20f30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %load/vec4 v0x5ca2d7e1e130_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1faa0, 0, 4;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.9, 4;
    %load/vec4 v0x5ca2d7e22b70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e22220, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 12, 20, 6;
    %pad/u 20;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e216a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e200a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 2, 10, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e215e0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20000, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1ff60, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 17, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20620, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21010, 0, 4;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x5ca2d7e22d30_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e22220, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 20, 12, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e216a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e200a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 2, 4, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e215e0, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20000, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1ff60, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 11, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20620, 0, 4;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21010, 0, 4;
T_8.10 ;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %load/vec4 v0x5ca2d7e1e130_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1faa0, 0, 4;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.11, 4;
    %load/vec4 v0x5ca2d7e22b70_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e22220, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 12, 20, 6;
    %pad/u 20;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e216a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e200a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 2, 10, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e215e0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20000, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1ff60, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 17, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20620, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21010, 0, 4;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x5ca2d7e22d30_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e22220, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 20, 12, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e216a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e200a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 2, 4, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e215e0, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20000, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1ff60, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 11, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20620, 0, 4;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21010, 0, 4;
T_8.12 ;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %load/vec4 v0x5ca2d7e1e130_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1faa0, 0, 4;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.13, 4;
    %load/vec4 v0x5ca2d7e22b70_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e22220, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 12, 20, 6;
    %pad/u 20;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e216a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e200a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 2, 10, 5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e215e0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20000, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1ff60, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 17, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20620, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21010, 0, 4;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x5ca2d7e22d30_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e22220, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 20, 12, 5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e216a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e200a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 2, 4, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e215e0, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20000, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1ff60, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 11, 5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20620, 0, 4;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21010, 0, 4;
T_8.14 ;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21c70, 0, 4;
    %load/vec4 v0x5ca2d7e1e130_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1faa0, 0, 4;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.15, 4;
    %load/vec4 v0x5ca2d7e22b70_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e22220, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 12, 20, 6;
    %pad/u 20;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e216a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e200a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 2, 10, 5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e215e0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20000, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1ff60, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 1, 17, 6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20620, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21010, 0, 4;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0x5ca2d7e22d30_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e22220, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 20, 12, 5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e216a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e630_0;
    %parti/s 4, 5, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e200a0, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 2, 4, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e215e0, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 3, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20000, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 2, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e1ff60, 0, 4;
    %load/vec4 v0x5ca2d7e1e7f0_0;
    %parti/s 1, 11, 5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e20620, 0, 4;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e21010, 0, 4;
T_8.16 ;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5ca2d7e20f30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5ca2d7e20f30_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5ca2d7e1af00;
T_9 ;
Ewait_4 .event/or E_0x5ca2d7d31070, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ec10_0, 0, 1;
    %load/vec4 v0x5ca2d7e1e470_0;
    %store/vec4 v0x5ca2d7e1e990_0, 0, 32;
    %load/vec4 v0x5ca2d7e1e070_0;
    %store/vec4 v0x5ca2d7e1ef50_0, 0, 1;
    %load/vec4 v0x5ca2d7e1ddd0_0;
    %store/vec4 v0x5ca2d7e1ed90_0, 0, 2;
    %load/vec4 v0x5ca2d7e1df90_0;
    %store/vec4 v0x5ca2d7e1ee70_0, 0, 32;
    %load/vec4 v0x5ca2d7e1f0d0_0;
    %nor/r;
    %load/vec4 v0x5ca2d7e1dd10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e1ec10_0, 0, 1;
    %load/vec4 v0x5ca2d7e1deb0_0;
    %store/vec4 v0x5ca2d7e1e990_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5ca2d7e1f9c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e1ec10_0, 0, 1;
    %load/vec4 v0x5ca2d7e1e550_0;
    %store/vec4 v0x5ca2d7e1e990_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ef50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ca2d7e1ed90_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ee70_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e1ec10_0, 0, 1;
    %load/vec4 v0x5ca2d7e1e710_0;
    %store/vec4 v0x5ca2d7e1e990_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ef50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ca2d7e1ed90_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ee70_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5ca2d7e1dd10_0;
    %store/vec4 v0x5ca2d7e1ec10_0, 0, 1;
    %load/vec4 v0x5ca2d7e1e470_0;
    %store/vec4 v0x5ca2d7e1e990_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5ca2d7db49a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e23850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e24c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e24d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e24da0_0, 0, 32;
    %end;
    .thread T_10, $init;
    .scope S_0x5ca2d7db49a0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x5ca2d7e23850_0;
    %inv;
    %store/vec4 v0x5ca2d7e23850_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5ca2d7db49a0;
T_12 ;
    %fork t_3, S_0x5ca2d7db6330;
    %jmp t_2;
    .scope S_0x5ca2d7db6330;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7dfd220_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5ca2d7dfd220_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5ca2d7dfd220_0;
    %store/vec4a v0x5ca2d7e24920, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ca2d7dfd220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ca2d7dfd220_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_0x5ca2d7db49a0;
t_2 %join;
    %pushi/vec4 2100254, 0, 32;
    %ix/load 4, 16385, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ca2d7e24920, 4, 0;
    %pushi/vec4 69633, 0, 32;
    %ix/load 4, 16384, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ca2d7e24920, 4, 0;
    %pushi/vec4 3149886, 0, 32;
    %ix/load 4, 17409, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ca2d7e24920, 4, 0;
    %pushi/vec4 3153982, 0, 32;
    %ix/load 4, 17410, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ca2d7e24920, 4, 0;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 524288, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ca2d7e24920, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %ix/load 4, 787456, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ca2d7e24920, 4, 0;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 788480, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ca2d7e24920, 4, 0;
    %vpi_call/w 3 97 "$display", "DEBUG: Test data stored at indices:" {0 0 0};
    %vpi_call/w 3 98 "$display", "  0x200000 >> 2 = %d (0x%x) -> 0x%x", 32'b00000000000010000000000000000000, 32'b00000000000010000000000000000000, &A<v0x5ca2d7e24920, 524288> {0 0 0};
    %vpi_call/w 3 99 "$display", "  0x301000 >> 2 = %d (0x%x) -> 0x%x", 32'b00000000000011000000010000000000, 32'b00000000000011000000010000000000, &A<v0x5ca2d7e24920, 787456> {0 0 0};
    %vpi_call/w 3 100 "$display", "  0x302000 >> 2 = %d (0x%x) -> 0x%x", 32'b00000000000011000000100000000000, 32'b00000000000011000000100000000000, &A<v0x5ca2d7e24920, 788480> {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5ca2d7db49a0;
T_13 ;
    %wait E_0x5ca2d7d31710;
    %load/vec4 v0x5ca2d7e24c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ca2d7e24400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ca2d7e24190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ca2d7e24330_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ca2d7e24400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ca2d7e24190_0, 0;
    %load/vec4 v0x5ca2d7e245e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5ca2d7e24850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5ca2d7e24780_0;
    %load/vec4 v0x5ca2d7e24260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ca2d7e24920, 0, 4;
    %load/vec4 v0x5ca2d7e24260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 3 116 "$display", "DEBUG: Memory write to 0x%x (index %d) = 0x%x", v0x5ca2d7e24260_0, S<0,vec4,u32>, v0x5ca2d7e24780_0 {1 0 0};
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5ca2d7e24260_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5ca2d7e24920, 4;
    %assign/vec4 v0x5ca2d7e24330_0, 0;
    %load/vec4 v0x5ca2d7e24260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5ca2d7e24260_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5ca2d7e24920, 4;
    %vpi_call/w 3 119 "$display", "DEBUG: Memory read from 0x%x (index %d) = 0x%x", v0x5ca2d7e24260_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5ca2d7db49a0;
T_14 ;
    %vpi_call/w 3 230 "$dumpfile", "mmu_test_tb.vcd" {0 0 0};
    %vpi_call/w 3 231 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ca2d7db49a0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e23d80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e23be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e23f20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ca2d7e23cb0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e23e50_0, 0, 32;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5ca2d7e254c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e24a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e237b0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ca2d7e240c0_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5ca2d7e23ff0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e24f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e25180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e24e40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e24fe0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ca2d7e250b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e25250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e24c30_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ca2d7d30680;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e24c30_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_14.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.3, 5;
    %jmp/1 T_14.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ca2d7d30680;
    %jmp T_14.2;
T_14.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 257 "$display", "=== ARM7TDMI MMU Test ===" {0 0 0};
    %vpi_call/w 3 258 "$display", "TLB Entries: %d", P_0x5ca2d7dc3d20 {0 0 0};
    %vpi_call/w 3 259 "$display", "L1 Table Base: 0x%08x", P_0x5ca2d7dc3ca0 {0 0 0};
    %vpi_call/w 3 260 "$display", "L2 Table Base: 0x%08x\012", P_0x5ca2d7dc3ce0 {0 0 0};
    %vpi_call/w 3 263 "$display", "=== MMU Disabled Tests ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e24a90_0, 0, 1;
    %pushi/vec4 2097152, 0, 32;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %pushi/str "Direct access - MMU disabled";
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e24a90_0, 0, 1;
    %vpi_call/w 3 269 "$display", "=== Section Mapping Tests ===" {0 0 0};
    %pushi/vec4 1048576, 0, 32;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %pushi/str "Section mapping - VA 0x100000 -> PA 0x200000";
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5ca2d7e234f0;
    %join;
    %pushi/vec4 1048576, 0, 32;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %pushi/str "Section mapping - TLB hit";
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %vpi_call/w 3 277 "$display", "=== Page Mapping Tests ===" {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %pushi/str "Page mapping - VA 0x1000 -> PA 0x301000";
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5ca2d7e234f0;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %pushi/str "Page mapping - TLB hit";
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %pushi/str "Page mapping - different page, same L2";
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5ca2d7e234f0;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 2882400000, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %pushi/str "Page mapping - write access";
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5ca2d7e234f0;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 2882400000, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %pushi/str "Page mapping - read back written data";
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %pushi/str "Unmapped address - should fault";
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5ca2d7e234f0;
    %join;
    %vpi_call/w 3 300 "$display", "=== TLB Management Tests ===" {0 0 0};
    %load/vec4 v0x5ca2d7e24d00_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 301 "$display", "Test %d: TLB flush all", S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ca2d7e24d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ca2d7e24d00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e24f10_0, 0, 1;
    %wait E_0x5ca2d7d30680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e24f10_0, 0, 1;
    %wait E_0x5ca2d7d30680;
    %vpi_call/w 3 307 "$display", "  TLB flushed - all entries invalidated" {0 0 0};
    %vpi_call/w 3 308 "$display", "  \342\234\205 PASS\012" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ca2d7e24da0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ca2d7e24da0_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 2882400000, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %pushi/str "Page access after TLB flush - should miss";
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5ca2d7e234f0;
    %join;
    %load/vec4 v0x5ca2d7e24d00_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 316 "$display", "Test %d: TLB flush single entry", S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ca2d7e24d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ca2d7e24d00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7e25180_0, 0, 1;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5ca2d7e24e40_0, 0, 32;
    %wait E_0x5ca2d7d30680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e25180_0, 0, 1;
    %wait E_0x5ca2d7d30680;
    %vpi_call/w 3 323 "$display", "  Single TLB entry flushed for address 0x00001000" {0 0 0};
    %vpi_call/w 3 324 "$display", "  \342\234\205 PASS\012" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ca2d7e24da0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ca2d7e24da0_0, 0, 32;
    %vpi_call/w 3 328 "$display", "=== Domain Access Control Tests ===" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ca2d7e240c0_0, 0, 4;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %pushi/str "Domain access denied - should fault";
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5ca2d7e234f0;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ca2d7e240c0_0, 0, 4;
    %vpi_call/w 3 336 "$display", "=== TLB Stress Test ===" {0 0 0};
    %fork t_5, S_0x5ca2d7e1a3d0;
    %jmp t_4;
    .scope S_0x5ca2d7e1a3d0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7da9bf0_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x5ca2d7da9bf0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_14.5, 5;
    %fork t_7, S_0x5ca2d7e1a5d0;
    %jmp t_6;
    .scope S_0x5ca2d7e1a5d0;
t_7 ;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0x5ca2d7da9bf0_0;
    %muli 4096, 0, 32;
    %add;
    %store/vec4 v0x5ca2d7dcf4f0_0, 0, 32;
    %vpi_func/s 3 343 "$sformatf", "Multiple TLB entries - address %d", v0x5ca2d7da9bf0_0 {0 0 0};
    %store/str v0x5ca2d7ddf070_0;
    %load/vec4 v0x5ca2d7da9bf0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v0x5ca2d7da9bf0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 2882400000, 0, 32;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 305419896, 0, 32;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0x5ca2d7db1540_0, 0, 32;
    %load/vec4 v0x5ca2d7dcf4f0_0;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %load/vec4 v0x5ca2d7db1540_0;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %load/str v0x5ca2d7ddf070_0;
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x5ca2d7dcf4f0_0;
    %store/vec4 v0x5ca2d7e1ac30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ca2d7e1ae40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7e1ad10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ca2d7dac6e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ca2d7dab130_0, 0, 1;
    %load/str v0x5ca2d7ddf070_0;
    %store/str v0x5ca2d7e1ab60_0;
    %fork TD_mmu_test_tb.test_memory_access, S_0x5ca2d7e1a8b0;
    %join;
T_14.7 ;
    %fork TD_mmu_test_tb.wait_mmu_ready, S_0x5ca2d7e234f0;
    %join;
    %end;
    .scope S_0x5ca2d7e1a3d0;
t_6 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ca2d7da9bf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ca2d7da9bf0_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %end;
    .scope S_0x5ca2d7db49a0;
t_4 %join;
    %wait E_0x5ca2d7d30680;
    %vpi_call/w 3 358 "$display", "\012=== Test Results ===" {0 0 0};
    %vpi_call/w 3 359 "$display", "Tests Run: %d", v0x5ca2d7e24d00_0 {0 0 0};
    %vpi_call/w 3 360 "$display", "Tests Passed: %d", v0x5ca2d7e24da0_0 {0 0 0};
    %load/vec4 v0x5ca2d7e24da0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5ca2d7e24d00_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 361 "$display", "Pass Rate: %.1f%%", W<0,r> {0 1 0};
    %vpi_call/w 3 363 "$display", "\012=== MMU Statistics ===" {0 0 0};
    %vpi_call/w 3 364 "$display", "TLB Hits: %d", v0x5ca2d7e25320_0 {0 0 0};
    %vpi_call/w 3 365 "$display", "TLB Misses: %d", v0x5ca2d7e253f0_0 {0 0 0};
    %vpi_call/w 3 366 "$display", "Page Faults: %d", v0x5ca2d7e24b60_0 {0 0 0};
    %load/vec4 v0x5ca2d7e25320_0;
    %cvt/rv;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5ca2d7e25320_0;
    %load/vec4 v0x5ca2d7e253f0_0;
    %add;
    %cvt/rv;
    %div/wr;
    %vpi_call/w 3 367 "$display", "TLB Hit Rate: %.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5ca2d7e24da0_0;
    %load/vec4 v0x5ca2d7e24d00_0;
    %cmp/e;
    %jmp/0xz  T_14.10, 4;
    %vpi_call/w 3 370 "$display", "\012\342\234\205 ALL MMU TESTS PASSED!" {0 0 0};
    %jmp T_14.11;
T_14.10 ;
    %vpi_call/w 3 372 "$display", "\012\342\235\214 SOME MMU TESTS FAILED" {0 0 0};
T_14.11 ;
    %vpi_call/w 3 375 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5ca2d7db49a0;
T_15 ;
    %delay 100000000, 0;
    %vpi_call/w 3 381 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 382 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "mmu_test_tb.sv";
    "../rtl/arm7tdmi_mmu.sv";
