Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Apr  9 14:54:16 2021
| Host         : Fractalisk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   958 |
|    Minimum number of control sets                        |   958 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   613 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   958 |
| >= 0 to < 4        |   107 |
| >= 4 to < 6        |    39 |
| >= 6 to < 8        |    75 |
| >= 8 to < 10       |    55 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |    22 |
| >= 16              |   630 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2171 |          692 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1612 |          508 |
| Yes          | No                    | No                     |           35784 |         3949 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3192 |          630 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                      Enable Signal                                                                                                                      |                                                                                                                  Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                     |                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data16_out                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_tlast_out                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state962                                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1168_out                                                                                                                                                                                                          | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1171_out                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/i_23_reg_27660                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/j21_0_reg_9650                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2__0_n_0                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[5]_i_1_n_0                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_2[0]                                                                                                                                                                 | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1165_out                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_w1_M_AXIS_V_last_U/obuf_inst/p_0_in__0                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_w1_M_AXIS_V_last_U/obuf_inst/E[0]                                                                                                                                                                            | design_1_i/mlp_dance3_0/inst/regslice_both_w1_M_AXIS_V_last_U/obuf_inst/SR[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2_n_0                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3615                                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state818                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db10                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/E[0]                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1             |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg_0[0]                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ap_rst_n_1[0]                                                                                                                                                                      | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state961                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                              | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                              | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/staged_0_fu_216[2]_i_1_n_33                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3077                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/zext_ln172_reg_2918_reg0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/j8_0_reg_11200                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_11[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1149_out                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/i_22_reg_29130                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1153_out                                                                                                                                                                                                          | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1156_out                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3629                                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3604                                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/j19_0_reg_9430                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/E[0]                                                                                                                                                                               | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3603                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                     | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/j17_0_reg_9210                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/zext_ln198_reg_2723_reg0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/zext_ln193_reg_2694_reg0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state674                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fadd_3bkb_U11/aclken                                                                                                                                                                    | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fmul_3cud_U13/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_1_in10_out                                                                     |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/i_9_reg_26890                                                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state530                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/i_19_reg_27420                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/i_13_reg_27180                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U27/aclken                                                                                                                                                                  | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U27/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_1_in10_out                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1172_out                                                                                                                                                                                                          | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1175_out                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1174_out                                                                                                                                                                                                          | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1229_out                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_15[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1167_out                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U27/aclken                                                                                                                                                                  | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U26/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_1_in10_out                                                                   |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3611                                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fadd_3bkb_U11/aclken                                                                                                                                                                    | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fmul_3cud_U12/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_1_in10_out                                                                     |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3609                                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1170_out                                                                                                                                                                                                          | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1173_out                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1221_out                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3613                                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_5[0]                                                                                                                                                                 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ap_CS_fsm_reg[454][0]                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_14[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1166_out                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_18[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_17[0]                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/zext_ln203_reg_2747_reg0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_16[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1169_out                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_12[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_29[0]                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage63                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage63                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage63                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp8_stage63                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                           |                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                |                                                                                                                                                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                |                                                                                                                                                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_13[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1223_out                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_4[0]                                                                                                                                                                 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ap_CS_fsm_reg[452][0]                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_7[0]                                                                                                                                                                 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ap_CS_fsm_reg[464][0]                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                      |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_22[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1227_out                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp1_stage15                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp0_stage63                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage15                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp2_stage15                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp3_stage15                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp4_stage63                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp5_stage63                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp6_stage63                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp7_stage63                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/j4_0_reg_10760                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/j6_0_reg_10980                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/j2_0_reg_10540                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/zext_ln157_reg_2846_reg0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/zext_ln167_reg_2894_reg0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/zext_ln162_reg_2870_reg0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/zext_ln152_reg_2822_reg0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage15                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fmul_3cud_U3/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[1]                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fmul_3cud_U33/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[0]                                                                      |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_24[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1151_out                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                      | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fmul_3cud_U34/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[1]                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_26[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1154_out                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_9[0]                                                                                                                                                                 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ap_CS_fsm_reg[470][0]                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp3_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3623                                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_23[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1150_out                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_25[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1152_out                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3621                                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_28[0]                                                                                                                                                                | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ap_CS_fsm_reg[472][0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/i_8_reg_28410                                                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fmul_3cud_U4/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[0]                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fmul_3cud_U19/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[1]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/i_12_reg_28650                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/i_4_reg_28170                                                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/i_18_reg_28890                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3625                                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fmul_3cud_U20/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[1]                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1161_out                                                                                                                                                                                                          | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1231_out                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state2549                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state2021                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state1493                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1225_out                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                      | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_state3627                                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1155_out                                                                                                                                                                                                          | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1158_out                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1159_out                                                                                                                                                                                                          | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1162_out                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1157_out                                                                                                                                                                                                          | design_1_i/mlp_dance3_0/inst/ap_NS_fsm1160_out                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_0                                                                                                                                                                    | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ap_CS_fsm_reg[468][0]                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_1                                                                                                                                                                    | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ap_CS_fsm_reg[466][0]                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]       |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                   |                                                                                                                                                                                                                                                    |                1 |              9 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         |                                                                                                                                                                                                                                                    |                1 |              9 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg[0]                                                                |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_5[0]                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1[0]                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                    |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_6[0]                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_2[0]                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_4[0]                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                            |                                                                                                                                                                                                                                                    |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                |                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                            |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                            |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp8_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             14 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |             14 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                     |                                                                                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                            |                5 |             14 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                  |                                                                                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_0[0]                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                             |                2 |             14 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fadd_3bkb_U11/aclken                                                                                                                                                                    | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fadd_3bkb_U10/mlp_dance3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_33   |                2 |             15 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/mlp_dance3_fadd_3bkb_U38/mlp_dance3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                               |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fadd_3bkb_U18/mlp_dance3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                         |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                      |                                                                                                                                                                                                                                                    |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fadd_3bkb_U17/mlp_dance3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                         |                2 |             15 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U32/mlp_dance3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                       |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/mlp_dance3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                       |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U2/mlp_dance3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                      |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/mlp_dance3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                      |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U27/aclken                                                                                                                                                                  | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U25/mlp_dance3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_33 |                2 |             15 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U27/aclken                                                                                                                                                                  | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/mlp_dance3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_33 |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fadd_3bkb_U11/aclken                                                                                                                                                                    | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fadd_3bkb_U11/mlp_dance3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_33   |                1 |             15 |        15.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                       |                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf              |                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp1_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                      |                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp7_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                            |                                                                                                                                                                                                                                                    |                7 |             19 |         2.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp6_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp4_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/ap_CS_fsm_pp5_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fmul_3cud_U3/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[0]                                                                     |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fmul_3cud_U19/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[0]                                                                        |                4 |             22 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fmul_3cud_U33/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[1]                                                                      |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                |                                                                                                                                                                                                                                                    |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fmul_3cud_U20/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[0]                                                                        |                4 |             22 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fmul_3cud_U4/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[1]                                                                     |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fadd_3bkb_U11/aclken                                                                                                                                                                    | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fmul_3cud_U13/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/ce_r_reg                                                                         |                4 |             22 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fadd_3bkb_U11/aclken                                                                                                                                                                    | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fmul_3cud_U12/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/ce_r_reg                                                                         |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U27/aclken                                                                                                                                                                  | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U26/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/ce_r_reg                                                                       |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fmul_3cud_U34/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[0]                                                                      |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U27/aclken                                                                                                                                                                  | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U27/mlp_dance3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/ce_r_reg                                                                       |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                 |                                                                                                                                                                                                                                                    |                2 |             24 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                    |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                4 |             25 |         6.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                            |               12 |             26 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                            |                7 |             26 |         3.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                               |                4 |             26 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                    |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                                                    |                2 |             29 |        14.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |               12 |             30 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                             |                6 |             31 |         5.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                5 |             31 |         6.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_28050                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage13                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_8300                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_8240                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_7950                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_7890                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_8120                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_8060                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_8180                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_8360                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_28170                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_11[0]                                                                                                                                                                |                                                                                                                                                                                                                                                    |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_28460                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_28580                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_28340                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_28400                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_28520                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_20[0]                                                                                                                                                                |                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_10[0]                                                                                                                                                                |                                                                                                                                                                                                                                                    |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_21[0]                                                                                                                                                                |                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_8060                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_7890                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_8000                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_8360                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_8300                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_8240                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage6                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  |                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                              |                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_8180                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_7950                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_28220                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_28220                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_8000                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_28050                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_8120                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_28520                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_28280                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/bias_4_load_reg_29280                                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_28460                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_28580                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_19[0]                                                                                                                                                                |                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p0396_out                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_28580                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        |                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_28340                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                    |                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27452                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_28280                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_28460                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_28110                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_28110                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/reg_12680                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/reg_12740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/reg_12790                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_28520                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/val_2_reg_27090                                                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/val_8_reg_27710                                                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/val_7_reg_29330                                                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27653                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage6                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_27653                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage13                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_28280                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_28400                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_28170                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/buffer_4_U/mlp_dance3_bias_4_ram_U/buffer_4_ce0                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/buffer_4_U/mlp_dance3_bias_4_ram_U/p_0_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                            |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage13                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                         |                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_28220                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_28340                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_28170                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_28050                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_28110                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_27653                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p0396_out                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_28400                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/E[0]                                                                                                                                                                               | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/SR[0]                                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_M_AXIS_V_data_U/obuf_inst/odata_reg[32]_0[0]                                                                                                                                                                 | design_1_i/mlp_dance3_0/inst/regslice_both_M_AXIS_V_data_U/obuf_inst/SR[0]                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_M_AXIS_V_data_U/obuf_inst/p_0_in__0                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                               |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                  |                4 |             33 |         8.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                           |                9 |             34 |         3.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ap_CS_fsm_reg[265][0]                                                                                                                                                              |                                                                                                                                                                                                                                                    |                7 |             34 |         4.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               11 |             35 |         3.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                    |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                |                                                                                                                                                                                                                                                    |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                7 |             35 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                7 |             35 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                        |               10 |             35 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                            |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                    |                6 |             37 |         6.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                7 |             37 |         5.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                    |                6 |             37 |         6.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |               10 |             37 |         3.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_0[0]                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                |               10 |             37 |         3.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                7 |             37 |         5.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                    |               10 |             38 |         3.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                              |                                                                                                                                                                                                                                                    |               10 |             38 |         3.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                |                8 |             39 |         4.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                    |                9 |             39 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                    |                3 |             39 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                    |                9 |             39 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                7 |             40 |         5.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                        |                4 |             40 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                    |                3 |             40 |        13.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                    |                7 |             40 |         5.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                    |                8 |             40 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                    |                8 |             40 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                8 |             41 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                8 |             41 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                6 |             41 |         6.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                              |                6 |             41 |         6.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                8 |             42 |         5.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                         |                4 |             42 |        10.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                6 |             43 |         7.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                         |                7 |             43 |         6.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                7 |             46 |         6.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                6 |             46 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                    |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                    |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                       |                                                                                                                                                                                                                                                    |                7 |             49 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                 |                                                                                                                                                                                                                                                    |                7 |             49 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |               17 |             49 |         2.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata[32]_i_1_n_33                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |               12 |             51 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                               |                7 |             52 |         7.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                    |                8 |             53 |         6.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               11 |             53 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                    |               11 |             53 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                    |                8 |             53 |         6.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                |               11 |             59 |         5.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                |               10 |             59 |         5.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |               14 |             60 |         4.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |               11 |             60 |         5.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27657159_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_278513                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_278514                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_278520117_out                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27855                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_276520166_out                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_276519165_out                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_278510                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               38 |             64 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_276516                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27859                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               38 |             64 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_276515163_out                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_278511                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               43 |             64 |         1.49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_278515                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_278517                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               12 |             64 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_276513                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27652                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               17 |             64 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27655                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27658                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               38 |             64 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27857                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27853                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_124_reg_66950                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_126_reg_67050                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/grp_fu_2737_p02                                                                                                                                                          |                                                                                                                                                                                                                                                    |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/reg_276518                                                                                                                                                               |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/reg_27656                                                                                                                                                                |                                                                                                                                                                                                                                                    |               24 |             64 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/grp_fu_2737_p010                                                                                                                                                         |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/reg_276514                                                                                                                                                               |                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/grp_fu_2737_p06                                                                                                                                                          |                                                                                                                                                                                                                                                    |               41 |             64 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/grp_fu_2737_p0699_out                                                                                                                                                    |                                                                                                                                                                                                                                                    |               38 |             64 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/reg_276510                                                                                                                                                               |                                                                                                                                                                                                                                                    |               34 |             64 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/grp_fu_2737_p021113_out                                                                                                                                                  |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/grp_fu_2737_p018110_out                                                                                                                                                  |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/grp_fu_2737_p010103_out                                                                                                                                                  |                                                                                                                                                                                                                                                    |               36 |             64 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/grp_fu_2737_p014                                                                                                                                                         |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fadd_3bkb_U1/ap_CS_fsm_reg[57][0]                                                                                                                                                     |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                    |                4 |             64 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p012105_out                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p013106_out                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p012                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p015108_out                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p017                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p020                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p020112_out                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_calculate_2_fu_1205_ap_ready                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p011104_out                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               31 |             64 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p017109_out                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p018                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p015                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p019111_out                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p011                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p013                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p016                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p0598_out                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               31 |             64 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p09                                                                                                                                                                                    |                                                                                                                                                                                                                                                    |               42 |             64 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p09102_out                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               25 |             64 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p05                                                                                                                                                                                    |                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p07                                                                                                                                                                                    |                                                                                                                                                                                                                                                    |               40 |             64 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p08                                                                                                                                                                                    |                                                                                                                                                                                                                                                    |               33 |             64 |         1.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p08101_out                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               29 |             64 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p03                                                                                                                                                                                    |                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p021115_out                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p07100_out                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               36 |             64 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p04                                                                                                                                                                                    |                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p0497_out                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               35 |             64 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_276511                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_276512                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_276519                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_276517                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_276520114_out                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_276515                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |               10 |             64 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_27657                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_276516                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_27659                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               35 |             64 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_276520                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_27654                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               17 |             64 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_276513                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |                4 |             64 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_27658                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               27 |             64 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_27652                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               25 |             64 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_27655                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_123_reg_66950                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_125_reg_67050                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fadd_3bkb_U17/grp_fu_721_p0535_out                                                                                                                                                        |                                                                                                                                                                                                                                                    |               12 |             64 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fadd_3bkb_U17/grp_fu_721_p0438_out                                                                                                                                                        |                                                                                                                                                                                                                                                    |               40 |             64 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fmul_3cud_U20/ap_enable_reg_pp0_iter0_reg_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                    |               35 |             64 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fmul_3cud_U20/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               37 |             64 |         1.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fmul_3cud_U20/ap_enable_reg_pp0_iter0_reg_reg_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                    |               43 |             64 |         1.49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fmul_3cud_U20/grp_fu_721_p01                                                                                                                                                              |                                                                                                                                                                                                                                                    |               12 |             64 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage7                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               39 |             64 |         1.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/grp_fu_721_p0337_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               27 |             64 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/grp_calculate_fu_1222_ap_ready                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/grp_fu_721_p0539_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_7492                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               24 |             64 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_7493                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               33 |             64 |         1.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_7494                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fmul_3cud_U3/grp_fu_2737_p01                                                                                                                                                          |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/grp_fu_2737_p010                                                                                                                                                          |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/grp_fu_2737_p010103_out                                                                                                                                                   |                                                                                                                                                                                                                                                    |               30 |             64 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_749436_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/grp_fu_2737_p0699_out                                                                                                                                                     |                                                                                                                                                                                                                                                    |               35 |             64 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/reg_27656                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/reg_276510                                                                                                                                                                |                                                                                                                                                                                                                                                    |               37 |             64 |         1.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/reg_276518                                                                                                                                                                |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_28_reg_18030                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_30_reg_18130                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/grp_fu_2737_p014107_out                                                                                                                                                   |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/ap_CS_fsm_reg[61][0]                                                                                                                                                      |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/ap_CS_fsm_reg[49][0]                                                                                                                                                      |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/grp_fu_2737_p019                                                                                                                                                          |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/reg_276514                                                                                                                                                                |                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/grp_fu_2737_p02                                                                                                                                                           |                                                                                                                                                                                                                                                    |               26 |             64 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fadd_3bkb_U31/grp_fu_2737_p06                                                                                                                                                           |                                                                                                                                                                                                                                                    |               34 |             64 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage7                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               46 |             64 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_7294                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               31 |             64 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_7292                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               32 |             64 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_769492_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_7293                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               46 |             64 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_729479_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               10 |             64 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_769489_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               42 |             64 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_769387_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               24 |             64 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_7494                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               12 |             64 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/grp_calculate_1_fu_1213_ap_ready                                                                                                                                                                   |                                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_20_reg_1728[31]_i_1_n_33                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               12 |             64 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_27_reg_18030                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |               13 |             64 |         4.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_29_reg_18130                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |               10 |             64 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_3_reg_1458[31]_i_1_n_33                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               29 |             64 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_9_reg_1548[31]_i_1_n_33                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               34 |             64 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fmul_3cud_U33/grp_fu_2737_p01                                                                                                                                                           |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage21                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               37 |             64 |         1.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage16                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               37 |             64 |         1.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage20                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage15                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage19                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               30 |             64 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage17                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage14                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage18                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                    |                4 |             64 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U26/grp_fu_2737_p01                                                                                                                                                         |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U26/ap_CS_fsm_reg[40][0]                                                                                                                                                    |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U26/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U26/ap_CS_fsm_reg[51][0]                                                                                                                                                    |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage18                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               25 |             64 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage15                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               25 |             64 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage14                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage16                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               32 |             64 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage17                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               26 |             64 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage19                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               31 |             64 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage20                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage21                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               45 |             64 |         1.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p013106_out                                                                                                                                                                          |                                                                                                                                                                                                                                                    |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p05                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p011                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p012105_out                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               24 |             64 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p013                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p020112_out                                                                                                                                                                          |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p07                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               36 |             64 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p012                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p017                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p0497_out                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               35 |             64 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p07100_out                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               32 |             64 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p08101_out                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               30 |             64 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p09102_out                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               32 |             64 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p015                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p015108_out                                                                                                                                                                          |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p018                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_calculate_1_2_fu_1197_ap_ready                                                                                                                                                               |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p0598_out                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               27 |             64 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p08                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               32 |             64 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p020                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p021                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p021115_out                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p011104_out                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               36 |             64 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p016                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p017109_out                                                                                                                                                                          |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p03                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               29 |             64 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p04                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               24 |             64 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p09                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               43 |             64 |         1.49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/grp_fu_2737_p019111_out                                                                                                                                                                          |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_276515                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_276516                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_27652                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               26 |             64 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_276520                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               10 |             64 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_276517                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_27654                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               27 |             64 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_276519                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/grp_fu_2737_p021                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_27655                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_27657                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_27659                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               32 |             64 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_276511                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_276512                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_276520114_out                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               10 |             64 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_27658                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               34 |             64 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_124_reg_66950                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_126_reg_67050                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fadd_3bkb_U10/tmp_25_reg_17930                                                                                                                                                          |                                                                                                                                                                                                                                                    |               12 |             64 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage18                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               20 |             64 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage14                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               20 |             64 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage16                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               33 |             64 |         1.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage19                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               27 |             64 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage21                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               41 |             64 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage17                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage15                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage20                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               24 |             64 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/grp_calculate_1_1_fu_1186_ap_ready                                                                                                                                                               |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_274519                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_274520                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27457                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               24 |             64 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_274510                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               36 |             64 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_274518                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_274513                                                                                                                                                              |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_274517                                                                                                                                                              |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_276514                                                                                                                                                              |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_278512                                                                                                                                                              |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_276518                                                                                                                                                              |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_27656                                                                                                                                                               |                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_27455                                                                                                                                                               |                                                                                                                                                                                                                                                    |               30 |             64 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_274520157_out                                                                                                                                                       |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_276510                                                                                                                                                              |                                                                                                                                                                                                                                                    |               32 |             64 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_27858                                                                                                                                                               |                                                                                                                                                                                                                                                    |               39 |             64 |         1.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_27854                                                                                                                                                               |                                                                                                                                                                                                                                                    |               20 |             64 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_278520                                                                                                                                                              |                                                                                                                                                                                                                                                    |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_278516                                                                                                                                                              |                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fadd_3bkb_U24/reg_27459                                                                                                                                                               |                                                                                                                                                                                                                                                    |               38 |             64 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_276511161_out                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                6 |             64 |        10.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27454                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               30 |             64 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_274515                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                4 |             64 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_276513                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_274511                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_276512                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_274516                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27453                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               26 |             64 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27458                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               36 |             64 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27456                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               31 |             64 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27659                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               39 |             64 |         1.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_276517                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_278519                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                7 |             64 |         9.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27856                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27654                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               25 |             64 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_276520                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                8 |             69 |         8.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                8 |             76 |         9.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                         |                9 |             81 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                9 |             87 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                8 |             87 |        10.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage8                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               33 |             96 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage22                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               28 |             96 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                    |                6 |             96 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                    |                6 |             96 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage22                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               35 |             96 |         2.74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                    |                6 |             96 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                    |                6 |             96 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage8                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               34 |             96 |         2.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage22                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               31 |             96 |         3.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage30                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               47 |            128 |         2.72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage53                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage59                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage63                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage59                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage13                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage50                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27850                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               63 |            128 |         2.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fmul_3cud_U13/reg_7690                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               60 |            128 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage30                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               45 |            128 |         2.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage10                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               39 |            128 |         3.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage57                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage29                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               37 |            128 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage56                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage43                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage58                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage32                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/mlp_dance3_fmul_3cud_U20/ap_CS_fsm_reg[6]                                                                                                                                                            |                                                                                                                                                                                                                                                    |               49 |            128 |         2.61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage43                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage63                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage49                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage58                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage41                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage2                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage10                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               36 |            128 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage1                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage3                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage9                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               41 |            128 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage11                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage15                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage12                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage14                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage2                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_pp0_stage13                                                                                                                                                                                |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage56                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_7290                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               50 |            128 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/reg_7490                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               47 |            128 |         2.72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage60                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage39                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage55                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage41                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage47                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/mlp_dance3_fmul_3cud_U3/grp_fu_2737_p0154_out                                                                                                                                                    |                                                                                                                                                                                                                                                    |               46 |            128 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage60                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage62                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage40                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage52                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage44                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage45                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage42                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage55                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage48                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage51                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage46                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage54                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage61                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage33                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage52                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage40                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage23                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               38 |            128 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage37                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage34                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage24                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               42 |            128 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage51                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage48                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage38                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage44                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage57                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage46                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage42                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage50                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage36                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage26                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               37 |            128 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage36                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage29                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               36 |            128 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage27                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               35 |            128 |         3.66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage62                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage61                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage28                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               37 |            128 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage53                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage47                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage1                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage2                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage57                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage32                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage3                                                                                                                                                                               |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage47                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage33                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage34                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage46                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage45                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage41                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage40                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage27                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               37 |            128 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage37                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage53                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage56                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage50                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage54                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage55                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage30                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               43 |            128 |         2.98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage29                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               40 |            128 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage26                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               36 |            128 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage2                                                                                                                                                                               |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage1                                                                                                                                                                               |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage52                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage49                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage39                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage25                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               32 |            128 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage24                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               42 |            128 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage43                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage35                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage42                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage38                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage51                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage59                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage23                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               30 |            128 |         4.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage58                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage48                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage44                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage31                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               20 |            128 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage28                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               34 |            128 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/mlp_dance3_fmul_3cud_U33/grp_fu_2737_p0154_out                                                                                                                                                     |                                                                                                                                                                                                                                                    |               58 |            128 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_7490                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               58 |            128 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/reg_7290                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               58 |            128 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage14                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/p_9_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               65 |            128 |         1.97 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage32                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage25                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               37 |            128 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage36                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage60                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/reg_27450                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               68 |            128 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage28                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               32 |            128 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage11                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage62                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage31                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               24 |            128 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage61                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage27                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               39 |            128 |         3.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage26                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               34 |            128 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage35                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage38                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_CS_fsm_pp0_stage63                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage1                                                                                                                                                                               |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage49                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage23                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               35 |            128 |         3.66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage45                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage37                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage1                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage3                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage54                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage12                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage25                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               40 |            128 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage24                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               38 |            128 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage35                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage3                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage34                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage39                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage33                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_27450                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               56 |            128 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/reg_27650                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               52 |            128 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_CS_fsm_pp0_stage31                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               23 |            128 |         5.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_27650                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               44 |            128 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage2                                                                                                                                                                               |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage9                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               51 |            128 |         2.51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/reg_27450                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               45 |            128 |         2.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage3                                                                                                                                                                               |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_CS_fsm_pp0_stage15                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                4 |            128 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_CS_fsm_reg_n_33_[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                    |                6 |            130 |        21.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_119_reg_6675_pp0_iter2_reg0                                                                                                                                                                    |                                                                                                                                                                                                                                                    |                6 |            132 |        22.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_23_reg_1783_pp0_iter2_reg0                                                                                                                                                                     |                                                                                                                                                                                                                                                    |                5 |            133 |        26.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_120_reg_6675_pp0_iter2_reg0                                                                                                                                                                  |                                                                                                                                                                                                                                                    |                6 |            133 |        22.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ce55                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |                8 |            135 |        16.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fmul_3cud_U13/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               60 |            192 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/a_load_315_reg_66550                                                                                                                                                                             |                                                                                                                                                                                                                                                    |               56 |            192 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/b_load_253_reg_6665[31]_i_1_n_33                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               46 |            192 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/a_load_126_reg_66550                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               54 |            192 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/a_load_61_reg_17630                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               57 |            192 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fadd_3bkb_U11/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                    |              116 |            256 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U27/ap_CS_fsm_reg[3][0]                                                                                                                                                     |                                                                                                                                                                                                                                                    |              106 |            256 |         2.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/mlp_dance3_fadd_3bkb_U11/aclken                                                                                                                                                                    |                                                                                                                                                                                                                                                    |               77 |            370 |         4.81 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/mlp_dance3_fmul_3cud_U27/aclken                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               87 |            370 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |              213 |            715 |         3.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |              693 |           2173 |         3.14 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


