#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dcf780ad70 .scope module, "tb_decoder_stage_alt" "tb_decoder_stage_alt" 2 4;
 .timescale -9 -12;
P_000001dcf7770ca0 .param/l "AWIDTH" 0 2 7, +C4<00000000000000000000000000000101>;
P_000001dcf7770cd8 .param/l "DWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_000001dcf7770d10 .param/l "IWIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_000001dcf7770d48 .param/l "NUM_INST" 1 2 37, +C4<00000000000000000000000000100100>;
P_000001dcf7770d80 .param/l "PC_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v000001dcf782ac00_0 .var/i "counter", 31 0;
v000001dcf782a8e0_0 .var "ds_clk", 0 0;
v000001dcf7829760_0 .var "ds_data_in_rd", 31 0;
v000001dcf7829440_0 .net "ds_data_out_rs1", 31 0, v000001dcf78f9f90_0;  1 drivers
v000001dcf782ade0_0 .net "ds_data_out_rs2", 31 0, v000001dcf78f84b0_0;  1 drivers
v000001dcf782a2a0_0 .var "ds_i_ce", 0 0;
v000001dcf7829ee0_0 .var "ds_i_flush", 0 0;
v000001dcf782aca0_0 .var "ds_i_instr", 31 0;
v000001dcf7829800_0 .var "ds_i_pc", 31 0;
v000001dcf782a480_0 .var "ds_i_stall", 0 0;
v000001dcf782a520_0 .net "ds_o_addr_rd_p", 4 0, v000001dcf78f8af0_0;  1 drivers
v000001dcf782a5c0_0 .net "ds_o_addr_rs1_p", 4 0, v000001dcf78f82d0_0;  1 drivers
v000001dcf782a660_0 .net "ds_o_addr_rs2_p", 4 0, v000001dcf78f87d0_0;  1 drivers
v000001dcf782a700_0 .net "ds_o_alu", 13 0, v000001dcf78f8190_0;  1 drivers
v000001dcf782a7a0_0 .net "ds_o_ce", 0 0, v000001dcf78f9d10_0;  1 drivers
v000001dcf782a980_0 .net "ds_o_exception", 3 0, v000001dcf78f94f0_0;  1 drivers
v000001dcf7829120_0 .net "ds_o_flush", 0 0, L_000001dcf77db430;  1 drivers
v000001dcf782ae80_0 .net "ds_o_funct3", 2 0, v000001dcf78f9130_0;  1 drivers
v000001dcf7829260_0 .net "ds_o_imm", 31 0, v000001dcf78f98b0_0;  1 drivers
v000001dcf7829300_0 .net "ds_o_opcode", 10 0, v000001dcf78f8c30_0;  1 drivers
v000001dcf782d3c0_0 .net "ds_o_pc", 31 0, v000001dcf78f96d0_0;  1 drivers
v000001dcf782d960_0 .net "ds_o_stall", 0 0, L_000001dcf77db820;  1 drivers
v000001dcf782ddc0_0 .var "ds_rst", 0 0;
v000001dcf782d460_0 .var "ds_we", 0 0;
v000001dcf782d820_0 .var/i "i", 31 0;
v000001dcf782e2c0 .array "instr_mem", 35 0, 31 0;
S_000001dcf7806570 .scope task, "reset" "reset" 2 87, 2 87 0, S_000001dcf780ad70;
 .timescale -9 -12;
v000001dcf7805c80_0 .var/i "cycles", 31 0;
E_000001dcf77f3f10 .event posedge, v000001dcf7806220_0;
TD_tb_decoder_stage_alt.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf782ddc0_0, 0, 1;
    %load/vec4 v000001dcf7805c80_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dcf77f3f10;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf782ddc0_0, 0, 1;
    %wait E_000001dcf77f3f10;
    %end;
S_000001dcf7806700 .scope module, "uut" "decoder_stage" 2 48, 3 7 0, S_000001dcf780ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ds_clk";
    .port_info 1 /INPUT 1 "ds_rst";
    .port_info 2 /INPUT 32 "ds_i_instr";
    .port_info 3 /INPUT 32 "ds_i_pc";
    .port_info 4 /OUTPUT 32 "ds_o_pc";
    .port_info 5 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 6 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 7 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 8 /OUTPUT 3 "ds_o_funct3";
    .port_info 9 /OUTPUT 32 "ds_o_imm";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 11 "ds_o_opcode";
    .port_info 12 /OUTPUT 4 "ds_o_exception";
    .port_info 13 /INPUT 1 "ds_i_ce";
    .port_info 14 /OUTPUT 1 "ds_o_ce";
    .port_info 15 /INPUT 1 "ds_i_stall";
    .port_info 16 /OUTPUT 1 "ds_o_stall";
    .port_info 17 /INPUT 1 "ds_i_flush";
    .port_info 18 /OUTPUT 1 "ds_o_flush";
    .port_info 19 /INPUT 32 "ds_data_in_rd";
    .port_info 20 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 21 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 22 /INPUT 1 "ds_we";
P_000001dcf77717e0 .param/l "AWIDTH" 0 3 9, +C4<00000000000000000000000000000101>;
P_000001dcf7771818 .param/l "DWIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
P_000001dcf7771850 .param/l "FUNCT_WIDTH" 0 3 12, +C4<00000000000000000000000000000011>;
P_000001dcf7771888 .param/l "IWIDTH" 0 3 11, +C4<00000000000000000000000000100000>;
P_000001dcf77718c0 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v000001dcf78294e0_0 .net "ds_clk", 0 0, v000001dcf782a8e0_0;  1 drivers
v000001dcf7829f80_0 .net "ds_data_in_rd", 31 0, v000001dcf7829760_0;  1 drivers
v000001dcf782a020_0 .net "ds_data_out_rs1", 31 0, v000001dcf78f9f90_0;  alias, 1 drivers
v000001dcf782a840_0 .net "ds_data_out_rs2", 31 0, v000001dcf78f84b0_0;  alias, 1 drivers
v000001dcf78296c0_0 .net "ds_i_ce", 0 0, v000001dcf782a2a0_0;  1 drivers
v000001dcf7829940_0 .net "ds_i_flush", 0 0, v000001dcf7829ee0_0;  1 drivers
v000001dcf7829b20_0 .net "ds_i_instr", 31 0, v000001dcf782aca0_0;  1 drivers
v000001dcf7828fe0_0 .net "ds_i_pc", 31 0, v000001dcf7829800_0;  1 drivers
v000001dcf7829580_0 .net "ds_i_stall", 0 0, v000001dcf782a480_0;  1 drivers
v000001dcf78298a0_0 .net "ds_o_addr_rd", 4 0, L_000001dcf77db900;  1 drivers
v000001dcf782a340_0 .net "ds_o_addr_rd_p", 4 0, v000001dcf78f8af0_0;  alias, 1 drivers
v000001dcf782ab60_0 .net "ds_o_addr_rs1", 4 0, L_000001dcf77dbd60;  1 drivers
v000001dcf7829da0_0 .net "ds_o_addr_rs1_p", 4 0, v000001dcf78f82d0_0;  alias, 1 drivers
v000001dcf782a0c0_0 .net "ds_o_addr_rs2", 4 0, L_000001dcf77db3c0;  1 drivers
v000001dcf782a3e0_0 .net "ds_o_addr_rs2_p", 4 0, v000001dcf78f87d0_0;  alias, 1 drivers
v000001dcf78291c0_0 .net "ds_o_alu", 13 0, v000001dcf78f8190_0;  alias, 1 drivers
v000001dcf78299e0_0 .net "ds_o_ce", 0 0, v000001dcf78f9d10_0;  alias, 1 drivers
v000001dcf7829bc0_0 .net "ds_o_exception", 3 0, v000001dcf78f94f0_0;  alias, 1 drivers
v000001dcf7829e40_0 .net "ds_o_flush", 0 0, L_000001dcf77db430;  alias, 1 drivers
v000001dcf7829d00_0 .net "ds_o_funct3", 2 0, v000001dcf78f9130_0;  alias, 1 drivers
v000001dcf7829c60_0 .net "ds_o_imm", 31 0, v000001dcf78f98b0_0;  alias, 1 drivers
v000001dcf782aac0_0 .net "ds_o_opcode", 10 0, v000001dcf78f8c30_0;  alias, 1 drivers
v000001dcf782a160_0 .net "ds_o_pc", 31 0, v000001dcf78f96d0_0;  alias, 1 drivers
v000001dcf7829080_0 .net "ds_o_stall", 0 0, L_000001dcf77db820;  alias, 1 drivers
v000001dcf782a200_0 .net "ds_rst", 0 0, v000001dcf782ddc0_0;  1 drivers
v000001dcf7829620_0 .net "ds_we", 0 0, v000001dcf782d460_0;  1 drivers
S_000001dcf77cffa0 .scope module, "d" "decoder" 3 51, 4 5 0, S_000001dcf7806700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_000001dcf7771b40 .param/l "AWIDTH" 0 4 8, +C4<00000000000000000000000000000101>;
P_000001dcf7771b78 .param/l "DWIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
P_000001dcf7771bb0 .param/l "FUNCT_WIDTH" 0 4 10, +C4<00000000000000000000000000000011>;
P_000001dcf7771be8 .param/l "IWIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
P_000001dcf7771c20 .param/l "PC_WIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
L_000001dcf77db3c0 .functor BUFZ 5, v000001dcf78f8e10_0, C4<00000>, C4<00000>, C4<00000>;
L_000001dcf77dbd60 .functor BUFZ 5, v000001dcf78f8d70_0, C4<00000>, C4<00000>, C4<00000>;
L_000001dcf77db900 .functor BUFZ 5, v000001dcf78f9db0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001dcf77db350 .functor OR 1, L_000001dcf77db820, v000001dcf782a480_0, C4<0>, C4<0>;
L_000001dcf77db270 .functor AND 1, L_000001dcf782e9a0, v000001dcf78f9d10_0, C4<1>, C4<1>;
L_000001dcf77db820 .functor OR 1, v000001dcf782a480_0, L_000001dcf77db270, C4<0>, C4<0>;
L_000001dcf77db430 .functor OR 1, v000001dcf7829ee0_0, L_000001dcf782dc80, C4<0>, C4<0>;
v000001dcf7805dc0_0 .net *"_ivl_11", 0 0, L_000001dcf782e9a0;  1 drivers
v000001dcf7805be0_0 .net *"_ivl_13", 0 0, L_000001dcf77db270;  1 drivers
v000001dcf7805e60_0 .net *"_ivl_17", 0 0, L_000001dcf782dc80;  1 drivers
v000001dcf7805b40_0 .var "alu_add_d", 0 0;
v000001dcf78056e0_0 .var "alu_and_d", 0 0;
v000001dcf78060e0_0 .var "alu_eq_d", 0 0;
v000001dcf78053c0_0 .var "alu_ge_d", 0 0;
v000001dcf7805aa0_0 .var "alu_geu_d", 0 0;
v000001dcf7805d20_0 .var "alu_lt_d", 0 0;
v000001dcf7805780_0 .var "alu_ltu_d", 0 0;
v000001dcf7805820_0 .var "alu_neq_d", 0 0;
v000001dcf7806180_0 .var "alu_or_d", 0 0;
v000001dcf7805320_0 .var "alu_sll_d", 0 0;
v000001dcf7805fa0_0 .var "alu_slt_d", 0 0;
v000001dcf78058c0_0 .var "alu_sltu_d", 0 0;
v000001dcf7805f00_0 .var "alu_sra_d", 0 0;
v000001dcf7805640_0 .var "alu_srl_d", 0 0;
v000001dcf7806040_0 .var "alu_sub_d", 0 0;
v000001dcf7805960_0 .var "alu_xor_d", 0 0;
v000001dcf7806220_0 .net "d_clk", 0 0, v000001dcf782a8e0_0;  alias, 1 drivers
v000001dcf7805a00_0 .net "d_i_ce", 0 0, v000001dcf782a2a0_0;  alias, 1 drivers
v000001dcf7805460_0 .net "d_i_flush", 0 0, v000001dcf7829ee0_0;  alias, 1 drivers
v000001dcf7805500_0 .net "d_i_instr", 31 0, v000001dcf782aca0_0;  alias, 1 drivers
v000001dcf78f9630_0 .net "d_i_pc", 31 0, v000001dcf7829800_0;  alias, 1 drivers
v000001dcf78f8690_0 .net "d_i_stall", 0 0, v000001dcf782a480_0;  alias, 1 drivers
v000001dcf78f8230_0 .net "d_o_addr_rd", 4 0, L_000001dcf77db900;  alias, 1 drivers
v000001dcf78f8af0_0 .var "d_o_addr_rd_p", 4 0;
v000001dcf78f91d0_0 .net "d_o_addr_rs1", 4 0, L_000001dcf77dbd60;  alias, 1 drivers
v000001dcf78f82d0_0 .var "d_o_addr_rs1_p", 4 0;
v000001dcf78f8730_0 .net "d_o_addr_rs2", 4 0, L_000001dcf77db3c0;  alias, 1 drivers
v000001dcf78f87d0_0 .var "d_o_addr_rs2_p", 4 0;
v000001dcf78f8190_0 .var "d_o_alu", 13 0;
v000001dcf78f9d10_0 .var "d_o_ce", 0 0;
v000001dcf78f94f0_0 .var "d_o_exception", 3 0;
v000001dcf78f8410_0 .net "d_o_flush", 0 0, L_000001dcf77db430;  alias, 1 drivers
v000001dcf78f9130_0 .var "d_o_funct3", 2 0;
v000001dcf78f98b0_0 .var "d_o_imm", 31 0;
v000001dcf78f8c30_0 .var "d_o_opcode", 10 0;
v000001dcf78f96d0_0 .var "d_o_pc", 31 0;
v000001dcf78f9090_0 .net "d_o_stall", 0 0, L_000001dcf77db820;  alias, 1 drivers
v000001dcf78f9770_0 .net "d_rst", 0 0, v000001dcf782ddc0_0;  alias, 1 drivers
v000001dcf78f9a90_0 .var "funct3", 2 0;
v000001dcf78f8370_0 .var "illegal_check", 0 0;
v000001dcf78f9b30_0 .var "imm_d", 31 0;
v000001dcf78f9270_0 .var "opcode", 6 0;
v000001dcf78f9950_0 .var "opcode_auipc_d", 0 0;
v000001dcf78f9310_0 .var "opcode_branch_d", 0 0;
v000001dcf78f8870_0 .var "opcode_fence_d", 0 0;
v000001dcf78f85f0_0 .var "opcode_itype_d", 0 0;
v000001dcf78f8910_0 .var "opcode_jal_d", 0 0;
v000001dcf78f8a50_0 .var "opcode_jalr_d", 0 0;
v000001dcf78f8550_0 .var "opcode_load_word_d", 0 0;
v000001dcf78f9bd0_0 .var "opcode_lui_d", 0 0;
v000001dcf78f89b0_0 .var "opcode_rtype_d", 0 0;
v000001dcf78f99f0_0 .var "opcode_store_word_d", 0 0;
v000001dcf78f8b90_0 .var "opcode_system_d", 0 0;
v000001dcf78f8cd0_0 .net "stall_bit", 0 0, L_000001dcf77db350;  1 drivers
v000001dcf78f9810_0 .net "system_exception", 11 0, L_000001dcf782ea40;  1 drivers
v000001dcf78f9db0_0 .var "temp_addr_rd", 4 0;
v000001dcf78f8d70_0 .var "temp_addr_rs1", 4 0;
v000001dcf78f8e10_0 .var "temp_addr_rs2", 4 0;
v000001dcf78f8eb0_0 .var "valid_opcode", 0 0;
E_000001dcf77f3a50/0 .event anyedge, v000001dcf7805500_0, v000001dcf78f9270_0, v000001dcf78f89b0_0, v000001dcf78f85f0_0;
E_000001dcf77f3a50/1 .event anyedge, v000001dcf78f8550_0, v000001dcf78f99f0_0, v000001dcf78f9310_0, v000001dcf78f8910_0;
E_000001dcf77f3a50/2 .event anyedge, v000001dcf78f8a50_0, v000001dcf78f9bd0_0, v000001dcf78f9950_0, v000001dcf78f8b90_0;
E_000001dcf77f3a50/3 .event anyedge, v000001dcf78f8870_0, v000001dcf7805320_0, v000001dcf7805640_0, v000001dcf7805f00_0;
E_000001dcf77f3a50/4 .event anyedge, v000001dcf78f9a90_0;
E_000001dcf77f3a50 .event/or E_000001dcf77f3a50/0, E_000001dcf77f3a50/1, E_000001dcf77f3a50/2, E_000001dcf77f3a50/3, E_000001dcf77f3a50/4;
E_000001dcf77f36d0/0 .event negedge, v000001dcf78f9770_0;
E_000001dcf77f36d0/1 .event posedge, v000001dcf7806220_0;
E_000001dcf77f36d0 .event/or E_000001dcf77f36d0/0, E_000001dcf77f36d0/1;
L_000001dcf782ea40 .part v000001dcf782aca0_0, 20, 12;
L_000001dcf782e9a0 .part v000001dcf78f94f0_0, 0, 1;
L_000001dcf782dc80 .part v000001dcf78f94f0_0, 1, 1;
S_000001dcf77c5500 .scope module, "re" "register" 3 79, 5 4 0, S_000001dcf7806700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 5 "r_addr_rs1";
    .port_info 3 /INPUT 5 "r_addr_rs2";
    .port_info 4 /INPUT 5 "r_addr_rd";
    .port_info 5 /INPUT 32 "r_data_rd";
    .port_info 6 /OUTPUT 32 "r_data_out_rs1";
    .port_info 7 /OUTPUT 32 "r_data_out_rs2";
    .port_info 8 /INPUT 1 "r_we";
P_000001dcf7808ce0 .param/l "AWIDTH" 0 5 6, +C4<00000000000000000000000000000101>;
P_000001dcf7808d18 .param/l "DEPTH" 1 5 20, +C4<0000000000000000000000000000000100000>;
P_000001dcf7808d50 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
L_000001dcf77db190 .functor AND 1, v000001dcf782d460_0, L_000001dcf782d500, C4<1>, C4<1>;
L_000001dcf78fa0b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dcf78f8ff0_0 .net/2u *"_ivl_0", 4 0, L_000001dcf78fa0b8;  1 drivers
v000001dcf78f93b0_0 .net *"_ivl_2", 0 0, L_000001dcf782d500;  1 drivers
v000001dcf78f9450 .array "data", 31 0, 31 0;
v000001dcf78f9e50_0 .var/i "i", 31 0;
v000001dcf78f9c70_0 .net "r_addr_rd", 4 0, v000001dcf78f8af0_0;  alias, 1 drivers
v000001dcf78f9ef0_0 .net "r_addr_rs1", 4 0, v000001dcf78f82d0_0;  alias, 1 drivers
v000001dcf78f80f0_0 .net "r_addr_rs2", 4 0, v000001dcf78f87d0_0;  alias, 1 drivers
v000001dcf78f9590_0 .net "r_clk", 0 0, v000001dcf782a8e0_0;  alias, 1 drivers
v000001dcf78f9f90_0 .var "r_data_out_rs1", 31 0;
v000001dcf78f84b0_0 .var "r_data_out_rs2", 31 0;
v000001dcf78293a0_0 .net "r_data_rd", 31 0, v000001dcf7829760_0;  alias, 1 drivers
v000001dcf7829a80_0 .net "r_rst", 0 0, v000001dcf782ddc0_0;  alias, 1 drivers
v000001dcf782aa20_0 .net "r_wb", 0 0, L_000001dcf77db190;  1 drivers
v000001dcf782ad40_0 .net "r_we", 0 0, v000001dcf782d460_0;  alias, 1 drivers
L_000001dcf782d500 .cmp/ne 5, v000001dcf78f8af0_0, L_000001dcf78fa0b8;
    .scope S_000001dcf77cffa0;
T_1 ;
    %wait E_000001dcf77f36d0;
    %load/vec4 v000001dcf78f9770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dcf78f9d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dcf78f96d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dcf78f8eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dcf78f8370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dcf78f82d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dcf78f87d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dcf78f8af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dcf78f94f0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001dcf78f8190_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001dcf78f8c30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dcf78f8e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dcf78f8d70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dcf78f9db0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dcf7805a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001dcf78f8cd0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001dcf78f9630_0;
    %assign/vec4 v000001dcf78f96d0_0, 0;
    %load/vec4 v000001dcf78f8d70_0;
    %assign/vec4 v000001dcf78f82d0_0, 0;
    %load/vec4 v000001dcf78f8e10_0;
    %assign/vec4 v000001dcf78f87d0_0, 0;
    %load/vec4 v000001dcf78f9db0_0;
    %assign/vec4 v000001dcf78f8af0_0, 0;
    %load/vec4 v000001dcf78f9a90_0;
    %assign/vec4 v000001dcf78f9130_0, 0;
    %load/vec4 v000001dcf78f9b30_0;
    %assign/vec4 v000001dcf78f98b0_0, 0;
    %load/vec4 v000001dcf7805b40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf7806040_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf7805fa0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf78058c0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf7805960_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf7806180_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf78056e0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf7805320_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf7805640_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf7805f00_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf78060e0_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf7805820_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf78053c0_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf7805aa0_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8190_0, 4, 5;
    %load/vec4 v000001dcf78f89b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8c30_0, 4, 5;
    %load/vec4 v000001dcf78f85f0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8c30_0, 4, 5;
    %load/vec4 v000001dcf78f8550_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8c30_0, 4, 5;
    %load/vec4 v000001dcf78f99f0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8c30_0, 4, 5;
    %load/vec4 v000001dcf78f9310_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8c30_0, 4, 5;
    %load/vec4 v000001dcf78f8910_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8c30_0, 4, 5;
    %load/vec4 v000001dcf78f8a50_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8c30_0, 4, 5;
    %load/vec4 v000001dcf78f9bd0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8c30_0, 4, 5;
    %load/vec4 v000001dcf78f9950_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8c30_0, 4, 5;
    %load/vec4 v000001dcf78f8b90_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8c30_0, 4, 5;
    %load/vec4 v000001dcf78f8870_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f8c30_0, 4, 5;
T_1.2 ;
    %load/vec4 v000001dcf7805a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v000001dcf78f8cd0_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000001dcf78f8eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_1.8, 8;
    %load/vec4 v000001dcf78f8370_0;
    %or;
T_1.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f94f0_0, 4, 5;
    %load/vec4 v000001dcf78f8b90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v000001dcf78f9a90_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v000001dcf78f9810_0;
    %pushi/vec4 0, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f94f0_0, 4, 5;
    %load/vec4 v000001dcf78f9810_0;
    %pushi/vec4 1, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f94f0_0, 4, 5;
    %load/vec4 v000001dcf78f9810_0;
    %pushi/vec4 770, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f94f0_0, 4, 5;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f94f0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f94f0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dcf78f94f0_0, 4, 5;
T_1.10 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dcf78f8370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dcf78f94f0_0, 0;
T_1.6 ;
    %load/vec4 v000001dcf7805460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v000001dcf78f8cd0_0;
    %nor/r;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dcf78f9d10_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v000001dcf78f8cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %load/vec4 v000001dcf7805a00_0;
    %assign/vec4 v000001dcf78f9d10_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v000001dcf78f8cd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.19, 9;
    %load/vec4 v000001dcf78f8690_0;
    %nor/r;
    %and;
T_1.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dcf78f9d10_0, 0;
T_1.17 ;
T_1.16 ;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dcf77cffa0;
T_2 ;
    %wait E_000001dcf77f3a50;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001dcf78f8d70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001dcf78f8e10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001dcf78f9db0_0, 0, 5;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001dcf78f9270_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dcf78f9a90_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7805b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7806040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7805fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf78058c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7805960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7806180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf78056e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7805320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7805640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7805f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf78060e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7805820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7805d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7805780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf78053c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7805aa0_0, 0, 1;
    %load/vec4 v000001dcf78f9270_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcf78f89b0_0, 0, 1;
    %load/vec4 v000001dcf78f9270_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcf78f85f0_0, 0, 1;
    %load/vec4 v000001dcf78f9270_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcf78f8550_0, 0, 1;
    %load/vec4 v000001dcf78f9270_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcf78f99f0_0, 0, 1;
    %load/vec4 v000001dcf78f9270_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcf78f9310_0, 0, 1;
    %load/vec4 v000001dcf78f9270_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcf78f8910_0, 0, 1;
    %load/vec4 v000001dcf78f9270_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcf78f8a50_0, 0, 1;
    %load/vec4 v000001dcf78f9270_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcf78f9bd0_0, 0, 1;
    %load/vec4 v000001dcf78f9270_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcf78f9950_0, 0, 1;
    %load/vec4 v000001dcf78f9270_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcf78f8b90_0, 0, 1;
    %load/vec4 v000001dcf78f9270_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dcf78f8870_0, 0, 1;
    %load/vec4 v000001dcf78f89b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.9, 8;
    %load/vec4 v000001dcf78f85f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.9;
    %jmp/1 T_2.8, 8;
    %load/vec4 v000001dcf78f8550_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.8;
    %jmp/1 T_2.7, 8;
    %load/vec4 v000001dcf78f99f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.7;
    %jmp/1 T_2.6, 8;
    %load/vec4 v000001dcf78f9310_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.6;
    %jmp/1 T_2.5, 8;
    %load/vec4 v000001dcf78f8910_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.5;
    %jmp/1 T_2.4, 8;
    %load/vec4 v000001dcf78f8a50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/1 T_2.3, 8;
    %load/vec4 v000001dcf78f9bd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.3;
    %jmp/1 T_2.2, 8;
    %load/vec4 v000001dcf78f9950_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/1 T_2.1, 8;
    %load/vec4 v000001dcf78f8b90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.1;
    %flag_get/vec4 8;
    %jmp/1 T_2.0, 8;
    %load/vec4 v000001dcf78f8870_0;
    %or;
T_2.0;
    %store/vec4 v000001dcf78f8eb0_0, 0, 1;
    %load/vec4 v000001dcf78f85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v000001dcf7805320_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.14, 8;
    %load/vec4 v000001dcf7805640_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.14;
    %jmp/1 T_2.13, 8;
    %load/vec4 v000001dcf7805f00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.13;
    %flag_get/vec4 8;
    %jmp/0 T_2.12, 8;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.12;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000001dcf78f89b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.26, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_2.27, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.27;
    %and;
T_2.26;
    %flag_set/vec4 9;
    %jmp/1 T_2.25, 9;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 2, 0, 3;
    %flag_or 9, 4;
T_2.25;
    %jmp/1 T_2.24, 9;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 3, 0, 3;
    %flag_or 9, 4;
T_2.24;
    %jmp/1 T_2.23, 9;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 4, 0, 3;
    %flag_or 9, 4;
T_2.23;
    %jmp/1 T_2.22, 9;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 6, 0, 3;
    %flag_or 9, 4;
T_2.22;
    %jmp/1 T_2.21, 9;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 7, 0, 3;
    %flag_or 9, 4;
T_2.21;
    %jmp/1 T_2.20, 9;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 1, 0, 3;
    %flag_or 9, 4;
T_2.20;
    %flag_get/vec4 9;
    %jmp/1 T_2.19, 9;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.28, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_2.29, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.29;
    %and;
T_2.28;
    %or;
T_2.19;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.17 ;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001dcf78f8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_2.37, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_2.37;
    %jmp/1 T_2.36, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 9;
T_2.36;
    %jmp/1 T_2.35, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_2.35;
    %flag_get/vec4 4;
    %jmp/1 T_2.34, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.34;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.32 ;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v000001dcf78f99f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.38, 8;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_2.43, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 9;
T_2.43;
    %flag_get/vec4 4;
    %jmp/1 T_2.42, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.42;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.40 ;
    %jmp T_2.39;
T_2.38 ;
    %load/vec4 v000001dcf78f9310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.44, 8;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_2.52, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_2.52;
    %jmp/1 T_2.51, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_2.51;
    %jmp/1 T_2.50, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 9;
T_2.50;
    %jmp/1 T_2.49, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_2.49;
    %flag_get/vec4 4;
    %jmp/1 T_2.48, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.48;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.46 ;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v000001dcf78f8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.53, 8;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 3, 12, 5;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_2.55, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.55;
    %nor/r;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.53 ;
T_2.45 ;
T_2.39 ;
T_2.31 ;
T_2.16 ;
T_2.11 ;
    %load/vec4 v000001dcf78f89b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.56, 8;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001dcf78f8e10_0, 0, 5;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001dcf78f8d70_0, 0, 5;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001dcf78f9db0_0, 0, 5;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001dcf78f9a90_0, 0, 3;
    %jmp T_2.57;
T_2.56 ;
    %load/vec4 v000001dcf78f85f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.63, 8;
    %load/vec4 v000001dcf78f8550_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.63;
    %jmp/1 T_2.62, 8;
    %load/vec4 v000001dcf78f8a50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.62;
    %jmp/1 T_2.61, 8;
    %load/vec4 v000001dcf78f8b90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.61;
    %jmp/1 T_2.60, 8;
    %load/vec4 v000001dcf78f8870_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.60;
    %jmp/0xz  T_2.58, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001dcf78f8e10_0, 0, 5;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001dcf78f8d70_0, 0, 5;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001dcf78f9db0_0, 0, 5;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001dcf78f9a90_0, 0, 3;
    %jmp T_2.59;
T_2.58 ;
    %load/vec4 v000001dcf78f99f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.66, 8;
    %load/vec4 v000001dcf78f9310_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.66;
    %jmp/0xz  T_2.64, 8;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001dcf78f8e10_0, 0, 5;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001dcf78f8d70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001dcf78f9db0_0, 0, 5;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001dcf78f9a90_0, 0, 3;
    %jmp T_2.65;
T_2.64 ;
    %load/vec4 v000001dcf78f9bd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.70, 8;
    %load/vec4 v000001dcf78f9950_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.70;
    %jmp/1 T_2.69, 8;
    %load/vec4 v000001dcf78f8910_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.69;
    %jmp/0xz  T_2.67, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001dcf78f8e10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001dcf78f8d70_0, 0, 5;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001dcf78f9db0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dcf78f9a90_0, 0, 3;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001dcf78f8e10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001dcf78f8d70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001dcf78f9db0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dcf78f9a90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.68 ;
T_2.65 ;
T_2.59 ;
T_2.57 ;
    %load/vec4 v000001dcf78f9270_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.71, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.72, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.73, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.74, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.75, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.76, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.77, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.78, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.79, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_2.80, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_2.81, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
    %jmp T_2.83;
T_2.71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %jmp T_2.83;
T_2.72 ;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %jmp T_2.83;
T_2.73 ;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %jmp T_2.83;
T_2.74 ;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %jmp T_2.83;
T_2.75 ;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dcf7805500_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %jmp T_2.83;
T_2.76 ;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dcf7805500_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dcf7805500_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %jmp T_2.83;
T_2.77 ;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dcf7805500_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dcf7805500_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %jmp T_2.83;
T_2.78 ;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %jmp T_2.83;
T_2.79 ;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %jmp T_2.83;
T_2.80 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %jmp T_2.83;
T_2.81 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001dcf78f9b30_0, 0, 32;
    %jmp T_2.83;
T_2.83 ;
    %pop/vec4 1;
    %load/vec4 v000001dcf78f9270_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_2.86, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dcf78f9270_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_2.86;
    %jmp/0xz  T_2.84, 4;
    %load/vec4 v000001dcf78f9270_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.87, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.89, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_2.91, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf7805b40_0, 0, 1;
    %jmp T_2.92;
T_2.91 ;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_2.93, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf7806040_0, 0, 1;
    %jmp T_2.94;
T_2.93 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.94 ;
T_2.92 ;
    %jmp T_2.90;
T_2.89 ;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_2.95, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_2.97, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf7805320_0, 0, 1;
    %jmp T_2.98;
T_2.97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.98 ;
    %jmp T_2.96;
T_2.95 ;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_2.99, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_2.101, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf7805fa0_0, 0, 1;
    %jmp T_2.102;
T_2.101 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.102 ;
    %jmp T_2.100;
T_2.99 ;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_2.103, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_2.105, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78058c0_0, 0, 1;
    %jmp T_2.106;
T_2.105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.106 ;
    %jmp T_2.104;
T_2.103 ;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_2.107, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_2.109, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf7805960_0, 0, 1;
    %jmp T_2.110;
T_2.109 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.110 ;
    %jmp T_2.108;
T_2.107 ;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.111, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_2.113, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf7806180_0, 0, 1;
    %jmp T_2.114;
T_2.113 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.114 ;
    %jmp T_2.112;
T_2.111 ;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.115, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_2.117, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78056e0_0, 0, 1;
    %jmp T_2.118;
T_2.117 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.118 ;
    %jmp T_2.116;
T_2.115 ;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.119, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_2.121, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf7805640_0, 0, 1;
    %jmp T_2.122;
T_2.121 ;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_2.123, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf7805f00_0, 0, 1;
    %jmp T_2.124;
T_2.123 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.124 ;
T_2.122 ;
    %jmp T_2.120;
T_2.119 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.120 ;
T_2.116 ;
T_2.112 ;
T_2.108 ;
T_2.104 ;
T_2.100 ;
T_2.96 ;
T_2.90 ;
    %jmp T_2.88;
T_2.87 ;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.125, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.126, 8;
T_2.125 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.126, 8;
 ; End of false expr.
    %blend;
T_2.126;
    %pad/s 1;
    %store/vec4 v000001dcf7805b40_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.127, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.128, 8;
T_2.127 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.128, 8;
 ; End of false expr.
    %blend;
T_2.128;
    %pad/s 1;
    %store/vec4 v000001dcf7805fa0_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.129, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.130, 8;
T_2.129 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.130, 8;
 ; End of false expr.
    %blend;
T_2.130;
    %pad/s 1;
    %store/vec4 v000001dcf78058c0_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.131, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.132, 8;
T_2.131 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.132, 8;
 ; End of false expr.
    %blend;
T_2.132;
    %pad/s 1;
    %store/vec4 v000001dcf7805960_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.133, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.134, 8;
T_2.133 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.134, 8;
 ; End of false expr.
    %blend;
T_2.134;
    %pad/s 1;
    %store/vec4 v000001dcf7806180_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.135, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.136, 8;
T_2.135 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.136, 8;
 ; End of false expr.
    %blend;
T_2.136;
    %pad/s 1;
    %store/vec4 v000001dcf78056e0_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.139, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.139;
    %flag_set/vec4 8;
    %jmp/0 T_2.137, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.138, 8;
T_2.137 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.138, 8;
 ; End of false expr.
    %blend;
T_2.138;
    %pad/s 1;
    %store/vec4 v000001dcf7805320_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.142, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.142;
    %flag_set/vec4 8;
    %jmp/0 T_2.140, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.141, 8;
T_2.140 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.141, 8;
 ; End of false expr.
    %blend;
T_2.141;
    %pad/s 1;
    %store/vec4 v000001dcf7805640_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.145, 4;
    %load/vec4 v000001dcf7805500_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.145;
    %flag_set/vec4 8;
    %jmp/0 T_2.143, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.144, 8;
T_2.143 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.144, 8;
 ; End of false expr.
    %blend;
T_2.144;
    %pad/s 1;
    %store/vec4 v000001dcf7805f00_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_2.154, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 9;
T_2.154;
    %jmp/1 T_2.153, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 9;
T_2.153;
    %jmp/1 T_2.152, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_2.152;
    %jmp/1 T_2.151, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_2.151;
    %jmp/1 T_2.150, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 7, 0, 3;
    %flag_or 4, 9;
T_2.150;
    %jmp/1 T_2.149, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_2.149;
    %flag_get/vec4 4;
    %jmp/1 T_2.148, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.148;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.146, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.146 ;
T_2.88 ;
    %jmp T_2.85;
T_2.84 ;
    %load/vec4 v000001dcf78f9270_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.155, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.157, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.158, 8;
T_2.157 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.158, 8;
 ; End of false expr.
    %blend;
T_2.158;
    %pad/s 1;
    %store/vec4 v000001dcf78060e0_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.159, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.160, 8;
T_2.159 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.160, 8;
 ; End of false expr.
    %blend;
T_2.160;
    %pad/s 1;
    %store/vec4 v000001dcf7805820_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.161, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.162, 8;
T_2.161 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.162, 8;
 ; End of false expr.
    %blend;
T_2.162;
    %pad/s 1;
    %store/vec4 v000001dcf7805d20_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.163, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.164, 8;
T_2.163 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.164, 8;
 ; End of false expr.
    %blend;
T_2.164;
    %pad/s 1;
    %store/vec4 v000001dcf78053c0_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.165, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.166, 8;
T_2.165 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.166, 8;
 ; End of false expr.
    %blend;
T_2.166;
    %pad/s 1;
    %store/vec4 v000001dcf7805780_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.167, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.168, 8;
T_2.167 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.168, 8;
 ; End of false expr.
    %blend;
T_2.168;
    %pad/s 1;
    %store/vec4 v000001dcf7805aa0_0, 0, 1;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_2.175, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_2.175;
    %jmp/1 T_2.174, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_2.174;
    %jmp/1 T_2.173, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 9;
T_2.173;
    %jmp/1 T_2.172, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_2.172;
    %flag_get/vec4 4;
    %jmp/1 T_2.171, 4;
    %load/vec4 v000001dcf78f9a90_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.171;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.169, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf78f8370_0, 0, 1;
T_2.169 ;
    %jmp T_2.156;
T_2.155 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf7805b40_0, 0, 1;
T_2.156 ;
T_2.85 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001dcf77c5500;
T_3 ;
    %wait E_000001dcf77f36d0;
    %load/vec4 v000001dcf7829a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcf78f9e50_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001dcf78f9e50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dcf78f9e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dcf78f9450, 0, 4;
    %load/vec4 v000001dcf78f9e50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dcf78f9e50_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dcf78f9f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dcf78f84b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001dcf782aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001dcf78293a0_0;
    %load/vec4 v000001dcf78f9c70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dcf78f9450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dcf78f9450, 0, 4;
T_3.4 ;
    %load/vec4 v000001dcf782aa20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v000001dcf78f9c70_0;
    %load/vec4 v000001dcf78f9ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %load/vec4 v000001dcf78293a0_0;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v000001dcf78f9ef0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dcf78f9450, 4;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v000001dcf78f9f90_0, 0;
    %load/vec4 v000001dcf782aa20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v000001dcf78f9c70_0;
    %load/vec4 v000001dcf78f80f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %load/vec4 v000001dcf78293a0_0;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %load/vec4 v000001dcf78f80f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dcf78f9450, 4;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %assign/vec4 v000001dcf78f84b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dcf780ad70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf782a8e0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001dcf780ad70;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v000001dcf782a8e0_0;
    %inv;
    %store/vec4 v000001dcf782a8e0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dcf780ad70;
T_6 ;
    %vpi_call 2 82 "$dumpfile", "./waveform/decoder_stage.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dcf780ad70 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001dcf780ad70;
T_7 ;
    %vpi_call 2 97 "$readmemh", "./source/instr.txt", v000001dcf782e2c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcf782ac00_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_000001dcf780ad70;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcf782aca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcf7829800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf782a2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf782a480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf7829ee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcf7829760_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf782d460_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001dcf7805c80_0, 0, 32;
    %fork TD_tb_decoder_stage_alt.reset, S_000001dcf7806570;
    %join;
    %wait E_000001dcf77f3f10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dcf782d820_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001dcf782d820_0;
    %cmpi/s 36, 0, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000001dcf782d820_0;
    %load/vec4a v000001dcf782e2c0, 4;
    %store/vec4 v000001dcf782aca0_0, 0, 32;
    %load/vec4 v000001dcf782d820_0;
    %muli 4, 0, 32;
    %store/vec4 v000001dcf7829800_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %load/vec4 v000001dcf782d820_0;
    %xor;
    %store/vec4 v000001dcf7829760_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf782d460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcf782a2a0_0, 0, 1;
    %wait E_000001dcf77f3f10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcf782a2a0_0, 0, 1;
    %vpi_call 2 121 "$display", "STEP %0d: pc=%0d instr=%08x -> rd_p=%0d rs1_p=%0d rs2_p=%0d opcode=%b funct3=%b ex=%b alu=%b imm=0x%h", v000001dcf782d820_0, v000001dcf782d3c0_0, v000001dcf782aca0_0, v000001dcf782a520_0, v000001dcf782a5c0_0, v000001dcf782a660_0, v000001dcf7829300_0, v000001dcf782ae80_0, v000001dcf782a980_0, v000001dcf782a700_0, v000001dcf7829260_0 {0 0 0};
    %wait E_000001dcf77f3f10;
    %load/vec4 v000001dcf782d820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dcf782d820_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %delay 200000, 0;
    %vpi_call 2 125 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\test\tb_decoder_stage.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register_file.v";
