#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jan  1 18:14:53 2023
# Process ID: 3208
# Current directory: D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.runs/synth_1/TOP.vds
# Journal file: D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:26]
INFO: [Synth 8-3491] module 'mux2a1' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/mux2a1.vhd:4' bound to instance 'i0' of component 'mux2a1' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:66]
INFO: [Synth 8-638] synthesizing module 'mux2a1' [D:/Proyectos/VHDL/VHDL_PROJECT/mux2a1.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux2a1' (1#1) [D:/Proyectos/VHDL/VHDL_PROJECT/mux2a1.vhd:11]
INFO: [Synth 8-3491] module 'ENTERED_MONEY' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:5' bound to instance 'i1' of component 'ENTERED_MONEY' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:74]
INFO: [Synth 8-638] synthesizing module 'ENTERED_MONEY' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:18]
INFO: [Synth 8-3491] module 'ENTERED_COINS_COUNTER' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_COINS_COUNTER/ENTERED_COINS_COUNTER.srcs/sources_1/new/ENTERED_COINS_COUNTER.vhd:4' bound to instance 'ECC_10C' of component 'ENTERED_COINS_COUNTER' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ENTERED_COINS_COUNTER' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_COINS_COUNTER/ENTERED_COINS_COUNTER.srcs/sources_1/new/ENTERED_COINS_COUNTER.vhd:13]
INFO: [Synth 8-3491] module 'SYNCHRONIZER' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/SYNCHRONIZER/SYNCHRONIZER.srcs/sources_1/new/SYNCHRONIZER.vhd:5' bound to instance 'i0' of component 'SYNCHRONIZER' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_COINS_COUNTER/ENTERED_COINS_COUNTER.srcs/sources_1/new/ENTERED_COINS_COUNTER.vhd:60]
INFO: [Synth 8-638] synthesizing module 'SYNCHRONIZER' [D:/Proyectos/VHDL/VHDL_PROJECT/SYNCHRONIZER/SYNCHRONIZER.srcs/sources_1/new/SYNCHRONIZER.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRONIZER' (2#1) [D:/Proyectos/VHDL/VHDL_PROJECT/SYNCHRONIZER/SYNCHRONIZER.srcs/sources_1/new/SYNCHRONIZER.vhd:14]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'DEBOUNCE' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/DEBOUNCE/DEBOUNCE.srcs/sources_1/new/DEBOUNCE.vhd:7' bound to instance 'i1' of component 'DEBOUNCE' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_COINS_COUNTER/ENTERED_COINS_COUNTER.srcs/sources_1/new/ENTERED_COINS_COUNTER.vhd:68]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCE' [D:/Proyectos/VHDL/VHDL_PROJECT/DEBOUNCE/DEBOUNCE.srcs/sources_1/new/DEBOUNCE.vhd:18]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCE' (3#1) [D:/Proyectos/VHDL/VHDL_PROJECT/DEBOUNCE/DEBOUNCE.srcs/sources_1/new/DEBOUNCE.vhd:18]
INFO: [Synth 8-3491] module 'RISING_EDGE_DETECTOR' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/RISING_EDGE_DETECTOR/RISING_EDGE_DETECTOR.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:4' bound to instance 'i2' of component 'RISING_EDGE_DETECTOR' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_COINS_COUNTER/ENTERED_COINS_COUNTER.srcs/sources_1/new/ENTERED_COINS_COUNTER.vhd:80]
INFO: [Synth 8-638] synthesizing module 'RISING_EDGE_DETECTOR' [D:/Proyectos/VHDL/VHDL_PROJECT/RISING_EDGE_DETECTOR/RISING_EDGE_DETECTOR.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'RISING_EDGE_DETECTOR' (4#1) [D:/Proyectos/VHDL/VHDL_PROJECT/RISING_EDGE_DETECTOR/RISING_EDGE_DETECTOR.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:12]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/COUNTER/COUNTER.srcs/sources_1/new/COUNTER.vhd:5' bound to instance 'i3' of component 'COUNTER' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_COINS_COUNTER/ENTERED_COINS_COUNTER.srcs/sources_1/new/ENTERED_COINS_COUNTER.vhd:87]
INFO: [Synth 8-638] synthesizing module 'COUNTER' [D:/Proyectos/VHDL/VHDL_PROJECT/COUNTER/COUNTER.srcs/sources_1/new/COUNTER.vhd:13]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'COUNTER' (5#1) [D:/Proyectos/VHDL/VHDL_PROJECT/COUNTER/COUNTER.srcs/sources_1/new/COUNTER.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ENTERED_COINS_COUNTER' (6#1) [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_COINS_COUNTER/ENTERED_COINS_COUNTER.srcs/sources_1/new/ENTERED_COINS_COUNTER.vhd:13]
INFO: [Synth 8-3491] module 'ENTERED_COINS_COUNTER' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_COINS_COUNTER/ENTERED_COINS_COUNTER.srcs/sources_1/new/ENTERED_COINS_COUNTER.vhd:4' bound to instance 'ECC_20C' of component 'ENTERED_COINS_COUNTER' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:71]
INFO: [Synth 8-3491] module 'ENTERED_COINS_COUNTER' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_COINS_COUNTER/ENTERED_COINS_COUNTER.srcs/sources_1/new/ENTERED_COINS_COUNTER.vhd:4' bound to instance 'ECC_50C' of component 'ENTERED_COINS_COUNTER' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:79]
INFO: [Synth 8-3491] module 'ENTERED_COINS_COUNTER' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_COINS_COUNTER/ENTERED_COINS_COUNTER.srcs/sources_1/new/ENTERED_COINS_COUNTER.vhd:4' bound to instance 'ECC_100C' of component 'ENTERED_COINS_COUNTER' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:87]
INFO: [Synth 8-3491] module 'mux2a1' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/mux2a1.vhd:4' bound to instance 'i0' of component 'mux2a1' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:95]
INFO: [Synth 8-3491] module 'mux2a1' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/mux2a1.vhd:4' bound to instance 'i1' of component 'mux2a1' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:102]
INFO: [Synth 8-3491] module 'mux2a1' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/mux2a1.vhd:4' bound to instance 'i2' of component 'mux2a1' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:109]
INFO: [Synth 8-3491] module 'mux2a1' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/mux2a1.vhd:4' bound to instance 'i3' of component 'mux2a1' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:116]
INFO: [Synth 8-3491] module 'mux2a1' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/mux2a1.vhd:4' bound to instance 'i4' of component 'mux2a1' [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'ENTERED_MONEY' (7#1) [D:/Proyectos/VHDL/VHDL_PROJECT/ENTERED_MONEY/ENTERED_MONEY.srcs/sources_1/new/ENTERED_MONEY.vhd:18]
INFO: [Synth 8-3491] module 'BIN_TO_BCD' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/BIN_TO_BCD/BIN_TO_BCD.srcs/sources_1/new/BIN_TO_BCD.vhd:4' bound to instance 'i2' of component 'BIN_TO_BCD' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:86]
INFO: [Synth 8-638] synthesizing module 'BIN_TO_BCD' [D:/Proyectos/VHDL/VHDL_PROJECT/BIN_TO_BCD/BIN_TO_BCD.srcs/sources_1/new/BIN_TO_BCD.vhd:11]
INFO: [Synth 8-226] default block is never used [D:/Proyectos/VHDL/VHDL_PROJECT/BIN_TO_BCD/BIN_TO_BCD.srcs/sources_1/new/BIN_TO_BCD.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'BIN_TO_BCD' (8#1) [D:/Proyectos/VHDL/VHDL_PROJECT/BIN_TO_BCD/BIN_TO_BCD.srcs/sources_1/new/BIN_TO_BCD.vhd:11]
	Parameter speed bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'SEVEN_SEGMENTS_DISPLAY_DECODER' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/SEVEN_SEGMENTS_DISPLAY_DECODER/SEVEN_SEGMENTS_DISPLAY_DECODER.srcs/sources_1/new/SEVEN_SEGMENTS_DISPLAY_DECODER.vhd:5' bound to instance 'i3' of component 'SEVEN_SEGMENTS_DISPLAY_DECODER' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:92]
INFO: [Synth 8-638] synthesizing module 'SEVEN_SEGMENTS_DISPLAY_DECODER' [D:/Proyectos/VHDL/VHDL_PROJECT/SEVEN_SEGMENTS_DISPLAY_DECODER/SEVEN_SEGMENTS_DISPLAY_DECODER.srcs/sources_1/new/SEVEN_SEGMENTS_DISPLAY_DECODER.vhd:15]
	Parameter speed bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Proyectos/VHDL/VHDL_PROJECT/SEVEN_SEGMENTS_DISPLAY_DECODER/SEVEN_SEGMENTS_DISPLAY_DECODER.srcs/sources_1/new/SEVEN_SEGMENTS_DISPLAY_DECODER.vhd:39]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [D:/Proyectos/VHDL/VHDL_PROJECT/SEVEN_SEGMENTS_DISPLAY_DECODER/SEVEN_SEGMENTS_DISPLAY_DECODER.srcs/sources_1/new/SEVEN_SEGMENTS_DISPLAY_DECODER.vhd:37]
WARNING: [Synth 8-614] signal 'num' is read in the process but is not in the sensitivity list [D:/Proyectos/VHDL/VHDL_PROJECT/SEVEN_SEGMENTS_DISPLAY_DECODER/SEVEN_SEGMENTS_DISPLAY_DECODER.srcs/sources_1/new/SEVEN_SEGMENTS_DISPLAY_DECODER.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'SEVEN_SEGMENTS_DISPLAY_DECODER' (9#1) [D:/Proyectos/VHDL/VHDL_PROJECT/SEVEN_SEGMENTS_DISPLAY_DECODER/SEVEN_SEGMENTS_DISPLAY_DECODER.srcs/sources_1/new/SEVEN_SEGMENTS_DISPLAY_DECODER.vhd:15]
INFO: [Synth 8-3491] module 'FSM' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/FSM/FSM.srcs/sources_1/new/FSM.vhd:5' bound to instance 'i4' of component 'FSM' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:102]
INFO: [Synth 8-638] synthesizing module 'FSM' [D:/Proyectos/VHDL/VHDL_PROJECT/FSM/FSM.srcs/sources_1/new/FSM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FSM' (10#1) [D:/Proyectos/VHDL/VHDL_PROJECT/FSM/FSM.srcs/sources_1/new/FSM.vhd:21]
INFO: [Synth 8-3491] module 'PRODUCT_SELECTOR' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/PRODUCT_SELECTOR/PRODUCT_SELECTOR.srcs/sources_1/new/PRODUCT_SELECTOR.vhd:5' bound to instance 'i5' of component 'PRODUCT_SELECTOR' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:117]
INFO: [Synth 8-638] synthesizing module 'PRODUCT_SELECTOR' [D:/Proyectos/VHDL/VHDL_PROJECT/PRODUCT_SELECTOR/PRODUCT_SELECTOR.srcs/sources_1/new/PRODUCT_SELECTOR.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'PRODUCT_SELECTOR' (11#1) [D:/Proyectos/VHDL/VHDL_PROJECT/PRODUCT_SELECTOR/PRODUCT_SELECTOR.srcs/sources_1/new/PRODUCT_SELECTOR.vhd:14]
INFO: [Synth 8-3491] module 'DEC_2a4' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/DEC_2a4.vhd:5' bound to instance 'i6' of component 'DEC_2a4' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:125]
INFO: [Synth 8-638] synthesizing module 'DEC_2a4' [D:/Proyectos/VHDL/VHDL_PROJECT/DEC_2a4.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Proyectos/VHDL/VHDL_PROJECT/DEC_2a4.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'DEC_2a4' (12#1) [D:/Proyectos/VHDL/VHDL_PROJECT/DEC_2a4.vhd:13]
	Parameter ClockFrequencyHz bound to: 100000000 - type: integer 
	Parameter NUM_SECONDS_TO_DELAY bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'TIME_DELAY' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/TIME_DELAY/TIME_DELAY.srcs/sources_1/new/TIME_DELAY.vhd:8' bound to instance 'i7' of component 'TIME_DELAY' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-638] synthesizing module 'TIME_DELAY' [D:/Proyectos/VHDL/VHDL_PROJECT/TIME_DELAY/TIME_DELAY.srcs/sources_1/new/TIME_DELAY.vhd:19]
	Parameter ClockFrequencyHz bound to: 100000000 - type: integer 
	Parameter NUM_SECONDS_TO_DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TIME_DELAY' (13#1) [D:/Proyectos/VHDL/VHDL_PROJECT/TIME_DELAY/TIME_DELAY.srcs/sources_1/new/TIME_DELAY.vhd:19]
INFO: [Synth 8-3491] module 'SYNCHRONIZER' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/SYNCHRONIZER/SYNCHRONIZER.srcs/sources_1/new/SYNCHRONIZER.vhd:5' bound to instance 'i8' of component 'SYNCHRONIZER' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:143]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'DEBOUNCE' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/DEBOUNCE/DEBOUNCE.srcs/sources_1/new/DEBOUNCE.vhd:7' bound to instance 'i9' of component 'DEBOUNCE' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:151]
INFO: [Synth 8-3491] module 'RISING_EDGE_DETECTOR' declared at 'D:/Proyectos/VHDL/VHDL_PROJECT/RISING_EDGE_DETECTOR/RISING_EDGE_DETECTOR.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd:4' bound to instance 'i10' of component 'RISING_EDGE_DETECTOR' [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'TOP' (14#1) [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/sources_1/new/TOP.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1123.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/constrs_1/imports/VHDL/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/constrs_1/imports/VHDL/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.srcs/constrs_1/imports/VHDL/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1123.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                s_espera |                            00001 |                              000
              s_contando |                            00010 |                              001
       s_elegir_producto |                            00100 |                              010
              s_correcto |                            01000 |                              100
                 s_error |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|BIN_TO_BCD  | f          | 256x10        | LUT            | 
|TOP         | i2/f       | 256x10        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    47|
|3     |LUT1   |    13|
|4     |LUT2   |    54|
|5     |LUT3   |    15|
|6     |LUT4   |    40|
|7     |LUT5   |    48|
|8     |LUT6   |    40|
|9     |FDCE   |    47|
|10    |FDPE   |     1|
|11    |FDRE   |   196|
|12    |IBUF   |     8|
|13    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1123.000 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1123.000 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1123.000 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1123.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1123.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a38387e
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1123.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Proyectos/VHDL/VHDL_PROJECT/TOP/TOP.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  1 18:15:31 2023...
