
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls2' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Sep 08 23:58:12 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.98 seconds. CPU system time: 1.03 seconds. Elapsed time: 10.56 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,492 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 247,927 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78,211 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77,311 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 20, 3>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, 20, 5>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2, 5>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_1' (firmware/hls_dummy.cpp:378:23) in function 'hls_dummy' completely with a factor of 40 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2, 5>' completely with a factor of 20 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2, 5>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2, 5>' completely with a factor of 20 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2, 5>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2, 5>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' completely with a factor of 20 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' completely with a factor of 20 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:364:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:365:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:370:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 83.66 seconds. CPU system time: 1.17 seconds. Elapsed time: 90.77 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.54 seconds; current allocated memory: 1.533 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.44 seconds; current allocated memory: 1.564 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:364:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>4'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2, 5>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2, 5>'... converting 1521 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>'... converting 1521 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2, 5>' (firmware/hls_dummy.cpp:134:22)...1480 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2, 3>' (firmware/hls_dummy.cpp:134:24)...1480 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 15.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 15.54 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 22.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 22.56 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<16, 6, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 20>4' to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,20,1,2,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,20,2,2,5>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.833 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 64.79 seconds; current allocated memory: 1.969 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 17.59 seconds. CPU system time: 0.08 seconds. Elapsed time: 17.75 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 264.69 seconds. CPU system time: 0.15 seconds. Elapsed time: 265.08 seconds; current allocated memory: 2.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 77.63 seconds. CPU system time: 0.2 seconds. Elapsed time: 77.91 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.13 seconds. CPU system time: 0.15 seconds. Elapsed time: 7.74 seconds; current allocated memory: 2.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.59 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s' is 13720 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_26_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_26_1_1': 780 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.07 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.23 seconds; current allocated memory: 2.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s_w4_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s_w4_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s' is 21120 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_12ns_26ns_26_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_26ns_26_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_26ns_26_1_1': 760 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_26_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_26_1_1': 780 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s_w4_ROM_AUTcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 54.89 seconds. CPU system time: 1.1 seconds. Elapsed time: 57.21 seconds; current allocated memory: 2.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 61.49 seconds. CPU system time: 1.61 seconds. Elapsed time: 64.49 seconds; current allocated memory: 2.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c42_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c43_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c44_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c45_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c46_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c47_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c48_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c49_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c50_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c51_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_30_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_31_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_32_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_33_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_34_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_35_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_36_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_37_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_38_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_39_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_20_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_21_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_22_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_23_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_24_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_25_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_26_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_27_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_28_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_29_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_30_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_31_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_32_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_33_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_34_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_35_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_36_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_37_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_38_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_39_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.16 seconds. Elapsed time: 26.5 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 58.14 seconds. CPU system time: 0.23 seconds. Elapsed time: 59.09 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.44 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.52 seconds; current allocated memory: 3.108 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 282.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 771.81 seconds. CPU system time: 6.63 seconds. Elapsed time: 824.55 seconds; current allocated memory: 1.659 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h13m44s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.078 ; gain = 113.023 ; free physical = 135385 ; free virtual = 448967
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1087674
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2864.660 ; gain = 432.590 ; free physical = 134647 ; free virtual = 448228
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4581]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4582]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4583]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4584]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4585]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4586]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4587]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4588]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4589]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4590]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4591]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4592]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4593]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4594]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4595]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4596]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4597]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4598]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4599]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4600]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4601]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4602]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4603]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4604]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4605]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4606]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4607]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4608]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4609]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4610]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4611]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4612]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4613]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4614]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4615]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4616]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4617]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4618]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4619]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4620]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4621]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4622]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4623]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4624]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4625]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4626]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4627]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4628]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4629]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4630]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4631]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4632]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4633]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4634]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4635]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4636]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4637]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4638]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4639]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4640]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4641]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4642]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4643]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4644]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4645]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4646]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4647]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4648]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4649]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4650]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4651]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4652]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4653]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4654]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4655]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4656]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4657]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4658]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4659]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4660]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4661]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4662]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4663]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4664]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4665]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4666]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4667]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4668]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4669]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4670]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4671]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4672]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4673]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4674]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4675]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4676]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4677]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4678]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4679]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:4680]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3467.863 ; gain = 1035.793 ; free physical = 134064 ; free virtual = 447656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3467.863 ; gain = 1035.793 ; free physical = 133506 ; free virtual = 447098
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 4510.918 ; gain = 2078.848 ; free physical = 124772 ; free virtual = 438374
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 160   
	   3 Input   16 Bit       Adders := 200   
	  11 Input   16 Bit       Adders := 40    
	  17 Input   16 Bit       Adders := 40    
	   2 Input    6 Bit       Adders := 1520  
	   3 Input    5 Bit       Adders := 1900  
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1140  
	   4 Input    4 Bit       Adders := 380   
	   2 Input    2 Bit       Adders := 360   
+---XORs : 
	   2 Input      1 Bit         XORs := 281   
+---Registers : 
	               16 Bit    Registers := 2306  
	               15 Bit    Registers := 1840  
	               12 Bit    Registers := 26    
	                5 Bit    Registers := 303   
	                4 Bit    Registers := 242   
	                2 Bit    Registers := 180   
	                1 Bit    Registers := 1308  
+---ROMs : 
	                    ROMs := 920   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1161  
	   2 Input   15 Bit        Muxes := 150   
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    7 Bit        Muxes := 604   
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 278   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 183   
	   2 Input    1 Bit        Muxes := 740   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP tmp_685_reg_137799_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_685_reg_137799_reg is absorbed into DSP tmp_685_reg_137799_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1599/tmp_product is absorbed into DSP tmp_685_reg_137799_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1305_reg_137804_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_158_reg_132659_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_158_reg_132659_reg is absorbed into DSP tmp_158_reg_132659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1072/tmp_product is absorbed into DSP tmp_158_reg_132659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_303_reg_132664_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_147_reg_132549_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_147_reg_132549_reg is absorbed into DSP tmp_147_reg_132549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1061/tmp_product is absorbed into DSP tmp_147_reg_132549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_281_reg_132554_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_146_reg_132539_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_146_reg_132539_reg is absorbed into DSP tmp_146_reg_132539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1060/tmp_product is absorbed into DSP tmp_146_reg_132539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_279_reg_132544_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_298_reg_134024_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_298_reg_134024_reg is absorbed into DSP tmp_298_reg_134024_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1212/tmp_product is absorbed into DSP tmp_298_reg_134024_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_569_reg_134029_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_287_reg_133914_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_287_reg_133914_reg is absorbed into DSP tmp_287_reg_133914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1201/tmp_product is absorbed into DSP tmp_287_reg_133914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_547_reg_133919_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_285_reg_133899_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_285_reg_133899_reg is absorbed into DSP tmp_285_reg_133899_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1199/tmp_product is absorbed into DSP tmp_285_reg_133899_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_545_reg_133904_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_78_reg_131879_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_78_reg_131879_reg is absorbed into DSP tmp_78_reg_131879_reg.
DSP Report: operator mul_16s_15s_26_1_1_U992/tmp_product is absorbed into DSP tmp_78_reg_131879_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_151_reg_131884_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_67_reg_131769_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_67_reg_131769_reg is absorbed into DSP tmp_67_reg_131769_reg.
DSP Report: operator mul_16s_15s_26_1_1_U981/tmp_product is absorbed into DSP tmp_67_reg_131769_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_129_reg_131774_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_66_reg_131759_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_66_reg_131759_reg is absorbed into DSP tmp_66_reg_131759_reg.
DSP Report: operator mul_16s_15s_26_1_1_U980/tmp_product is absorbed into DSP tmp_66_reg_131759_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_127_reg_131764_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_538_reg_136364_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_538_reg_136364_reg is absorbed into DSP tmp_538_reg_136364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1452/tmp_product is absorbed into DSP tmp_538_reg_136364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1025_reg_136369_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_526_reg_136249_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_526_reg_136249_reg is absorbed into DSP tmp_526_reg_136249_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1440/tmp_product is absorbed into DSP tmp_526_reg_136249_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1003_reg_136254_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_525_reg_136239_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_525_reg_136239_reg is absorbed into DSP tmp_525_reg_136239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1439/tmp_product is absorbed into DSP tmp_525_reg_136239_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1001_reg_136244_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_58_reg_131684_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_58_reg_131684_reg is absorbed into DSP tmp_58_reg_131684_reg.
DSP Report: operator mul_16s_15s_26_1_1_U972/tmp_product is absorbed into DSP tmp_58_reg_131684_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_113_reg_131689_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_46_reg_131564_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_46_reg_131564_reg is absorbed into DSP tmp_46_reg_131564_reg.
DSP Report: operator mul_16s_15s_26_1_1_U960/tmp_product is absorbed into DSP tmp_46_reg_131564_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_89_reg_131569_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_38_reg_131489_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_38_reg_131489_reg is absorbed into DSP tmp_38_reg_131489_reg.
DSP Report: operator mul_16s_15s_26_1_1_U952/tmp_product is absorbed into DSP tmp_38_reg_131489_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_75_reg_131494_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_27_reg_131379_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_27_reg_131379_reg is absorbed into DSP tmp_27_reg_131379_reg.
DSP Report: operator mul_16s_15s_26_1_1_U941/tmp_product is absorbed into DSP tmp_27_reg_131379_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_53_reg_131384_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_26_reg_131369_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_26_reg_131369_reg is absorbed into DSP tmp_26_reg_131369_reg.
DSP Report: operator mul_16s_15s_26_1_1_U940/tmp_product is absorbed into DSP tmp_26_reg_131369_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_51_reg_131374_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_17_reg_131284_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_17_reg_131284_reg is absorbed into DSP tmp_17_reg_131284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U931/tmp_product is absorbed into DSP tmp_17_reg_131284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_11_reg_131224_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_11_reg_131224_reg is absorbed into DSP tmp_11_reg_131224_reg.
DSP Report: operator mul_16s_15s_26_1_1_U925/tmp_product is absorbed into DSP tmp_11_reg_131224_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_14_reg_131254_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_14_reg_131254_reg is absorbed into DSP tmp_14_reg_131254_reg.
DSP Report: operator mul_16s_15s_26_1_1_U928/tmp_product is absorbed into DSP tmp_14_reg_131254_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_1_reg_131164_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_1_reg_131164_reg is absorbed into DSP tmp_1_reg_131164_reg.
DSP Report: operator mul_16s_15s_26_1_1_U919/tmp_product is absorbed into DSP tmp_1_reg_131164_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_8_reg_131144_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_8_reg_131144_reg is absorbed into DSP tmp_8_reg_131144_reg.
DSP Report: operator mul_16s_15s_26_1_1_U917/tmp_product is absorbed into DSP tmp_8_reg_131144_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_4_reg_131124_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_4_reg_131124_reg is absorbed into DSP tmp_4_reg_131124_reg.
DSP Report: operator mul_16s_15s_26_1_1_U915/tmp_product is absorbed into DSP tmp_4_reg_131124_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_12_reg_131234_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_12_reg_131234_reg is absorbed into DSP tmp_12_reg_131234_reg.
DSP Report: operator mul_16s_15s_26_1_1_U926/tmp_product is absorbed into DSP tmp_12_reg_131234_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_18_reg_131294_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_18_reg_131294_reg is absorbed into DSP tmp_18_reg_131294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U932/tmp_product is absorbed into DSP tmp_18_reg_131294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_37_reg_131299_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_5_reg_131184_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_5_reg_131184_reg is absorbed into DSP tmp_5_reg_131184_reg.
DSP Report: operator mul_16s_15s_26_1_1_U921/tmp_product is absorbed into DSP tmp_5_reg_131184_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_15_reg_131189_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_3_reg_131174_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_3_reg_131174_reg is absorbed into DSP tmp_3_reg_131174_reg.
DSP Report: operator mul_16s_15s_26_1_1_U920/tmp_product is absorbed into DSP tmp_3_reg_131174_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_13_reg_131179_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_178_reg_132854_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_178_reg_132854_reg is absorbed into DSP tmp_178_reg_132854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1092/tmp_product is absorbed into DSP tmp_178_reg_132854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_341_reg_132859_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_167_reg_132744_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_167_reg_132744_reg is absorbed into DSP tmp_167_reg_132744_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1081/tmp_product is absorbed into DSP tmp_167_reg_132744_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_319_reg_132749_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_166_reg_132734_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_166_reg_132734_reg is absorbed into DSP tmp_166_reg_132734_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1080/tmp_product is absorbed into DSP tmp_166_reg_132734_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_317_reg_132739_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_725_reg_138189_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_725_reg_138189_reg is absorbed into DSP tmp_725_reg_138189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1639/tmp_product is absorbed into DSP tmp_725_reg_138189_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1381_reg_138194_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_446_reg_135469_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_446_reg_135469_reg is absorbed into DSP tmp_446_reg_135469_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1360/tmp_product is absorbed into DSP tmp_446_reg_135469_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_851_reg_135474_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_251_reg_133564_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_251_reg_133564_reg is absorbed into DSP tmp_251_reg_133564_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1165/tmp_product is absorbed into DSP tmp_251_reg_133564_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1965/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_249_reg_133544_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_249_reg_133544_reg is absorbed into DSP tmp_249_reg_133544_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1163/tmp_product is absorbed into DSP tmp_249_reg_133544_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_241_reg_133469_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_241_reg_133469_reg is absorbed into DSP tmp_241_reg_133469_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1155/tmp_product is absorbed into DSP tmp_241_reg_133469_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_252_reg_133574_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_252_reg_133574_reg is absorbed into DSP tmp_252_reg_133574_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1166/tmp_product is absorbed into DSP tmp_252_reg_133574_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1966/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_400_reg_135019_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_400_reg_135019_reg is absorbed into DSP tmp_400_reg_135019_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1314/tmp_product is absorbed into DSP tmp_400_reg_135019_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_397_reg_134989_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_397_reg_134989_reg is absorbed into DSP tmp_397_reg_134989_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1311/tmp_product is absorbed into DSP tmp_397_reg_134989_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_396_reg_134979_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_396_reg_134979_reg is absorbed into DSP tmp_396_reg_134979_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1310/tmp_product is absorbed into DSP tmp_396_reg_134979_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_383_reg_134854_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_383_reg_134854_reg is absorbed into DSP tmp_383_reg_134854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1297/tmp_product is absorbed into DSP tmp_383_reg_134854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_381_reg_134834_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_381_reg_134834_reg is absorbed into DSP tmp_381_reg_134834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1295/tmp_product is absorbed into DSP tmp_381_reg_134834_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_380_reg_134824_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_380_reg_134824_reg is absorbed into DSP tmp_380_reg_134824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1294/tmp_product is absorbed into DSP tmp_380_reg_134824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_376_reg_134784_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_376_reg_134784_reg is absorbed into DSP tmp_376_reg_134784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1290/tmp_product is absorbed into DSP tmp_376_reg_134784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_369_reg_134714_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_369_reg_134714_reg is absorbed into DSP tmp_369_reg_134714_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1283/tmp_product is absorbed into DSP tmp_369_reg_134714_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_352_reg_134549_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_352_reg_134549_reg is absorbed into DSP tmp_352_reg_134549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1266/tmp_product is absorbed into DSP tmp_352_reg_134549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_351_reg_134539_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_351_reg_134539_reg is absorbed into DSP tmp_351_reg_134539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1265/tmp_product is absorbed into DSP tmp_351_reg_134539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_532_reg_136309_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_532_reg_136309_reg is absorbed into DSP tmp_532_reg_136309_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1446/tmp_product is absorbed into DSP tmp_532_reg_136309_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2246/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2246/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2246/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2246/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2246/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_181_reg_132884_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_181_reg_132884_reg is absorbed into DSP tmp_181_reg_132884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1095/tmp_product is absorbed into DSP tmp_181_reg_132884_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_160_reg_132679_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_160_reg_132679_reg is absorbed into DSP tmp_160_reg_132679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1074/tmp_product is absorbed into DSP tmp_160_reg_132679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_157_reg_132649_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_157_reg_132649_reg is absorbed into DSP tmp_157_reg_132649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1071/tmp_product is absorbed into DSP tmp_157_reg_132649_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_151_reg_132589_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_151_reg_132589_reg is absorbed into DSP tmp_151_reg_132589_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1065/tmp_product is absorbed into DSP tmp_151_reg_132589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_141_reg_132494_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_141_reg_132494_reg is absorbed into DSP tmp_141_reg_132494_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1055/tmp_product is absorbed into DSP tmp_141_reg_132494_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_114_reg_132229_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_114_reg_132229_reg is absorbed into DSP tmp_114_reg_132229_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1028/tmp_product is absorbed into DSP tmp_114_reg_132229_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_271_reg_133759_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_271_reg_133759_reg is absorbed into DSP tmp_271_reg_133759_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1185/tmp_product is absorbed into DSP tmp_271_reg_133759_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1985/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_261_reg_133664_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_261_reg_133664_reg is absorbed into DSP tmp_261_reg_133664_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1175/tmp_product is absorbed into DSP tmp_261_reg_133664_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1975/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_260_reg_133654_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_260_reg_133654_reg is absorbed into DSP tmp_260_reg_133654_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1174/tmp_product is absorbed into DSP tmp_260_reg_133654_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1974/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_278_reg_133829_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_278_reg_133829_reg is absorbed into DSP tmp_278_reg_133829_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1192/tmp_product is absorbed into DSP tmp_278_reg_133829_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_531_reg_133834_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_32_reg_131429_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_32_reg_131429_reg is absorbed into DSP tmp_32_reg_131429_reg.
DSP Report: operator mul_16s_15s_26_1_1_U946/tmp_product is absorbed into DSP tmp_32_reg_131429_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_31_reg_131419_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_31_reg_131419_reg is absorbed into DSP tmp_31_reg_131419_reg.
DSP Report: operator mul_16s_15s_26_1_1_U945/tmp_product is absorbed into DSP tmp_31_reg_131419_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_518_reg_136169_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_518_reg_136169_reg is absorbed into DSP tmp_518_reg_136169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1432/tmp_product is absorbed into DSP tmp_518_reg_136169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_987_reg_136174_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_506_reg_136054_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_506_reg_136054_reg is absorbed into DSP tmp_506_reg_136054_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1420/tmp_product is absorbed into DSP tmp_506_reg_136054_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_965_reg_136059_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_505_reg_136044_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_505_reg_136044_reg is absorbed into DSP tmp_505_reg_136044_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1419/tmp_product is absorbed into DSP tmp_505_reg_136044_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_963_reg_136049_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_537_reg_136354_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_537_reg_136354_reg is absorbed into DSP tmp_537_reg_136354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1451/tmp_product is absorbed into DSP tmp_537_reg_136354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_523_reg_136219_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_523_reg_136219_reg is absorbed into DSP tmp_523_reg_136219_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1437/tmp_product is absorbed into DSP tmp_523_reg_136219_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_286_reg_133909_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_286_reg_133909_reg is absorbed into DSP tmp_286_reg_133909_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1200/tmp_product is absorbed into DSP tmp_286_reg_133909_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_618_reg_137144_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_618_reg_137144_reg is absorbed into DSP tmp_618_reg_137144_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1532/tmp_product is absorbed into DSP tmp_618_reg_137144_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1177_reg_137149_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_606_reg_137029_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_606_reg_137029_reg is absorbed into DSP tmp_606_reg_137029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1520/tmp_product is absorbed into DSP tmp_606_reg_137029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_605_reg_137019_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_605_reg_137019_reg is absorbed into DSP tmp_605_reg_137019_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1519/tmp_product is absorbed into DSP tmp_605_reg_137019_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_108_reg_132169_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_108_reg_132169_reg is absorbed into DSP tmp_108_reg_132169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1022/tmp_product is absorbed into DSP tmp_108_reg_132169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_110_reg_132189_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_110_reg_132189_reg is absorbed into DSP tmp_110_reg_132189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1024/tmp_product is absorbed into DSP tmp_110_reg_132189_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_105_reg_132139_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_105_reg_132139_reg is absorbed into DSP tmp_105_reg_132139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1019/tmp_product is absorbed into DSP tmp_105_reg_132139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_103_reg_132119_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_103_reg_132119_reg is absorbed into DSP tmp_103_reg_132119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1017/tmp_product is absorbed into DSP tmp_103_reg_132119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_118_reg_132269_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_118_reg_132269_reg is absorbed into DSP tmp_118_reg_132269_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1032/tmp_product is absorbed into DSP tmp_118_reg_132269_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_227_reg_132274_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_107_reg_132159_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_107_reg_132159_reg is absorbed into DSP tmp_107_reg_132159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1021/tmp_product is absorbed into DSP tmp_107_reg_132159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_205_reg_132164_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_106_reg_132149_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_106_reg_132149_reg is absorbed into DSP tmp_106_reg_132149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1020/tmp_product is absorbed into DSP tmp_106_reg_132149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_203_reg_132154_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_97_reg_132064_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_97_reg_132064_reg is absorbed into DSP tmp_97_reg_132064_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1011/tmp_product is absorbed into DSP tmp_97_reg_132064_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_93_reg_132024_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_93_reg_132024_reg is absorbed into DSP tmp_93_reg_132024_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1007/tmp_product is absorbed into DSP tmp_93_reg_132024_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_88_reg_131974_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_88_reg_131974_reg is absorbed into DSP tmp_88_reg_131974_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1002/tmp_product is absorbed into DSP tmp_88_reg_131974_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_91_reg_132004_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_91_reg_132004_reg is absorbed into DSP tmp_91_reg_132004_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1005/tmp_product is absorbed into DSP tmp_91_reg_132004_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_98_reg_132074_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_98_reg_132074_reg is absorbed into DSP tmp_98_reg_132074_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1012/tmp_product is absorbed into DSP tmp_98_reg_132074_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_189_reg_132079_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_87_reg_131964_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_87_reg_131964_reg is absorbed into DSP tmp_87_reg_131964_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1001/tmp_product is absorbed into DSP tmp_87_reg_131964_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_167_reg_131969_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_86_reg_131954_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_86_reg_131954_reg is absorbed into DSP tmp_86_reg_131954_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1000/tmp_product is absorbed into DSP tmp_86_reg_131954_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_165_reg_131959_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_734_reg_138279_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_734_reg_138279_reg is absorbed into DSP tmp_734_reg_138279_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1648/tmp_product is absorbed into DSP tmp_734_reg_138279_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_727_reg_138209_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_727_reg_138209_reg is absorbed into DSP tmp_727_reg_138209_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1641/tmp_product is absorbed into DSP tmp_727_reg_138209_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_730_reg_138239_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_730_reg_138239_reg is absorbed into DSP tmp_730_reg_138239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1644/tmp_product is absorbed into DSP tmp_730_reg_138239_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_728_reg_138219_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_728_reg_138219_reg is absorbed into DSP tmp_728_reg_138219_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1642/tmp_product is absorbed into DSP tmp_728_reg_138219_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_723_reg_138169_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_723_reg_138169_reg is absorbed into DSP tmp_723_reg_138169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1637/tmp_product is absorbed into DSP tmp_723_reg_138169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_722_reg_138159_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_722_reg_138159_reg is absorbed into DSP tmp_722_reg_138159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1636/tmp_product is absorbed into DSP tmp_722_reg_138159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_738_reg_138314_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_738_reg_138314_reg is absorbed into DSP tmp_738_reg_138314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1652/tmp_product is absorbed into DSP tmp_738_reg_138314_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_726_reg_138199_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_726_reg_138199_reg is absorbed into DSP tmp_726_reg_138199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1640/tmp_product is absorbed into DSP tmp_726_reg_138199_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_522_reg_136209_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_522_reg_136209_reg is absorbed into DSP tmp_522_reg_136209_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1436/tmp_product is absorbed into DSP tmp_522_reg_136209_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_747_reg_138404_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_747_reg_138404_reg is absorbed into DSP tmp_747_reg_138404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1661/tmp_product is absorbed into DSP tmp_747_reg_138404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_750_reg_138434_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_750_reg_138434_reg is absorbed into DSP tmp_750_reg_138434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1664/tmp_product is absorbed into DSP tmp_750_reg_138434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_748_reg_138414_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_748_reg_138414_reg is absorbed into DSP tmp_748_reg_138414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1662/tmp_product is absorbed into DSP tmp_748_reg_138414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_753_reg_138464_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_753_reg_138464_reg is absorbed into DSP tmp_753_reg_138464_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1667/tmp_product is absorbed into DSP tmp_753_reg_138464_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_757_reg_138504_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_757_reg_138504_reg is absorbed into DSP tmp_757_reg_138504_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1671/tmp_product is absorbed into DSP tmp_757_reg_138504_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2471/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2471/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2471/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2471/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2471/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_742_reg_138354_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_742_reg_138354_reg is absorbed into DSP tmp_742_reg_138354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1656/tmp_product is absorbed into DSP tmp_742_reg_138354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_751_reg_138444_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_751_reg_138444_reg is absorbed into DSP tmp_751_reg_138444_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1665/tmp_product is absorbed into DSP tmp_751_reg_138444_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_758_reg_138509_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_758_reg_138509_reg is absorbed into DSP tmp_758_reg_138509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1672/tmp_product is absorbed into DSP tmp_758_reg_138509_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_746_reg_138394_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_746_reg_138394_reg is absorbed into DSP tmp_746_reg_138394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1660/tmp_product is absorbed into DSP tmp_746_reg_138394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_745_reg_138384_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_745_reg_138384_reg is absorbed into DSP tmp_745_reg_138384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1659/tmp_product is absorbed into DSP tmp_745_reg_138384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_123_reg_132314_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_123_reg_132314_reg is absorbed into DSP tmp_123_reg_132314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1037/tmp_product is absorbed into DSP tmp_123_reg_132314_reg.
DSP Report: Generating DSP tmp_766_reg_138589_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_766_reg_138589_reg is absorbed into DSP tmp_766_reg_138589_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1680/tmp_product is absorbed into DSP tmp_766_reg_138589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1459_reg_138594_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_374_reg_134764_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_374_reg_134764_reg is absorbed into DSP tmp_374_reg_134764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1288/tmp_product is absorbed into DSP tmp_374_reg_134764_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_491_reg_135909_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_491_reg_135909_reg is absorbed into DSP tmp_491_reg_135909_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1405/tmp_product is absorbed into DSP tmp_491_reg_135909_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2205/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2205/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2205/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2205/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2205/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_74_reg_131839_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_74_reg_131839_reg is absorbed into DSP tmp_74_reg_131839_reg.
DSP Report: operator mul_16s_15s_26_1_1_U988/tmp_product is absorbed into DSP tmp_74_reg_131839_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_338_reg_134414_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_338_reg_134414_reg is absorbed into DSP tmp_338_reg_134414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1252/tmp_product is absorbed into DSP tmp_338_reg_134414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_645_reg_134419_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_325_reg_134289_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_325_reg_134289_reg is absorbed into DSP tmp_325_reg_134289_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1239/tmp_product is absorbed into DSP tmp_325_reg_134289_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_621_reg_134294_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_358_reg_134609_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_358_reg_134609_reg is absorbed into DSP tmp_358_reg_134609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1272/tmp_product is absorbed into DSP tmp_358_reg_134609_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_346_reg_134494_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_346_reg_134494_reg is absorbed into DSP tmp_346_reg_134494_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1260/tmp_product is absorbed into DSP tmp_346_reg_134494_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_345_reg_134484_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_345_reg_134484_reg is absorbed into DSP tmp_345_reg_134484_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1259/tmp_product is absorbed into DSP tmp_345_reg_134484_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_659_reg_134489_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP select_ln134_857_reg_86294_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q661_reg is absorbed into DSP select_ln134_857_reg_86294_reg.
DSP Report: register select_ln134_857_reg_86294_reg is absorbed into DSP select_ln134_857_reg_86294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U114/tmp_product is absorbed into DSP select_ln134_857_reg_86294_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U643/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q157_reg is absorbed into DSP mul_16s_15s_26_1_1_U643/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U643/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U643/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U646/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q155_reg is absorbed into DSP mul_16s_15s_26_1_1_U646/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U646/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U646/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U644/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q156_reg is absorbed into DSP mul_16s_15s_26_1_1_U644/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U644/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U644/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U641/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q159_reg is absorbed into DSP mul_16s_15s_26_1_1_U641/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U641/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U641/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U640/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q160_reg is absorbed into DSP mul_16s_15s_26_1_1_U640/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U640/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U640/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U642/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q158_reg is absorbed into DSP mul_16s_15s_26_1_1_U642/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U642/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U642/tmp_product.
DSP Report: Generating DSP select_ln134_862_reg_86304_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q656_reg is absorbed into DSP select_ln134_862_reg_86304_reg.
DSP Report: register select_ln134_862_reg_86304_reg is absorbed into DSP select_ln134_862_reg_86304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U119/tmp_product is absorbed into DSP select_ln134_862_reg_86304_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U288/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q495_reg is absorbed into DSP mul_16s_15s_26_1_1_U288/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U288/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U288/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U287/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q496_reg is absorbed into DSP mul_16s_15s_26_1_1_U287/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U287/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U287/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U279/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q504_reg is absorbed into DSP mul_16s_15s_26_1_1_U279/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U279/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U279/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U280/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q503_reg is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U280/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U270/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q512_reg is absorbed into DSP mul_16s_15s_26_1_1_U270/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U270/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U276/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U276/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U276/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U275/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q507_reg is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U275/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U273/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q509_reg is absorbed into DSP mul_16s_15s_26_1_1_U273/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U273/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U273/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U282/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q501_reg is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U282/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U281/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q502_reg is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U281/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U283/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q500_reg is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U283/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U289/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q494_reg is absorbed into DSP mul_16s_15s_26_1_1_U289/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U289/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U289/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U278/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q505_reg is absorbed into DSP mul_16s_15s_26_1_1_U278/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U278/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U278/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U277/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q506_reg is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U277/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U609/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q190_reg is absorbed into DSP mul_16s_15s_26_1_1_U609/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U609/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U609/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U597/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q201_reg is absorbed into DSP mul_16s_15s_26_1_1_U597/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U597/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U597/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U596/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q202_reg is absorbed into DSP mul_16s_15s_26_1_1_U596/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U596/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U596/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U529/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q266_reg is absorbed into DSP mul_16s_15s_26_1_1_U529/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U529/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U529/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U517/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q277_reg is absorbed into DSP mul_16s_15s_26_1_1_U517/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U517/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U517/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U516/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q278_reg is absorbed into DSP mul_16s_15s_26_1_1_U516/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U516/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U516/tmp_product.
DSP Report: Generating DSP select_ln134_843_reg_86249_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q675_reg is absorbed into DSP select_ln134_843_reg_86249_reg.
DSP Report: register select_ln134_843_reg_86249_reg is absorbed into DSP select_ln134_843_reg_86249_reg.
DSP Report: operator mul_16s_15s_26_1_1_U99/tmp_product is absorbed into DSP select_ln134_843_reg_86249_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U268/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q514_reg is absorbed into DSP mul_16s_15s_26_1_1_U268/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U268/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U268/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U267/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q515_reg is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U267/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U259/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q523_reg is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U259/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U260/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q522_reg is absorbed into DSP mul_16s_15s_26_1_1_U260/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U260/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U250/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q531_reg is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U250/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U256/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U256/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U256/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U255/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q526_reg is absorbed into DSP mul_16s_15s_26_1_1_U255/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U255/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U255/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U253/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q528_reg is absorbed into DSP mul_16s_15s_26_1_1_U253/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U253/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U253/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U262/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q520_reg is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U262/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U261/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q521_reg is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U261/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U263/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q519_reg is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U263/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U269/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q513_reg is absorbed into DSP mul_16s_15s_26_1_1_U269/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U269/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U269/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U258/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q524_reg is absorbed into DSP mul_16s_15s_26_1_1_U258/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U258/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U258/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U257/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q525_reg is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U257/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U134/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q642_reg is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U134/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U759/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q47_reg is absorbed into DSP mul_16s_15s_26_1_1_U759/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U759/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U759/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U202/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q577_reg is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U202/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U201/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q578_reg is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U201/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U203/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q576_reg is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U203/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U739/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q66_reg is absorbed into DSP mul_16s_15s_26_1_1_U739/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U739/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U739/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U369/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q418_reg is absorbed into DSP mul_16s_15s_26_1_1_U369/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U369/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U369/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U357/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q429_reg is absorbed into DSP mul_16s_15s_26_1_1_U357/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U357/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U357/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U356/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q430_reg is absorbed into DSP mul_16s_15s_26_1_1_U356/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U356/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U356/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U154/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q623_reg is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U154/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U750/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q56_reg is absorbed into DSP mul_16s_15s_26_1_1_U750/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U750/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U750/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U768/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U768/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U768/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U763/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q43_reg is absorbed into DSP mul_16s_15s_26_1_1_U763/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U763/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U763/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U765/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q41_reg is absorbed into DSP mul_16s_15s_26_1_1_U765/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U765/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U765/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U764/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q42_reg is absorbed into DSP mul_16s_15s_26_1_1_U764/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U764/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U764/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U204/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q575_reg is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U204/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U206/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q573_reg is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U206/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U205/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q574_reg is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U205/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U142/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q634_reg is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U142/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U141/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q635_reg is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U141/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U143/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q633_reg is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U143/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U679/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q123_reg is absorbed into DSP mul_16s_15s_26_1_1_U679/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U679/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U679/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U179/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q599_reg is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U179/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U659/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q142_reg is absorbed into DSP mul_16s_15s_26_1_1_U659/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U659/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U659/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U349/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q437_reg is absorbed into DSP mul_16s_15s_26_1_1_U349/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U349/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U349/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U337/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q448_reg is absorbed into DSP mul_16s_15s_26_1_1_U337/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U337/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U337/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U336/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q449_reg is absorbed into DSP mul_16s_15s_26_1_1_U336/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U336/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U336/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U199/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q580_reg is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U199/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U489/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q304_reg is absorbed into DSP mul_16s_15s_26_1_1_U489/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U489/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U489/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U477/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q315_reg is absorbed into DSP mul_16s_15s_26_1_1_U477/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U477/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U477/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U476/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q316_reg is absorbed into DSP mul_16s_15s_26_1_1_U476/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U476/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U476/tmp_product.
DSP Report: Generating DSP select_ln134_838_reg_86239_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q680_reg is absorbed into DSP select_ln134_838_reg_86239_reg.
DSP Report: register select_ln134_838_reg_86239_reg is absorbed into DSP select_ln134_838_reg_86239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U94/tmp_product is absorbed into DSP select_ln134_838_reg_86239_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U482/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q311_reg is absorbed into DSP mul_16s_15s_26_1_1_U482/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U482/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U482/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U480/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q312_reg is absorbed into DSP mul_16s_15s_26_1_1_U480/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U480/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U480/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U483/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q310_reg is absorbed into DSP mul_16s_15s_26_1_1_U483/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U483/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U483/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U334/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q451_reg is absorbed into DSP mul_16s_15s_26_1_1_U334/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U334/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U334/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U332/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q453_reg is absorbed into DSP mul_16s_15s_26_1_1_U332/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U332/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U332/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U331/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q454_reg is absorbed into DSP mul_16s_15s_26_1_1_U331/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U331/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U331/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U681/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q121_reg is absorbed into DSP mul_16s_15s_26_1_1_U681/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U681/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U681/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U680/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q122_reg is absorbed into DSP mul_16s_15s_26_1_1_U680/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U680/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U680/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U682/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q120_reg is absorbed into DSP mul_16s_15s_26_1_1_U682/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U682/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U682/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U182/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q596_reg is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U182/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U181/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q597_reg is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U181/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U183/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q595_reg is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U183/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U623/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q176_reg is absorbed into DSP mul_16s_15s_26_1_1_U623/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U623/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U623/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U626/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q174_reg is absorbed into DSP mul_16s_15s_26_1_1_U626/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U626/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U626/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U624/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q175_reg is absorbed into DSP mul_16s_15s_26_1_1_U624/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U624/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U624/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U544/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q252_reg is absorbed into DSP mul_16s_15s_26_1_1_U544/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U544/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U544/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U546/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q250_reg is absorbed into DSP mul_16s_15s_26_1_1_U546/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U546/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U546/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U545/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q251_reg is absorbed into DSP mul_16s_15s_26_1_1_U545/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U545/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U545/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U484/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q309_reg is absorbed into DSP mul_16s_15s_26_1_1_U484/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U484/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U484/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U486/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q307_reg is absorbed into DSP mul_16s_15s_26_1_1_U486/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U486/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U486/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U485/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q308_reg is absorbed into DSP mul_16s_15s_26_1_1_U485/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U485/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U485/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U84/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q689_reg is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U84/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U86/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q687_reg is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U86/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U85/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q688_reg is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U85/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U69/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q703_reg is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U69/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U58/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q714_reg is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U57/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q715_reg is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U469/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q323_reg is absorbed into DSP mul_16s_15s_26_1_1_U469/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U469/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U469/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U457/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q334_reg is absorbed into DSP mul_16s_15s_26_1_1_U457/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U457/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U457/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U456/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q335_reg is absorbed into DSP mul_16s_15s_26_1_1_U456/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U456/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U456/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U462/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q330_reg is absorbed into DSP mul_16s_15s_26_1_1_U462/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U462/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U462/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U460/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q331_reg is absorbed into DSP mul_16s_15s_26_1_1_U460/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U460/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U460/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U463/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q329_reg is absorbed into DSP mul_16s_15s_26_1_1_U463/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U463/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U463/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U424/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q366_reg is absorbed into DSP mul_16s_15s_26_1_1_U424/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U424/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U424/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U426/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q364_reg is absorbed into DSP mul_16s_15s_26_1_1_U426/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U426/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U426/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U425/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q365_reg is absorbed into DSP mul_16s_15s_26_1_1_U425/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U425/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U425/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U589/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q209_reg is absorbed into DSP mul_16s_15s_26_1_1_U589/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U589/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U589/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U577/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q220_reg is absorbed into DSP mul_16s_15s_26_1_1_U577/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U577/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U577/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U576/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q221_reg is absorbed into DSP mul_16s_15s_26_1_1_U576/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U576/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U576/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U801/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q7_reg is absorbed into DSP mul_16s_15s_26_1_1_U801/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U801/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U801/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U800/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q8_reg is absorbed into DSP mul_16s_15s_26_1_1_U800/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U800/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U800/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U802/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q6_reg is absorbed into DSP mul_16s_15s_26_1_1_U802/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U802/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U802/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U743/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q62_reg is absorbed into DSP mul_16s_15s_26_1_1_U743/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U743/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U743/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U745/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q60_reg is absorbed into DSP mul_16s_15s_26_1_1_U745/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U745/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U745/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U744/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q61_reg is absorbed into DSP mul_16s_15s_26_1_1_U744/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U744/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U744/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U790/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q18_reg is absorbed into DSP mul_16s_15s_26_1_1_U790/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U790/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U790/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U809/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U809/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U809/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U444/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q347_reg is absorbed into DSP mul_16s_15s_26_1_1_U444/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U444/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U444/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U446/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q345_reg is absorbed into DSP mul_16s_15s_26_1_1_U446/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U446/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U446/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U445/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q346_reg is absorbed into DSP mul_16s_15s_26_1_1_U445/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U445/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U445/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U803/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q5_reg is absorbed into DSP mul_16s_15s_26_1_1_U803/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U803/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U803/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U805/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q3_reg is absorbed into DSP mul_16s_15s_26_1_1_U805/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U805/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U805/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U804/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q4_reg is absorbed into DSP mul_16s_15s_26_1_1_U804/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U804/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U804/tmp_product.
DSP Report: Generating DSP select_ln134_1509_reg_88179_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q9_reg is absorbed into DSP select_ln134_1509_reg_88179_reg.
DSP Report: register select_ln134_1509_reg_88179_reg is absorbed into DSP select_ln134_1509_reg_88179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U799/tmp_product is absorbed into DSP select_ln134_1509_reg_88179_reg.
DSP Report: Generating DSP select_ln134_802_reg_86134_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q716_reg is absorbed into DSP select_ln134_802_reg_86134_reg.
DSP Report: register select_ln134_802_reg_86134_reg is absorbed into DSP select_ln134_802_reg_86134_reg.
DSP Report: operator mul_16s_15s_26_1_1_U56/tmp_product is absorbed into DSP select_ln134_802_reg_86134_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U422/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q368_reg is absorbed into DSP mul_16s_15s_26_1_1_U422/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U422/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U422/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U421/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q369_reg is absorbed into DSP mul_16s_15s_26_1_1_U421/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U421/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U421/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U423/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q367_reg is absorbed into DSP mul_16s_15s_26_1_1_U423/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U423/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U423/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U184/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q594_reg is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U184/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U186/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q592_reg is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U186/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U185/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q593_reg is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U185/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U729/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q76_reg is absorbed into DSP mul_16s_15s_26_1_1_U729/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U729/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U729/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U717/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q87_reg is absorbed into DSP mul_16s_15s_26_1_1_U717/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U717/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U717/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U716/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q88_reg is absorbed into DSP mul_16s_15s_26_1_1_U716/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U716/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U716/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U464/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q328_reg is absorbed into DSP mul_16s_15s_26_1_1_U464/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U464/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U464/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U466/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q326_reg is absorbed into DSP mul_16s_15s_26_1_1_U466/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U466/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U466/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U465/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q327_reg is absorbed into DSP mul_16s_15s_26_1_1_U465/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U465/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U465/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U787/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q20_reg is absorbed into DSP mul_16s_15s_26_1_1_U787/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U787/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U787/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U786/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q21_reg is absorbed into DSP mul_16s_15s_26_1_1_U786/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U786/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U786/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U778/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q29_reg is absorbed into DSP mul_16s_15s_26_1_1_U778/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U778/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U778/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U779/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q28_reg is absorbed into DSP mul_16s_15s_26_1_1_U779/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U779/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U779/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U783/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q24_reg is absorbed into DSP mul_16s_15s_26_1_1_U783/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U783/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U783/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U785/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q22_reg is absorbed into DSP mul_16s_15s_26_1_1_U785/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U785/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U785/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U784/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q23_reg is absorbed into DSP mul_16s_15s_26_1_1_U784/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U784/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U784/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U770/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q37_reg is absorbed into DSP mul_16s_15s_26_1_1_U770/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U770/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U770/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U789/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U789/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U789/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U775/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q32_reg is absorbed into DSP mul_16s_15s_26_1_1_U775/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U775/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U775/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U773/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q34_reg is absorbed into DSP mul_16s_15s_26_1_1_U773/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U773/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U773/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U781/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q26_reg is absorbed into DSP mul_16s_15s_26_1_1_U781/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U781/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U781/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U780/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q27_reg is absorbed into DSP mul_16s_15s_26_1_1_U780/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U780/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U780/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U782/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q25_reg is absorbed into DSP mul_16s_15s_26_1_1_U782/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U782/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U782/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U788/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q19_reg is absorbed into DSP mul_16s_15s_26_1_1_U788/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U788/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U788/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U777/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q30_reg is absorbed into DSP mul_16s_15s_26_1_1_U777/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U777/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U777/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U776/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q31_reg is absorbed into DSP mul_16s_15s_26_1_1_U776/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U776/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U776/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q759_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q759_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q758_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q758_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q757_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q757_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q756_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q756_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q755_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q755_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q754_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q754_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q753_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q753_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q752_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q752_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q751_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q751_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q750_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q750_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q749_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q749_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q748_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q748_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q747_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q747_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q746_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q746_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q745_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q745_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q744_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q744_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q743_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q743_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q742_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q742_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q741_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q741_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q740_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q739_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q738_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q737_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q736_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q735_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q734_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q733_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q732_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q731_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q730_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q729_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q728_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q727_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q726_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q725_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q724_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q723_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q722_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q721_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q721_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q720_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q720_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q719_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q719_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q718_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q718_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q717_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q717_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q713_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q713_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q712_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q712_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q711_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q711_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q710_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q710_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q709_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q709_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q708_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q708_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q707_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q707_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q706_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q706_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q705_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q705_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q704_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q704_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q702_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q701_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q700_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q699_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q698_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q697_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q696_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q695_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q694_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q693_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q692_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q691_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q690_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U569/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U569/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U569/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U557/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U557/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U557/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U556/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U556/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U556/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U668/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U668/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U668/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U667/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U667/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U667/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U658/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U658/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U658/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U663/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U663/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U663/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U665/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U665/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U665/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U664/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U664/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U664/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U650/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U650/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U650/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U666/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U666/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U666/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U655/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U655/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U655/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U653/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U653/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U653/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U669/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U669/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U669/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U657/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U657/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U657/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U656/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U656/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U656/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U302/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U302/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U302/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U301/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U301/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U301/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U303/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U303/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U303/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U322/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U322/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U322/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U321/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U321/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U321/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U323/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U323/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U323/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U329/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U329/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U329/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U318/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U318/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U318/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U316/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U316/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U316/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U554/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U554/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U554/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U552/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U552/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U552/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U551/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U551/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U551/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U550/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U550/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U550/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U563/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U563/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U563/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U549/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U549/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U549/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U537/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U537/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U537/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U536/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U536/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U536/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U534/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U534/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U534/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U532/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U532/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U532/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U531/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U531/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U531/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U155/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U155/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U152/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U152/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U151/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U151/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U807/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U807/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U807/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U806/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U806/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U806/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U798/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U798/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U798/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U795/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U795/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U795/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U793/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U793/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U793/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U794/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U794/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U794/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U792/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U792/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U792/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U791/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U791/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U791/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U808/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U808/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U808/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U797/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U797/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U797/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U796/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U796/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U796/tmp_product.
DSP Report: Generating DSP select_ln134_821_reg_86189_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_821_reg_86189_reg is absorbed into DSP select_ln134_821_reg_86189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U76/tmp_product is absorbed into DSP select_ln134_821_reg_86189_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U89/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U89/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U78/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U78/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U77/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U77/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U688/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U688/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U688/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U687/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U687/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U687/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U678/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U678/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U678/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U683/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U683/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U683/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U685/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U685/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U685/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U684/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U684/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U684/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U670/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U670/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U670/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U686/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U686/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U686/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U675/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U675/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U675/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U673/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U673/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U673/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U689/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U689/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U689/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U677/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U677/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U677/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U676/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U676/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U676/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U38/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U37/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U188/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U188/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U187/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U187/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U180/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U180/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U176/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U176/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U173/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U173/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U175/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U175/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U172/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U172/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U171/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U171/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U189/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U189/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U178/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U178/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U177/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U177/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U42/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U41/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U43/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: Generating DSP select_ln134_783_reg_86079_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_783_reg_86079_reg is absorbed into DSP select_ln134_783_reg_86079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U36/tmp_product is absorbed into DSP select_ln134_783_reg_86079_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U614/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U614/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U614/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U612/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U612/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U612/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U611/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U611/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U611/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U18/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U18/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U17/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U17/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U22/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U22/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U21/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U21/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U23/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U747/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U747/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U747/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U746/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U746/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U746/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U738/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U738/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U738/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U730/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U730/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U730/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U748/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U748/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U748/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U735/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U735/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U735/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U733/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U733/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U733/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U734/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U734/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U734/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U732/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U732/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U732/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U731/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U731/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U731/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U741/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U741/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U741/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U740/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U740/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U740/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U742/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U742/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U742/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U749/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U749/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U749/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U737/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U737/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U737/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U736/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U736/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U736/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U442/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U442/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U442/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U441/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U441/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U441/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U443/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U443/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U443/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U135/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U132/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U131/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U131/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U767/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U767/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U767/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U766/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U766/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U766/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U758/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U758/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U758/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U755/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U755/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U755/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U753/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U753/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U753/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U754/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U754/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U754/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U752/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U752/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U752/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U751/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U751/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U751/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U761/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U761/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U761/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U760/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U760/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U760/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U762/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U762/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U762/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U769/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U769/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U769/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U757/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U757/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U757/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U756/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U756/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U756/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U108/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U108/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U107/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U107/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U100/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U100/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U104/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U106/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U106/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U96/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U96/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U95/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U95/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U93/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U93/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U91/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U91/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U102/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U101/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U101/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U103/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U103/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U109/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U109/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U98/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U98/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U97/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U97/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U774/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U774/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U774/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U772/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U772/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U772/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U771/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U771/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U771/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U208/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U208/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U207/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U207/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U200/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U190/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U190/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U194/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U194/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U196/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U196/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U193/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U195/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U192/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U192/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U191/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U191/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U209/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U198/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U198/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U197/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U197/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U649/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U649/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U649/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U637/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U637/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U637/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U636/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U636/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U636/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U634/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U634/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U634/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U632/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U632/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U632/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U631/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U631/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U631/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U629/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U629/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U629/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U617/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U617/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U617/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U616/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U616/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U616/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U128/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U128/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U127/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U127/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U120/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U120/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U124/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U124/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U126/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U126/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U125/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U125/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U110/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U110/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U112/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U112/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U116/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U116/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U115/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U115/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U113/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U113/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U111/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U111/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U122/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U122/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U121/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U121/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U123/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U123/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U129/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U118/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U117/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U117/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: Generating DSP select_ln134_764_reg_86024_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_764_reg_86024_reg is absorbed into DSP select_ln134_764_reg_86024_reg.
DSP Report: operator mul_16s_15s_26_1_1_U16/tmp_product is absorbed into DSP select_ln134_764_reg_86024_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U524/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U524/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U524/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U526/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U526/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U526/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U525/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U525/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U525/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U264/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U264/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U264/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U266/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U266/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U266/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U265/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U265/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U265/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U374/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U374/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U374/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U372/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U372/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U372/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U371/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U371/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U371/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U504/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U504/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U504/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U506/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U506/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U506/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U505/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U505/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U505/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U368/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U368/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U368/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U367/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U367/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U367/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U359/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U359/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U359/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U360/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U360/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U360/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U364/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U364/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U364/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U366/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U366/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U366/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U365/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U365/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U365/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U350/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U350/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U350/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U358/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U358/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U358/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U355/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U355/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U355/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U353/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U353/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U353/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U354/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U354/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U354/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U352/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U352/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U352/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U351/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U351/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U351/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U362/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U362/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U362/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U361/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U361/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U361/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U363/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U363/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U363/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U348/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U348/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U348/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U347/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U347/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U347/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U339/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U339/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U339/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U340/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U340/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U340/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U344/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U344/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U344/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U346/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U346/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U346/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U345/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U345/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U345/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U330/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U330/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U330/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U338/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U338/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U338/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U335/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U335/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U335/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U333/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U333/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U333/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U342/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U342/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U342/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U341/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U341/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U341/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U343/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U343/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U343/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U27/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U19/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U20/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U11/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U11/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U10/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U14/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U15/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U13/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U13/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U12/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U382/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U382/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U382/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U381/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U381/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U381/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U383/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U383/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U383/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U394/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U394/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U394/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U392/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U392/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U392/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U391/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U391/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U391/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U402/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U402/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U402/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U401/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U401/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U401/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U403/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U403/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U403/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U47/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U39/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U31/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U30/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U34/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U35/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U33/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U32/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U474/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U474/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U474/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U472/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U472/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U472/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U471/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U471/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U471/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U654/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U654/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U654/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U652/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U652/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U652/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U651/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U651/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U651/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U661/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U661/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U661/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U660/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U660/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U660/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U662/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U662/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U662/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U454/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U454/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U454/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U452/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U452/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U452/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U451/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U451/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U451/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U314/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U314/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U314/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U312/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U312/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U312/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U311/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U311/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U311/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U170/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U170/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U174/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U174/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U721/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U721/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U721/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U720/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U720/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U720/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U722/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U722/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U722/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U294/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U294/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U294/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U292/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U292/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U292/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U291/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U291/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U291/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U574/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U574/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U574/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U572/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U572/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U572/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U571/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U571/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U571/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U254/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U254/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U254/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U252/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U252/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U252/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U251/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U251/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U251/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U723/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U723/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U723/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U725/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U725/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U725/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U724/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U724/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U724/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U68/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U68/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U67/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U67/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U59/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U59/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U60/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U60/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U64/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U66/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U66/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U65/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U65/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U50/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U51/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U52/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U62/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U62/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U61/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U61/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U63/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U63/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U88/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U88/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U87/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U87/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U79/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U79/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U80/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U80/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U70/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U70/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U71/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U71/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U74/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U74/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U75/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U75/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U73/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U73/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U72/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U72/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U82/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U81/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U81/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U83/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U694/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U694/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U694/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U692/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U692/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U692/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U691/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U691/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U691/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U674/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U674/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U674/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U672/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U672/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U672/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U671/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U671/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U671/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U594/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U594/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U594/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U592/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U592/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U592/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U591/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U591/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U591/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U90/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U90/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U92/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U92/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U274/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U274/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U274/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U272/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U272/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U272/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U271/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U271/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U271/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U284/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U284/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U284/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U286/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U286/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U286/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U285/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U285/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U285/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U308/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U308/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U308/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U307/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U307/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U307/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U299/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U299/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U299/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U300/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U300/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U300/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U304/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U304/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U304/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U306/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U306/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U306/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U305/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U305/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U305/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U290/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U290/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U297/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U297/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U297/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U295/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U295/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U295/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U293/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U293/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U293/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U309/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U309/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U309/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U298/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U298/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U298/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U296/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U296/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U296/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U328/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U328/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U328/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U327/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U327/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U327/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U319/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U319/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U319/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U320/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U320/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U320/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U324/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U324/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U324/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U326/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U326/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U326/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U325/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U325/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U325/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U310/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U310/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U310/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U317/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U317/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U317/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U315/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U315/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U315/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U313/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U313/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U313/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U621/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U621/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U621/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U620/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U620/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U620/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U622/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U622/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U622/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U528/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U528/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U528/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U527/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U527/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U527/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U518/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U518/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U518/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U519/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U519/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U519/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U510/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U510/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U510/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U522/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U522/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U522/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U515/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U515/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U515/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U513/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U513/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U513/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U514/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U514/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U514/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U512/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U512/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U512/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U511/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U511/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U511/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U521/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U521/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U521/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U520/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U520/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U520/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U523/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U523/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U523/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U508/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U508/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U508/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U507/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U507/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U507/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U498/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U498/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U498/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U499/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U499/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U499/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U490/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U490/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U490/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U502/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U502/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U502/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U495/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U495/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U495/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U493/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U493/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U493/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U494/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U494/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U494/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U492/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U492/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U492/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U491/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U491/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U491/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U501/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U501/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U501/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U500/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U500/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U500/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U503/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U503/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U503/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U509/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U509/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U509/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U497/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U497/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U497/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U496/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U496/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U496/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U248/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U248/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U248/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U247/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U247/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U247/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U239/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U239/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U239/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U240/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U240/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U244/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U244/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U244/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U246/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U246/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U246/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U245/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U245/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U245/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U230/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U235/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U235/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U236/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U236/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U233/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U233/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U234/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U234/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U232/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U231/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U242/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U242/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U242/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U241/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U241/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U243/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U243/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U243/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U249/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U249/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U249/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U238/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U238/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U238/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U237/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U237/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U237/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U228/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U228/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U227/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U227/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U219/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U220/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U224/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U224/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U226/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U225/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U210/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U210/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U215/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U215/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U216/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U216/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U213/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U213/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U214/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U214/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U212/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U211/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U211/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U222/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U222/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U221/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U223/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U229/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U229/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U218/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U218/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U217/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U217/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U149/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U149/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U138/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U137/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U169/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U169/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U158/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U158/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U157/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U157/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U728/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U728/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U728/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U726/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U726/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U726/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U718/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U718/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U718/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U719/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U719/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U719/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U710/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U710/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U710/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U727/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U727/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U727/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U715/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U715/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U715/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U713/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U713/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U713/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U714/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U714/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U714/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U712/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U712/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U712/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U711/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U711/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U711/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U428/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U428/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U428/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U427/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U427/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U427/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U418/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U418/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U418/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U419/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U419/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U419/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U410/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U410/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U410/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U420/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U420/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U420/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U415/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U415/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U415/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U413/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U413/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U413/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U414/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U414/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U414/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U412/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U412/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U412/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U411/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U411/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U411/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U429/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U429/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U429/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U417/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U417/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U417/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U416/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U416/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U416/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U708/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U708/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U708/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U706/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U706/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U706/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U698/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U698/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U698/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U699/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U699/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U699/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U703/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U703/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U703/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U705/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U705/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U705/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U704/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U704/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U704/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U690/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U690/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U690/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U707/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U707/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U707/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U695/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U695/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U695/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U693/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U693/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U693/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U701/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U701/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U701/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U700/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U700/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U700/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U702/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U702/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U702/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U709/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U709/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U709/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U697/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U697/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U697/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U696/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U696/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U696/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U448/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U448/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U448/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U447/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U447/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U447/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U438/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U438/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U438/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U439/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U439/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U439/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U430/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U430/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U430/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U440/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U440/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U440/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U435/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U435/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U435/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U433/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U433/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U433/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U434/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U434/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U434/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U432/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U432/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U432/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U431/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U431/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U431/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U449/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U449/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U449/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U437/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U437/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U437/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U436/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U436/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U436/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U168/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U168/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U167/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U167/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U159/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U160/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U160/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U164/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U164/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U166/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U166/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U165/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U165/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U150/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U153/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U153/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U156/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U156/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U162/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U162/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U161/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U161/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U163/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U163/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U148/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U148/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U147/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U147/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U139/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U139/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U140/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U140/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U144/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U144/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U146/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U146/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U145/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U145/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U130/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U130/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U133/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U133/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U136/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U648/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U648/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U648/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U647/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U647/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U647/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U638/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U638/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U638/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U639/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U639/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U639/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U630/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U630/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U630/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U645/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U645/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U645/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U635/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U635/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U635/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U633/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U633/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U633/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U628/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U628/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U628/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U627/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U627/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U627/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U618/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U618/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U618/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U619/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U619/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U619/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U610/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U610/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U610/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U625/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U625/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U625/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U615/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U615/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U615/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U613/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U613/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U613/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U608/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U608/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U608/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U607/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U607/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U607/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U598/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U598/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U598/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U599/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U599/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U599/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U603/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U603/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U603/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U606/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U606/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U606/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U605/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U605/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U605/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U590/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U590/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U590/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U604/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U604/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U604/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U595/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U595/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U595/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U593/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U593/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U593/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U601/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U601/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U601/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U600/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U600/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U600/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U602/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U602/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U602/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U588/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U588/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U588/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U587/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U587/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U587/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U578/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U578/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U578/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U579/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U579/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U579/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U583/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U583/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U583/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U586/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U586/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U586/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U585/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U585/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U585/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U570/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U570/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U570/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U584/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U584/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U584/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U575/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U575/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U575/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U573/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U573/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U573/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U581/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U581/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U581/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U580/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U580/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U580/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U582/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U582/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U582/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U568/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U568/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U568/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U567/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U567/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U567/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U558/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U558/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U558/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U559/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U559/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U559/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U564/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U564/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U564/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U566/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U566/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U566/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U565/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U565/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U565/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U555/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U555/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U555/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U553/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U553/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U553/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U561/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U561/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U561/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U560/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U560/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U560/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U562/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U562/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U562/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U548/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U548/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U548/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U547/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U547/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U547/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U538/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U538/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U538/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U539/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U539/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U539/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U530/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U530/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U530/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U543/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U543/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U543/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U535/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U535/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U535/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U533/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U533/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U533/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U541/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U541/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U541/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U540/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U540/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U540/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U542/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U542/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U542/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U24/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U26/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U25/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U488/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U488/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U488/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U487/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U487/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U487/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U478/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U478/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U478/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U479/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U479/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U479/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U470/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U470/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U470/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U481/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U481/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U481/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U475/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U475/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U475/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U473/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U473/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U473/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U388/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U388/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U388/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U387/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U387/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U387/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U378/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U378/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U378/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U380/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U380/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U380/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U384/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U384/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U384/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U386/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U386/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U386/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U385/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U385/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U385/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U370/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U370/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U370/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U379/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U379/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U379/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U375/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U375/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U375/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U373/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U373/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U373/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U389/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U389/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U389/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U377/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U377/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U377/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U376/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U376/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U376/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U408/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U408/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U408/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U407/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U407/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U407/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U398/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U398/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U398/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U400/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U400/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U400/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U404/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U404/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U404/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U406/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U406/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U406/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U405/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U405/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U405/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U390/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U390/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U390/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U399/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U399/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U399/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U395/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U395/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U395/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U393/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U393/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U393/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U409/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U409/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U409/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U397/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U397/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U397/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U396/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U396/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U396/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U468/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U468/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U468/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U467/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U467/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U467/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U458/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U458/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U458/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U459/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U459/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U459/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U450/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U450/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U450/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U461/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U461/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U461/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U455/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U455/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U455/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U453/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U453/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U453/tmp_product.
DSP Report: Generating DSP tmp_238_reg_133439_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q645_reg is absorbed into DSP tmp_238_reg_133439_reg.
DSP Report: register tmp_238_reg_133439_reg is absorbed into DSP tmp_238_reg_133439_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1152/tmp_product is absorbed into DSP tmp_238_reg_133439_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_455_reg_133444_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_227_reg_133329_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q657_reg is absorbed into DSP tmp_227_reg_133329_reg.
DSP Report: register tmp_227_reg_133329_reg is absorbed into DSP tmp_227_reg_133329_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1141/tmp_product is absorbed into DSP tmp_227_reg_133329_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_433_reg_133334_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_226_reg_133319_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q659_reg is absorbed into DSP tmp_226_reg_133319_reg.
DSP Report: register tmp_226_reg_133319_reg is absorbed into DSP tmp_226_reg_133319_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1140/tmp_product is absorbed into DSP tmp_226_reg_133319_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_431_reg_133324_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_279_reg_133839_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q597_reg is absorbed into DSP tmp_279_reg_133839_reg.
DSP Report: register tmp_279_reg_133839_reg is absorbed into DSP tmp_279_reg_133839_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1193/tmp_product is absorbed into DSP tmp_279_reg_133839_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q596_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_533_reg_133844_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_218_reg_133244_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q668_reg is absorbed into DSP tmp_218_reg_133244_reg.
DSP Report: register tmp_218_reg_133244_reg is absorbed into DSP tmp_218_reg_133244_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1132/tmp_product is absorbed into DSP tmp_218_reg_133244_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_417_reg_133249_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1932/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_207_reg_133134_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q680_reg is absorbed into DSP tmp_207_reg_133134_reg.
DSP Report: register tmp_207_reg_133134_reg is absorbed into DSP tmp_207_reg_133134_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1121/tmp_product is absorbed into DSP tmp_207_reg_133134_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_395_reg_133139_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_206_reg_133124_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q682_reg is absorbed into DSP tmp_206_reg_133124_reg.
DSP Report: register tmp_206_reg_133124_reg is absorbed into DSP tmp_206_reg_133124_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1120/tmp_product is absorbed into DSP tmp_206_reg_133124_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_393_reg_133129_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_597_reg_136939_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q232_reg is absorbed into DSP tmp_597_reg_136939_reg.
DSP Report: register tmp_597_reg_136939_reg is absorbed into DSP tmp_597_reg_136939_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1511/tmp_product is absorbed into DSP tmp_597_reg_136939_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_592_reg_136894_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q236_reg is absorbed into DSP tmp_592_reg_136894_reg.
DSP Report: register tmp_592_reg_136894_reg is absorbed into DSP tmp_592_reg_136894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1506/tmp_product is absorbed into DSP tmp_592_reg_136894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q154_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_595_reg_136919_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q234_reg is absorbed into DSP tmp_595_reg_136919_reg.
DSP Report: register tmp_595_reg_136919_reg is absorbed into DSP tmp_595_reg_136919_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1509/tmp_product is absorbed into DSP tmp_595_reg_136919_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q152_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_596_reg_136929_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q233_reg is absorbed into DSP tmp_596_reg_136929_reg.
DSP Report: register tmp_596_reg_136929_reg is absorbed into DSP tmp_596_reg_136929_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1510/tmp_product is absorbed into DSP tmp_596_reg_136929_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q151_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_587_reg_136844_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q241_reg is absorbed into DSP tmp_587_reg_136844_reg.
DSP Report: register tmp_587_reg_136844_reg is absorbed into DSP tmp_587_reg_136844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1501/tmp_product is absorbed into DSP tmp_587_reg_136844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q159_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_590_reg_136874_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q238_reg is absorbed into DSP tmp_590_reg_136874_reg.
DSP Report: register tmp_590_reg_136874_reg is absorbed into DSP tmp_590_reg_136874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1504/tmp_product is absorbed into DSP tmp_590_reg_136874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q156_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_589_reg_136864_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q239_reg is absorbed into DSP tmp_589_reg_136864_reg.
DSP Report: register tmp_589_reg_136864_reg is absorbed into DSP tmp_589_reg_136864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1503/tmp_product is absorbed into DSP tmp_589_reg_136864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_588_reg_136854_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q240_reg is absorbed into DSP tmp_588_reg_136854_reg.
DSP Report: register tmp_588_reg_136854_reg is absorbed into DSP tmp_588_reg_136854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1502/tmp_product is absorbed into DSP tmp_588_reg_136854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q158_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_594_reg_136909_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q235_reg is absorbed into DSP tmp_594_reg_136909_reg.
DSP Report: register tmp_594_reg_136909_reg is absorbed into DSP tmp_594_reg_136909_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1508/tmp_product is absorbed into DSP tmp_594_reg_136909_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q153_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_583_reg_136804_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q247_reg is absorbed into DSP tmp_583_reg_136804_reg.
DSP Report: register tmp_583_reg_136804_reg is absorbed into DSP tmp_583_reg_136804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1497/tmp_product is absorbed into DSP tmp_583_reg_136804_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q161_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_581_reg_136784_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q249_reg is absorbed into DSP tmp_581_reg_136784_reg.
DSP Report: register tmp_581_reg_136784_reg is absorbed into DSP tmp_581_reg_136784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1495/tmp_product is absorbed into DSP tmp_581_reg_136784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q163_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_584_reg_136814_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q246_reg is absorbed into DSP tmp_584_reg_136814_reg.
DSP Report: register tmp_584_reg_136814_reg is absorbed into DSP tmp_584_reg_136814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1498/tmp_product is absorbed into DSP tmp_584_reg_136814_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q160_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_582_reg_136794_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q248_reg is absorbed into DSP tmp_582_reg_136794_reg.
DSP Report: register tmp_582_reg_136794_reg is absorbed into DSP tmp_582_reg_136794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1496/tmp_product is absorbed into DSP tmp_582_reg_136794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q162_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_580_reg_136774_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q250_reg is absorbed into DSP tmp_580_reg_136774_reg.
DSP Report: register tmp_580_reg_136774_reg is absorbed into DSP tmp_580_reg_136774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1494/tmp_product is absorbed into DSP tmp_580_reg_136774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q164_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_591_reg_136884_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q237_reg is absorbed into DSP tmp_591_reg_136884_reg.
DSP Report: register tmp_591_reg_136884_reg is absorbed into DSP tmp_591_reg_136884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1505/tmp_product is absorbed into DSP tmp_591_reg_136884_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q155_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_598_reg_136949_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q231_reg is absorbed into DSP tmp_598_reg_136949_reg.
DSP Report: register tmp_598_reg_136949_reg is absorbed into DSP tmp_598_reg_136949_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1512/tmp_product is absorbed into DSP tmp_598_reg_136949_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q230_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1139_reg_136954_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_586_reg_136834_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q243_reg is absorbed into DSP tmp_586_reg_136834_reg.
DSP Report: register tmp_586_reg_136834_reg is absorbed into DSP tmp_586_reg_136834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1500/tmp_product is absorbed into DSP tmp_586_reg_136834_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1117_reg_136839_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_585_reg_136824_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q245_reg is absorbed into DSP tmp_585_reg_136824_reg.
DSP Report: register tmp_585_reg_136824_reg is absorbed into DSP tmp_585_reg_136824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1499/tmp_product is absorbed into DSP tmp_585_reg_136824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q244_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1115_reg_136829_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_348_reg_134509_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q517_reg is absorbed into DSP tmp_348_reg_134509_reg.
DSP Report: register tmp_348_reg_134509_reg is absorbed into DSP tmp_348_reg_134509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1262/tmp_product is absorbed into DSP tmp_348_reg_134509_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q339_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_517_reg_136159_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q324_reg is absorbed into DSP tmp_517_reg_136159_reg.
DSP Report: register tmp_517_reg_136159_reg is absorbed into DSP tmp_517_reg_136159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1431/tmp_product is absorbed into DSP tmp_517_reg_136159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q210_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_513_reg_136119_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q328_reg is absorbed into DSP tmp_513_reg_136119_reg.
DSP Report: register tmp_513_reg_136119_reg is absorbed into DSP tmp_513_reg_136119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1427/tmp_product is absorbed into DSP tmp_513_reg_136119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q214_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_515_reg_136139_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q326_reg is absorbed into DSP tmp_515_reg_136139_reg.
DSP Report: register tmp_515_reg_136139_reg is absorbed into DSP tmp_515_reg_136139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1429/tmp_product is absorbed into DSP tmp_515_reg_136139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q212_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_516_reg_136149_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q325_reg is absorbed into DSP tmp_516_reg_136149_reg.
DSP Report: register tmp_516_reg_136149_reg is absorbed into DSP tmp_516_reg_136149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1430/tmp_product is absorbed into DSP tmp_516_reg_136149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q211_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_507_reg_136064_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q333_reg is absorbed into DSP tmp_507_reg_136064_reg.
DSP Report: register tmp_507_reg_136064_reg is absorbed into DSP tmp_507_reg_136064_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1421/tmp_product is absorbed into DSP tmp_507_reg_136064_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q219_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_510_reg_136094_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q330_reg is absorbed into DSP tmp_510_reg_136094_reg.
DSP Report: register tmp_510_reg_136094_reg is absorbed into DSP tmp_510_reg_136094_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1424/tmp_product is absorbed into DSP tmp_510_reg_136094_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q216_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_509_reg_136084_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q331_reg is absorbed into DSP tmp_509_reg_136084_reg.
DSP Report: register tmp_509_reg_136084_reg is absorbed into DSP tmp_509_reg_136084_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1423/tmp_product is absorbed into DSP tmp_509_reg_136084_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q217_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_508_reg_136074_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q332_reg is absorbed into DSP tmp_508_reg_136074_reg.
DSP Report: register tmp_508_reg_136074_reg is absorbed into DSP tmp_508_reg_136074_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1422/tmp_product is absorbed into DSP tmp_508_reg_136074_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q218_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_514_reg_136129_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q327_reg is absorbed into DSP tmp_514_reg_136129_reg.
DSP Report: register tmp_514_reg_136129_reg is absorbed into DSP tmp_514_reg_136129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1428/tmp_product is absorbed into DSP tmp_514_reg_136129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q213_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_503_reg_136024_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q339_reg is absorbed into DSP tmp_503_reg_136024_reg.
DSP Report: register tmp_503_reg_136024_reg is absorbed into DSP tmp_503_reg_136024_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1417/tmp_product is absorbed into DSP tmp_503_reg_136024_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q221_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_501_reg_136004_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q341_reg is absorbed into DSP tmp_501_reg_136004_reg.
DSP Report: register tmp_501_reg_136004_reg is absorbed into DSP tmp_501_reg_136004_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1415/tmp_product is absorbed into DSP tmp_501_reg_136004_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q223_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_504_reg_136034_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q338_reg is absorbed into DSP tmp_504_reg_136034_reg.
DSP Report: register tmp_504_reg_136034_reg is absorbed into DSP tmp_504_reg_136034_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1418/tmp_product is absorbed into DSP tmp_504_reg_136034_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q220_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_502_reg_136014_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q340_reg is absorbed into DSP tmp_502_reg_136014_reg.
DSP Report: register tmp_502_reg_136014_reg is absorbed into DSP tmp_502_reg_136014_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1416/tmp_product is absorbed into DSP tmp_502_reg_136014_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q222_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_500_reg_135994_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q342_reg is absorbed into DSP tmp_500_reg_135994_reg.
DSP Report: register tmp_500_reg_135994_reg is absorbed into DSP tmp_500_reg_135994_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1414/tmp_product is absorbed into DSP tmp_500_reg_135994_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q224_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_512_reg_136109_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q329_reg is absorbed into DSP tmp_512_reg_136109_reg.
DSP Report: register tmp_512_reg_136109_reg is absorbed into DSP tmp_512_reg_136109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1426/tmp_product is absorbed into DSP tmp_512_reg_136109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q215_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_6_reg_131134_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q916_reg is absorbed into DSP tmp_6_reg_131134_reg.
DSP Report: register tmp_6_reg_131134_reg is absorbed into DSP tmp_6_reg_131134_reg.
DSP Report: operator mul_16s_15s_26_1_1_U916/tmp_product is absorbed into DSP tmp_6_reg_131134_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q598_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_s_reg_131154_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q914_reg is absorbed into DSP tmp_s_reg_131154_reg.
DSP Report: register tmp_s_reg_131154_reg is absorbed into DSP tmp_s_reg_131154_reg.
DSP Report: operator mul_16s_15s_26_1_1_U918/tmp_product is absorbed into DSP tmp_s_reg_131154_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q596_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_7_reg_131194_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q908_reg is absorbed into DSP tmp_7_reg_131194_reg.
DSP Report: register tmp_7_reg_131194_reg is absorbed into DSP tmp_7_reg_131194_reg.
DSP Report: operator mul_16s_15s_26_1_1_U922/tmp_product is absorbed into DSP tmp_7_reg_131194_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q594_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_9_reg_131204_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q907_reg is absorbed into DSP tmp_9_reg_131204_reg.
DSP Report: register tmp_9_reg_131204_reg is absorbed into DSP tmp_9_reg_131204_reg.
DSP Report: operator mul_16s_15s_26_1_1_U923/tmp_product is absorbed into DSP tmp_9_reg_131204_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q593_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_10_reg_131214_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q906_reg is absorbed into DSP tmp_10_reg_131214_reg.
DSP Report: register tmp_10_reg_131214_reg is absorbed into DSP tmp_10_reg_131214_reg.
DSP Report: operator mul_16s_15s_26_1_1_U924/tmp_product is absorbed into DSP tmp_10_reg_131214_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q592_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_13_reg_131244_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q903_reg is absorbed into DSP tmp_13_reg_131244_reg.
DSP Report: register tmp_13_reg_131244_reg is absorbed into DSP tmp_13_reg_131244_reg.
DSP Report: operator mul_16s_15s_26_1_1_U927/tmp_product is absorbed into DSP tmp_13_reg_131244_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q589_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_15_reg_131264_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q901_reg is absorbed into DSP tmp_15_reg_131264_reg.
DSP Report: register tmp_15_reg_131264_reg is absorbed into DSP tmp_15_reg_131264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U929/tmp_product is absorbed into DSP tmp_15_reg_131264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q587_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_16_reg_131274_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q900_reg is absorbed into DSP tmp_16_reg_131274_reg.
DSP Report: register tmp_16_reg_131274_reg is absorbed into DSP tmp_16_reg_131274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U930/tmp_product is absorbed into DSP tmp_16_reg_131274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q586_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_21_reg_131319_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q894_reg is absorbed into DSP tmp_21_reg_131319_reg.
DSP Report: register tmp_21_reg_131319_reg is absorbed into DSP tmp_21_reg_131319_reg.
DSP Report: operator mul_16s_15s_26_1_1_U935/tmp_product is absorbed into DSP tmp_21_reg_131319_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q584_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_22_reg_131329_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q893_reg is absorbed into DSP tmp_22_reg_131329_reg.
DSP Report: register tmp_22_reg_131329_reg is absorbed into DSP tmp_22_reg_131329_reg.
DSP Report: operator mul_16s_15s_26_1_1_U936/tmp_product is absorbed into DSP tmp_22_reg_131329_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q583_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_25_reg_131359_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q890_reg is absorbed into DSP tmp_25_reg_131359_reg.
DSP Report: register tmp_25_reg_131359_reg is absorbed into DSP tmp_25_reg_131359_reg.
DSP Report: operator mul_16s_15s_26_1_1_U939/tmp_product is absorbed into DSP tmp_25_reg_131359_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q580_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_33_reg_131439_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q880_reg is absorbed into DSP tmp_33_reg_131439_reg.
DSP Report: register tmp_33_reg_131439_reg is absorbed into DSP tmp_33_reg_131439_reg.
DSP Report: operator mul_16s_15s_26_1_1_U947/tmp_product is absorbed into DSP tmp_33_reg_131439_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q574_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_34_reg_131449_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q879_reg is absorbed into DSP tmp_34_reg_131449_reg.
DSP Report: register tmp_34_reg_131449_reg is absorbed into DSP tmp_34_reg_131449_reg.
DSP Report: operator mul_16s_15s_26_1_1_U948/tmp_product is absorbed into DSP tmp_34_reg_131449_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q573_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_35_reg_131459_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q878_reg is absorbed into DSP tmp_35_reg_131459_reg.
DSP Report: register tmp_35_reg_131459_reg is absorbed into DSP tmp_35_reg_131459_reg.
DSP Report: operator mul_16s_15s_26_1_1_U949/tmp_product is absorbed into DSP tmp_35_reg_131459_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q572_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_36_reg_131469_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q877_reg is absorbed into DSP tmp_36_reg_131469_reg.
DSP Report: register tmp_36_reg_131469_reg is absorbed into DSP tmp_36_reg_131469_reg.
DSP Report: operator mul_16s_15s_26_1_1_U950/tmp_product is absorbed into DSP tmp_36_reg_131469_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q571_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_41_reg_131514_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q871_reg is absorbed into DSP tmp_41_reg_131514_reg.
DSP Report: register tmp_41_reg_131514_reg is absorbed into DSP tmp_41_reg_131514_reg.
DSP Report: operator mul_16s_15s_26_1_1_U955/tmp_product is absorbed into DSP tmp_41_reg_131514_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q569_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_42_reg_131524_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q870_reg is absorbed into DSP tmp_42_reg_131524_reg.
DSP Report: register tmp_42_reg_131524_reg is absorbed into DSP tmp_42_reg_131524_reg.
DSP Report: operator mul_16s_15s_26_1_1_U956/tmp_product is absorbed into DSP tmp_42_reg_131524_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q568_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_47_reg_131574_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q864_reg is absorbed into DSP tmp_47_reg_131574_reg.
DSP Report: register tmp_47_reg_131574_reg is absorbed into DSP tmp_47_reg_131574_reg.
DSP Report: operator mul_16s_15s_26_1_1_U961/tmp_product is absorbed into DSP tmp_47_reg_131574_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_91_reg_131579_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_49_reg_131594_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q861_reg is absorbed into DSP tmp_49_reg_131594_reg.
DSP Report: register tmp_49_reg_131594_reg is absorbed into DSP tmp_49_reg_131594_reg.
DSP Report: operator mul_16s_15s_26_1_1_U963/tmp_product is absorbed into DSP tmp_49_reg_131594_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q563_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_50_reg_131604_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q860_reg is absorbed into DSP tmp_50_reg_131604_reg.
DSP Report: register tmp_50_reg_131604_reg is absorbed into DSP tmp_50_reg_131604_reg.
DSP Report: operator mul_16s_15s_26_1_1_U964/tmp_product is absorbed into DSP tmp_50_reg_131604_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q562_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_51_reg_131614_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q859_reg is absorbed into DSP tmp_51_reg_131614_reg.
DSP Report: register tmp_51_reg_131614_reg is absorbed into DSP tmp_51_reg_131614_reg.
DSP Report: operator mul_16s_15s_26_1_1_U965/tmp_product is absorbed into DSP tmp_51_reg_131614_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q561_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_53_reg_131634_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q857_reg is absorbed into DSP tmp_53_reg_131634_reg.
DSP Report: register tmp_53_reg_131634_reg is absorbed into DSP tmp_53_reg_131634_reg.
DSP Report: operator mul_16s_15s_26_1_1_U967/tmp_product is absorbed into DSP tmp_53_reg_131634_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q559_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_54_reg_131644_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q856_reg is absorbed into DSP tmp_54_reg_131644_reg.
DSP Report: register tmp_54_reg_131644_reg is absorbed into DSP tmp_54_reg_131644_reg.
DSP Report: operator mul_16s_15s_26_1_1_U968/tmp_product is absorbed into DSP tmp_54_reg_131644_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q558_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_71_reg_131809_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q836_reg is absorbed into DSP tmp_71_reg_131809_reg.
DSP Report: register tmp_71_reg_131809_reg is absorbed into DSP tmp_71_reg_131809_reg.
DSP Report: operator mul_16s_15s_26_1_1_U985/tmp_product is absorbed into DSP tmp_71_reg_131809_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q546_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_73_reg_131829_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q834_reg is absorbed into DSP tmp_73_reg_131829_reg.
DSP Report: register tmp_73_reg_131829_reg is absorbed into DSP tmp_73_reg_131829_reg.
DSP Report: operator mul_16s_15s_26_1_1_U987/tmp_product is absorbed into DSP tmp_73_reg_131829_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q544_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_77_reg_131869_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q830_reg is absorbed into DSP tmp_77_reg_131869_reg.
DSP Report: register tmp_77_reg_131869_reg is absorbed into DSP tmp_77_reg_131869_reg.
DSP Report: operator mul_16s_15s_26_1_1_U991/tmp_product is absorbed into DSP tmp_77_reg_131869_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q540_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_80_reg_131899_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q825_reg is absorbed into DSP tmp_80_reg_131899_reg.
DSP Report: register tmp_80_reg_131899_reg is absorbed into DSP tmp_80_reg_131899_reg.
DSP Report: operator mul_16s_15s_26_1_1_U994/tmp_product is absorbed into DSP tmp_80_reg_131899_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q539_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_519_reg_136179_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q321_reg is absorbed into DSP tmp_519_reg_136179_reg.
DSP Report: register tmp_519_reg_136179_reg is absorbed into DSP tmp_519_reg_136179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1433/tmp_product is absorbed into DSP tmp_519_reg_136179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q320_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_989_reg_136184_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_82_reg_131914_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q824_reg is absorbed into DSP tmp_82_reg_131914_reg.
DSP Report: register tmp_82_reg_131914_reg is absorbed into DSP tmp_82_reg_131914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U996/tmp_product is absorbed into DSP tmp_82_reg_131914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q538_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_84_reg_131934_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q822_reg is absorbed into DSP tmp_84_reg_131934_reg.
DSP Report: register tmp_84_reg_131934_reg is absorbed into DSP tmp_84_reg_131934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U998/tmp_product is absorbed into DSP tmp_84_reg_131934_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q536_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_85_reg_131944_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q821_reg is absorbed into DSP tmp_85_reg_131944_reg.
DSP Report: register tmp_85_reg_131944_reg is absorbed into DSP tmp_85_reg_131944_reg.
DSP Report: operator mul_16s_15s_26_1_1_U999/tmp_product is absorbed into DSP tmp_85_reg_131944_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q535_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_89_reg_131984_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q815_reg is absorbed into DSP tmp_89_reg_131984_reg.
DSP Report: register tmp_89_reg_131984_reg is absorbed into DSP tmp_89_reg_131984_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1003/tmp_product is absorbed into DSP tmp_89_reg_131984_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q533_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_90_reg_131994_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q814_reg is absorbed into DSP tmp_90_reg_131994_reg.
DSP Report: register tmp_90_reg_131994_reg is absorbed into DSP tmp_90_reg_131994_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1004/tmp_product is absorbed into DSP tmp_90_reg_131994_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q532_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_92_reg_132014_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q812_reg is absorbed into DSP tmp_92_reg_132014_reg.
DSP Report: register tmp_92_reg_132014_reg is absorbed into DSP tmp_92_reg_132014_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1006/tmp_product is absorbed into DSP tmp_92_reg_132014_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q530_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_94_reg_132034_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q810_reg is absorbed into DSP tmp_94_reg_132034_reg.
DSP Report: register tmp_94_reg_132034_reg is absorbed into DSP tmp_94_reg_132034_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1008/tmp_product is absorbed into DSP tmp_94_reg_132034_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q528_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_95_reg_132044_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q809_reg is absorbed into DSP tmp_95_reg_132044_reg.
DSP Report: register tmp_95_reg_132044_reg is absorbed into DSP tmp_95_reg_132044_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1009/tmp_product is absorbed into DSP tmp_95_reg_132044_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q527_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_96_reg_132054_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q808_reg is absorbed into DSP tmp_96_reg_132054_reg.
DSP Report: register tmp_96_reg_132054_reg is absorbed into DSP tmp_96_reg_132054_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1010/tmp_product is absorbed into DSP tmp_96_reg_132054_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q526_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_266_reg_133709_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q613_reg is absorbed into DSP tmp_266_reg_133709_reg.
DSP Report: register tmp_266_reg_133709_reg is absorbed into DSP tmp_266_reg_133709_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1180/tmp_product is absorbed into DSP tmp_266_reg_133709_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_507_reg_133714_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1980/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_100_reg_132094_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q802_reg is absorbed into DSP tmp_100_reg_132094_reg.
DSP Report: register tmp_100_reg_132094_reg is absorbed into DSP tmp_100_reg_132094_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1014/tmp_product is absorbed into DSP tmp_100_reg_132094_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q524_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_267_reg_133719_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q611_reg is absorbed into DSP tmp_267_reg_133719_reg.
DSP Report: register tmp_267_reg_133719_reg is absorbed into DSP tmp_267_reg_133719_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1181/tmp_product is absorbed into DSP tmp_267_reg_133719_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_509_reg_133724_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1981/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_102_reg_132109_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q801_reg is absorbed into DSP tmp_102_reg_132109_reg.
DSP Report: register tmp_102_reg_132109_reg is absorbed into DSP tmp_102_reg_132109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1016/tmp_product is absorbed into DSP tmp_102_reg_132109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q523_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_104_reg_132129_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q799_reg is absorbed into DSP tmp_104_reg_132129_reg.
DSP Report: register tmp_104_reg_132129_reg is absorbed into DSP tmp_104_reg_132129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1018/tmp_product is absorbed into DSP tmp_104_reg_132129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q521_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_109_reg_132179_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q792_reg is absorbed into DSP tmp_109_reg_132179_reg.
DSP Report: register tmp_109_reg_132179_reg is absorbed into DSP tmp_109_reg_132179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1023/tmp_product is absorbed into DSP tmp_109_reg_132179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q518_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_111_reg_132199_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q790_reg is absorbed into DSP tmp_111_reg_132199_reg.
DSP Report: register tmp_111_reg_132199_reg is absorbed into DSP tmp_111_reg_132199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1025/tmp_product is absorbed into DSP tmp_111_reg_132199_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q516_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_112_reg_132209_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q789_reg is absorbed into DSP tmp_112_reg_132209_reg.
DSP Report: register tmp_112_reg_132209_reg is absorbed into DSP tmp_112_reg_132209_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1026/tmp_product is absorbed into DSP tmp_112_reg_132209_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q515_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_113_reg_132219_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q788_reg is absorbed into DSP tmp_113_reg_132219_reg.
DSP Report: register tmp_113_reg_132219_reg is absorbed into DSP tmp_113_reg_132219_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1027/tmp_product is absorbed into DSP tmp_113_reg_132219_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q514_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_115_reg_132239_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q786_reg is absorbed into DSP tmp_115_reg_132239_reg.
DSP Report: register tmp_115_reg_132239_reg is absorbed into DSP tmp_115_reg_132239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1029/tmp_product is absorbed into DSP tmp_115_reg_132239_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q512_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_116_reg_132249_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q785_reg is absorbed into DSP tmp_116_reg_132249_reg.
DSP Report: register tmp_116_reg_132249_reg is absorbed into DSP tmp_116_reg_132249_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1030/tmp_product is absorbed into DSP tmp_116_reg_132249_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q511_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_117_reg_132259_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q784_reg is absorbed into DSP tmp_117_reg_132259_reg.
DSP Report: register tmp_117_reg_132259_reg is absorbed into DSP tmp_117_reg_132259_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1031/tmp_product is absorbed into DSP tmp_117_reg_132259_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q510_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_120_reg_132289_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q779_reg is absorbed into DSP tmp_120_reg_132289_reg.
DSP Report: register tmp_120_reg_132289_reg is absorbed into DSP tmp_120_reg_132289_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1034/tmp_product is absorbed into DSP tmp_120_reg_132289_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q509_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_121_reg_132299_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q778_reg is absorbed into DSP tmp_121_reg_132299_reg.
DSP Report: register tmp_121_reg_132299_reg is absorbed into DSP tmp_121_reg_132299_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1035/tmp_product is absorbed into DSP tmp_121_reg_132299_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q508_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q507_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_124_reg_132324_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q776_reg is absorbed into DSP tmp_124_reg_132324_reg.
DSP Report: register tmp_124_reg_132324_reg is absorbed into DSP tmp_124_reg_132324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1038/tmp_product is absorbed into DSP tmp_124_reg_132324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q506_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_129_reg_132374_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q769_reg is absorbed into DSP tmp_129_reg_132374_reg.
DSP Report: register tmp_129_reg_132374_reg is absorbed into DSP tmp_129_reg_132374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1043/tmp_product is absorbed into DSP tmp_129_reg_132374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q503_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_130_reg_132384_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q768_reg is absorbed into DSP tmp_130_reg_132384_reg.
DSP Report: register tmp_130_reg_132384_reg is absorbed into DSP tmp_130_reg_132384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1044/tmp_product is absorbed into DSP tmp_130_reg_132384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q502_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_131_reg_132394_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q767_reg is absorbed into DSP tmp_131_reg_132394_reg.
DSP Report: register tmp_131_reg_132394_reg is absorbed into DSP tmp_131_reg_132394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1045/tmp_product is absorbed into DSP tmp_131_reg_132394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q501_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_132_reg_132404_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q766_reg is absorbed into DSP tmp_132_reg_132404_reg.
DSP Report: register tmp_132_reg_132404_reg is absorbed into DSP tmp_132_reg_132404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1046/tmp_product is absorbed into DSP tmp_132_reg_132404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q500_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_133_reg_132414_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q765_reg is absorbed into DSP tmp_133_reg_132414_reg.
DSP Report: register tmp_133_reg_132414_reg is absorbed into DSP tmp_133_reg_132414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1047/tmp_product is absorbed into DSP tmp_133_reg_132414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q499_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_140_reg_132484_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q756_reg is absorbed into DSP tmp_140_reg_132484_reg.
DSP Report: register tmp_140_reg_132484_reg is absorbed into DSP tmp_140_reg_132484_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1054/tmp_product is absorbed into DSP tmp_140_reg_132484_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q494_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_143_reg_132509_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q754_reg is absorbed into DSP tmp_143_reg_132509_reg.
DSP Report: register tmp_143_reg_132509_reg is absorbed into DSP tmp_143_reg_132509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1057/tmp_product is absorbed into DSP tmp_143_reg_132509_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q492_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_148_reg_132559_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q747_reg is absorbed into DSP tmp_148_reg_132559_reg.
DSP Report: register tmp_148_reg_132559_reg is absorbed into DSP tmp_148_reg_132559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1062/tmp_product is absorbed into DSP tmp_148_reg_132559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q489_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_149_reg_132569_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q746_reg is absorbed into DSP tmp_149_reg_132569_reg.
DSP Report: register tmp_149_reg_132569_reg is absorbed into DSP tmp_149_reg_132569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1063/tmp_product is absorbed into DSP tmp_149_reg_132569_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q488_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_150_reg_132579_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q745_reg is absorbed into DSP tmp_150_reg_132579_reg.
DSP Report: register tmp_150_reg_132579_reg is absorbed into DSP tmp_150_reg_132579_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1064/tmp_product is absorbed into DSP tmp_150_reg_132579_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q487_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_657_reg_137524_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q163_reg is absorbed into DSP tmp_657_reg_137524_reg.
DSP Report: register tmp_657_reg_137524_reg is absorbed into DSP tmp_657_reg_137524_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1571/tmp_product is absorbed into DSP tmp_657_reg_137524_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_652_reg_137479_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q167_reg is absorbed into DSP tmp_652_reg_137479_reg.
DSP Report: register tmp_652_reg_137479_reg is absorbed into DSP tmp_652_reg_137479_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1566/tmp_product is absorbed into DSP tmp_652_reg_137479_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q109_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_654_reg_137499_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q165_reg is absorbed into DSP tmp_654_reg_137499_reg.
DSP Report: register tmp_654_reg_137499_reg is absorbed into DSP tmp_654_reg_137499_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1568/tmp_product is absorbed into DSP tmp_654_reg_137499_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_656_reg_137514_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q164_reg is absorbed into DSP tmp_656_reg_137514_reg.
DSP Report: register tmp_656_reg_137514_reg is absorbed into DSP tmp_656_reg_137514_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1570/tmp_product is absorbed into DSP tmp_656_reg_137514_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_647_reg_137429_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q172_reg is absorbed into DSP tmp_647_reg_137429_reg.
DSP Report: register tmp_647_reg_137429_reg is absorbed into DSP tmp_647_reg_137429_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1561/tmp_product is absorbed into DSP tmp_647_reg_137429_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_650_reg_137459_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q169_reg is absorbed into DSP tmp_650_reg_137459_reg.
DSP Report: register tmp_650_reg_137459_reg is absorbed into DSP tmp_650_reg_137459_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1564/tmp_product is absorbed into DSP tmp_650_reg_137459_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q111_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_649_reg_137449_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q170_reg is absorbed into DSP tmp_649_reg_137449_reg.
DSP Report: register tmp_649_reg_137449_reg is absorbed into DSP tmp_649_reg_137449_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1563/tmp_product is absorbed into DSP tmp_649_reg_137449_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q112_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_648_reg_137439_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q171_reg is absorbed into DSP tmp_648_reg_137439_reg.
DSP Report: register tmp_648_reg_137439_reg is absorbed into DSP tmp_648_reg_137439_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1562/tmp_product is absorbed into DSP tmp_648_reg_137439_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_653_reg_137489_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q166_reg is absorbed into DSP tmp_653_reg_137489_reg.
DSP Report: register tmp_653_reg_137489_reg is absorbed into DSP tmp_653_reg_137489_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1567/tmp_product is absorbed into DSP tmp_653_reg_137489_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q108_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_643_reg_137389_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q178_reg is absorbed into DSP tmp_643_reg_137389_reg.
DSP Report: register tmp_643_reg_137389_reg is absorbed into DSP tmp_643_reg_137389_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1557/tmp_product is absorbed into DSP tmp_643_reg_137389_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_641_reg_137369_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q180_reg is absorbed into DSP tmp_641_reg_137369_reg.
DSP Report: register tmp_641_reg_137369_reg is absorbed into DSP tmp_641_reg_137369_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1555/tmp_product is absorbed into DSP tmp_641_reg_137369_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_644_reg_137399_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q177_reg is absorbed into DSP tmp_644_reg_137399_reg.
DSP Report: register tmp_644_reg_137399_reg is absorbed into DSP tmp_644_reg_137399_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1558/tmp_product is absorbed into DSP tmp_644_reg_137399_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q115_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_642_reg_137379_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q179_reg is absorbed into DSP tmp_642_reg_137379_reg.
DSP Report: register tmp_642_reg_137379_reg is absorbed into DSP tmp_642_reg_137379_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1556/tmp_product is absorbed into DSP tmp_642_reg_137379_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q117_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_640_reg_137359_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q181_reg is absorbed into DSP tmp_640_reg_137359_reg.
DSP Report: register tmp_640_reg_137359_reg is absorbed into DSP tmp_640_reg_137359_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1554/tmp_product is absorbed into DSP tmp_640_reg_137359_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q119_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_651_reg_137469_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q168_reg is absorbed into DSP tmp_651_reg_137469_reg.
DSP Report: register tmp_651_reg_137469_reg is absorbed into DSP tmp_651_reg_137469_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1565/tmp_product is absorbed into DSP tmp_651_reg_137469_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q110_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_658_reg_137534_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q162_reg is absorbed into DSP tmp_658_reg_137534_reg.
DSP Report: register tmp_658_reg_137534_reg is absorbed into DSP tmp_658_reg_137534_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1572/tmp_product is absorbed into DSP tmp_658_reg_137534_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q161_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1253_reg_137539_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_646_reg_137419_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q174_reg is absorbed into DSP tmp_646_reg_137419_reg.
DSP Report: register tmp_646_reg_137419_reg is absorbed into DSP tmp_646_reg_137419_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1560/tmp_product is absorbed into DSP tmp_646_reg_137419_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q173_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1231_reg_137424_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_645_reg_137409_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q176_reg is absorbed into DSP tmp_645_reg_137409_reg.
DSP Report: register tmp_645_reg_137409_reg is absorbed into DSP tmp_645_reg_137409_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1559/tmp_product is absorbed into DSP tmp_645_reg_137409_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q175_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1229_reg_137414_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_152_reg_132599_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q743_reg is absorbed into DSP tmp_152_reg_132599_reg.
DSP Report: register tmp_152_reg_132599_reg is absorbed into DSP tmp_152_reg_132599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1066/tmp_product is absorbed into DSP tmp_152_reg_132599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q485_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_153_reg_132609_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q742_reg is absorbed into DSP tmp_153_reg_132609_reg.
DSP Report: register tmp_153_reg_132609_reg is absorbed into DSP tmp_153_reg_132609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1067/tmp_product is absorbed into DSP tmp_153_reg_132609_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q484_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_162_reg_132699_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q731_reg is absorbed into DSP tmp_162_reg_132699_reg.
DSP Report: register tmp_162_reg_132699_reg is absorbed into DSP tmp_162_reg_132699_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1076/tmp_product is absorbed into DSP tmp_162_reg_132699_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q477_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_171_reg_132784_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q721_reg is absorbed into DSP tmp_171_reg_132784_reg.
DSP Report: register tmp_171_reg_132784_reg is absorbed into DSP tmp_171_reg_132784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1085/tmp_product is absorbed into DSP tmp_171_reg_132784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q471_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_172_reg_132794_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q720_reg is absorbed into DSP tmp_172_reg_132794_reg.
DSP Report: register tmp_172_reg_132794_reg is absorbed into DSP tmp_172_reg_132794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1086/tmp_product is absorbed into DSP tmp_172_reg_132794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q470_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_173_reg_132804_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q719_reg is absorbed into DSP tmp_173_reg_132804_reg.
DSP Report: register tmp_173_reg_132804_reg is absorbed into DSP tmp_173_reg_132804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1087/tmp_product is absorbed into DSP tmp_173_reg_132804_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q469_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_174_reg_132814_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q718_reg is absorbed into DSP tmp_174_reg_132814_reg.
DSP Report: register tmp_174_reg_132814_reg is absorbed into DSP tmp_174_reg_132814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1088/tmp_product is absorbed into DSP tmp_174_reg_132814_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q468_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_175_reg_132824_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q717_reg is absorbed into DSP tmp_175_reg_132824_reg.
DSP Report: register tmp_175_reg_132824_reg is absorbed into DSP tmp_175_reg_132824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1089/tmp_product is absorbed into DSP tmp_175_reg_132824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q467_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_176_reg_132834_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q716_reg is absorbed into DSP tmp_176_reg_132834_reg.
DSP Report: register tmp_176_reg_132834_reg is absorbed into DSP tmp_176_reg_132834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1090/tmp_product is absorbed into DSP tmp_176_reg_132834_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q466_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1890/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_177_reg_132844_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q715_reg is absorbed into DSP tmp_177_reg_132844_reg.
DSP Report: register tmp_177_reg_132844_reg is absorbed into DSP tmp_177_reg_132844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1091/tmp_product is absorbed into DSP tmp_177_reg_132844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q465_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_180_reg_132874_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q710_reg is absorbed into DSP tmp_180_reg_132874_reg.
DSP Report: register tmp_180_reg_132874_reg is absorbed into DSP tmp_180_reg_132874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1094/tmp_product is absorbed into DSP tmp_180_reg_132874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q464_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_182_reg_132894_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q708_reg is absorbed into DSP tmp_182_reg_132894_reg.
DSP Report: register tmp_182_reg_132894_reg is absorbed into DSP tmp_182_reg_132894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1096/tmp_product is absorbed into DSP tmp_182_reg_132894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q462_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_186_reg_132929_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q705_reg is absorbed into DSP tmp_186_reg_132929_reg.
DSP Report: register tmp_186_reg_132929_reg is absorbed into DSP tmp_186_reg_132929_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1100/tmp_product is absorbed into DSP tmp_186_reg_132929_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_355_reg_132934_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_190_reg_132969_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q699_reg is absorbed into DSP tmp_190_reg_132969_reg.
DSP Report: register tmp_190_reg_132969_reg is absorbed into DSP tmp_190_reg_132969_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1104/tmp_product is absorbed into DSP tmp_190_reg_132969_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q457_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_194_reg_133009_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q695_reg is absorbed into DSP tmp_194_reg_133009_reg.
DSP Report: register tmp_194_reg_133009_reg is absorbed into DSP tmp_194_reg_133009_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1108/tmp_product is absorbed into DSP tmp_194_reg_133009_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q453_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_195_reg_133019_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q694_reg is absorbed into DSP tmp_195_reg_133019_reg.
DSP Report: register tmp_195_reg_133019_reg is absorbed into DSP tmp_195_reg_133019_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1109/tmp_product is absorbed into DSP tmp_195_reg_133019_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q452_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_196_reg_133029_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q693_reg is absorbed into DSP tmp_196_reg_133029_reg.
DSP Report: register tmp_196_reg_133029_reg is absorbed into DSP tmp_196_reg_133029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1110/tmp_product is absorbed into DSP tmp_196_reg_133029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q451_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_197_reg_133039_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q692_reg is absorbed into DSP tmp_197_reg_133039_reg.
DSP Report: register tmp_197_reg_133039_reg is absorbed into DSP tmp_197_reg_133039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1111/tmp_product is absorbed into DSP tmp_197_reg_133039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q450_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1911/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_200_reg_133069_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q687_reg is absorbed into DSP tmp_200_reg_133069_reg.
DSP Report: register tmp_200_reg_133069_reg is absorbed into DSP tmp_200_reg_133069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1114/tmp_product is absorbed into DSP tmp_200_reg_133069_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q449_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_201_reg_133079_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q686_reg is absorbed into DSP tmp_201_reg_133079_reg.
DSP Report: register tmp_201_reg_133079_reg is absorbed into DSP tmp_201_reg_133079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1115/tmp_product is absorbed into DSP tmp_201_reg_133079_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q448_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_212_reg_133184_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q674_reg is absorbed into DSP tmp_212_reg_133184_reg.
DSP Report: register tmp_212_reg_133184_reg is absorbed into DSP tmp_212_reg_133184_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1126/tmp_product is absorbed into DSP tmp_212_reg_133184_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q440_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_214_reg_133204_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q672_reg is absorbed into DSP tmp_214_reg_133204_reg.
DSP Report: register tmp_214_reg_133204_reg is absorbed into DSP tmp_214_reg_133204_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1128/tmp_product is absorbed into DSP tmp_214_reg_133204_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q438_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_215_reg_133214_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q671_reg is absorbed into DSP tmp_215_reg_133214_reg.
DSP Report: register tmp_215_reg_133214_reg is absorbed into DSP tmp_215_reg_133214_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1129/tmp_product is absorbed into DSP tmp_215_reg_133214_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q437_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_221_reg_133274_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q663_reg is absorbed into DSP tmp_221_reg_133274_reg.
DSP Report: register tmp_221_reg_133274_reg is absorbed into DSP tmp_221_reg_133274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1135/tmp_product is absorbed into DSP tmp_221_reg_133274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q433_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_577_reg_136744_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q255_reg is absorbed into DSP tmp_577_reg_136744_reg.
DSP Report: register tmp_577_reg_136744_reg is absorbed into DSP tmp_577_reg_136744_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1491/tmp_product is absorbed into DSP tmp_577_reg_136744_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q165_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_572_reg_136699_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q259_reg is absorbed into DSP tmp_572_reg_136699_reg.
DSP Report: register tmp_572_reg_136699_reg is absorbed into DSP tmp_572_reg_136699_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1486/tmp_product is absorbed into DSP tmp_572_reg_136699_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q169_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_575_reg_136724_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q257_reg is absorbed into DSP tmp_575_reg_136724_reg.
DSP Report: register tmp_575_reg_136724_reg is absorbed into DSP tmp_575_reg_136724_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1489/tmp_product is absorbed into DSP tmp_575_reg_136724_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q167_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_576_reg_136734_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q256_reg is absorbed into DSP tmp_576_reg_136734_reg.
DSP Report: register tmp_576_reg_136734_reg is absorbed into DSP tmp_576_reg_136734_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1490/tmp_product is absorbed into DSP tmp_576_reg_136734_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q166_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_567_reg_136649_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q264_reg is absorbed into DSP tmp_567_reg_136649_reg.
DSP Report: register tmp_567_reg_136649_reg is absorbed into DSP tmp_567_reg_136649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1481/tmp_product is absorbed into DSP tmp_567_reg_136649_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q174_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_570_reg_136679_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q261_reg is absorbed into DSP tmp_570_reg_136679_reg.
DSP Report: register tmp_570_reg_136679_reg is absorbed into DSP tmp_570_reg_136679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1484/tmp_product is absorbed into DSP tmp_570_reg_136679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q171_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_569_reg_136669_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q262_reg is absorbed into DSP tmp_569_reg_136669_reg.
DSP Report: register tmp_569_reg_136669_reg is absorbed into DSP tmp_569_reg_136669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1483/tmp_product is absorbed into DSP tmp_569_reg_136669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q172_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_568_reg_136659_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q263_reg is absorbed into DSP tmp_568_reg_136659_reg.
DSP Report: register tmp_568_reg_136659_reg is absorbed into DSP tmp_568_reg_136659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1482/tmp_product is absorbed into DSP tmp_568_reg_136659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q173_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_574_reg_136714_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q258_reg is absorbed into DSP tmp_574_reg_136714_reg.
DSP Report: register tmp_574_reg_136714_reg is absorbed into DSP tmp_574_reg_136714_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1488/tmp_product is absorbed into DSP tmp_574_reg_136714_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q168_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_563_reg_136609_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q270_reg is absorbed into DSP tmp_563_reg_136609_reg.
DSP Report: register tmp_563_reg_136609_reg is absorbed into DSP tmp_563_reg_136609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1477/tmp_product is absorbed into DSP tmp_563_reg_136609_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q176_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_561_reg_136589_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q272_reg is absorbed into DSP tmp_561_reg_136589_reg.
DSP Report: register tmp_561_reg_136589_reg is absorbed into DSP tmp_561_reg_136589_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1475/tmp_product is absorbed into DSP tmp_561_reg_136589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q178_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_564_reg_136619_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q269_reg is absorbed into DSP tmp_564_reg_136619_reg.
DSP Report: register tmp_564_reg_136619_reg is absorbed into DSP tmp_564_reg_136619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1478/tmp_product is absorbed into DSP tmp_564_reg_136619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q175_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_562_reg_136599_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q271_reg is absorbed into DSP tmp_562_reg_136599_reg.
DSP Report: register tmp_562_reg_136599_reg is absorbed into DSP tmp_562_reg_136599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1476/tmp_product is absorbed into DSP tmp_562_reg_136599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q177_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_560_reg_136579_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q273_reg is absorbed into DSP tmp_560_reg_136579_reg.
DSP Report: register tmp_560_reg_136579_reg is absorbed into DSP tmp_560_reg_136579_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1474/tmp_product is absorbed into DSP tmp_560_reg_136579_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q179_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_571_reg_136689_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q260_reg is absorbed into DSP tmp_571_reg_136689_reg.
DSP Report: register tmp_571_reg_136689_reg is absorbed into DSP tmp_571_reg_136689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1485/tmp_product is absorbed into DSP tmp_571_reg_136689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q170_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_578_reg_136754_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q254_reg is absorbed into DSP tmp_578_reg_136754_reg.
DSP Report: register tmp_578_reg_136754_reg is absorbed into DSP tmp_578_reg_136754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1492/tmp_product is absorbed into DSP tmp_578_reg_136754_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q253_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1101_reg_136759_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_566_reg_136639_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q266_reg is absorbed into DSP tmp_566_reg_136639_reg.
DSP Report: register tmp_566_reg_136639_reg is absorbed into DSP tmp_566_reg_136639_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1480/tmp_product is absorbed into DSP tmp_566_reg_136639_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q265_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1079_reg_136644_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_565_reg_136629_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q268_reg is absorbed into DSP tmp_565_reg_136629_reg.
DSP Report: register tmp_565_reg_136629_reg is absorbed into DSP tmp_565_reg_136629_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1479/tmp_product is absorbed into DSP tmp_565_reg_136629_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q267_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1077_reg_136634_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_228_reg_133339_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q655_reg is absorbed into DSP tmp_228_reg_133339_reg.
DSP Report: register tmp_228_reg_133339_reg is absorbed into DSP tmp_228_reg_133339_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1142/tmp_product is absorbed into DSP tmp_228_reg_133339_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q429_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_229_reg_133349_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q654_reg is absorbed into DSP tmp_229_reg_133349_reg.
DSP Report: register tmp_229_reg_133349_reg is absorbed into DSP tmp_229_reg_133349_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1143/tmp_product is absorbed into DSP tmp_229_reg_133349_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q428_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_230_reg_133359_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q653_reg is absorbed into DSP tmp_230_reg_133359_reg.
DSP Report: register tmp_230_reg_133359_reg is absorbed into DSP tmp_230_reg_133359_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1144/tmp_product is absorbed into DSP tmp_230_reg_133359_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q427_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_231_reg_133369_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q652_reg is absorbed into DSP tmp_231_reg_133369_reg.
DSP Report: register tmp_231_reg_133369_reg is absorbed into DSP tmp_231_reg_133369_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1145/tmp_product is absorbed into DSP tmp_231_reg_133369_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q426_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_232_reg_133379_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q651_reg is absorbed into DSP tmp_232_reg_133379_reg.
DSP Report: register tmp_232_reg_133379_reg is absorbed into DSP tmp_232_reg_133379_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1146/tmp_product is absorbed into DSP tmp_232_reg_133379_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q425_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_240_reg_133459_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q641_reg is absorbed into DSP tmp_240_reg_133459_reg.
DSP Report: register tmp_240_reg_133459_reg is absorbed into DSP tmp_240_reg_133459_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1154/tmp_product is absorbed into DSP tmp_240_reg_133459_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q419_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_242_reg_133479_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q639_reg is absorbed into DSP tmp_242_reg_133479_reg.
DSP Report: register tmp_242_reg_133479_reg is absorbed into DSP tmp_242_reg_133479_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1156/tmp_product is absorbed into DSP tmp_242_reg_133479_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q417_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_243_reg_133489_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q638_reg is absorbed into DSP tmp_243_reg_133489_reg.
DSP Report: register tmp_243_reg_133489_reg is absorbed into DSP tmp_243_reg_133489_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1157/tmp_product is absorbed into DSP tmp_243_reg_133489_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q416_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_244_reg_133499_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q637_reg is absorbed into DSP tmp_244_reg_133499_reg.
DSP Report: register tmp_244_reg_133499_reg is absorbed into DSP tmp_244_reg_133499_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1158/tmp_product is absorbed into DSP tmp_244_reg_133499_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q415_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_248_reg_133534_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q632_reg is absorbed into DSP tmp_248_reg_133534_reg.
DSP Report: register tmp_248_reg_133534_reg is absorbed into DSP tmp_248_reg_133534_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1162/tmp_product is absorbed into DSP tmp_248_reg_133534_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q414_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_250_reg_133554_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q630_reg is absorbed into DSP tmp_250_reg_133554_reg.
DSP Report: register tmp_250_reg_133554_reg is absorbed into DSP tmp_250_reg_133554_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1164/tmp_product is absorbed into DSP tmp_250_reg_133554_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q412_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1964/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_253_reg_133584_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q627_reg is absorbed into DSP tmp_253_reg_133584_reg.
DSP Report: register tmp_253_reg_133584_reg is absorbed into DSP tmp_253_reg_133584_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1167/tmp_product is absorbed into DSP tmp_253_reg_133584_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q409_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1967/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_254_reg_133594_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q626_reg is absorbed into DSP tmp_254_reg_133594_reg.
DSP Report: register tmp_254_reg_133594_reg is absorbed into DSP tmp_254_reg_133594_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1168/tmp_product is absorbed into DSP tmp_254_reg_133594_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q408_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_255_reg_133604_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q625_reg is absorbed into DSP tmp_255_reg_133604_reg.
DSP Report: register tmp_255_reg_133604_reg is absorbed into DSP tmp_255_reg_133604_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1169/tmp_product is absorbed into DSP tmp_255_reg_133604_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q407_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1969/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_256_reg_133614_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q624_reg is absorbed into DSP tmp_256_reg_133614_reg.
DSP Report: register tmp_256_reg_133614_reg is absorbed into DSP tmp_256_reg_133614_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1170/tmp_product is absorbed into DSP tmp_256_reg_133614_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q406_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1970/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_257_reg_133624_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q623_reg is absorbed into DSP tmp_257_reg_133624_reg.
DSP Report: register tmp_257_reg_133624_reg is absorbed into DSP tmp_257_reg_133624_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1171/tmp_product is absorbed into DSP tmp_257_reg_133624_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q405_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1971/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_262_reg_133674_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q616_reg is absorbed into DSP tmp_262_reg_133674_reg.
DSP Report: register tmp_262_reg_133674_reg is absorbed into DSP tmp_262_reg_133674_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1176/tmp_product is absorbed into DSP tmp_262_reg_133674_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q402_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1976/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_263_reg_133684_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q615_reg is absorbed into DSP tmp_263_reg_133684_reg.
DSP Report: register tmp_263_reg_133684_reg is absorbed into DSP tmp_263_reg_133684_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1177/tmp_product is absorbed into DSP tmp_263_reg_133684_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q401_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1977/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_264_reg_133694_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q614_reg is absorbed into DSP tmp_264_reg_133694_reg.
DSP Report: register tmp_264_reg_133694_reg is absorbed into DSP tmp_264_reg_133694_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1178/tmp_product is absorbed into DSP tmp_264_reg_133694_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q400_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1978/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_268_reg_133729_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q609_reg is absorbed into DSP tmp_268_reg_133729_reg.
DSP Report: register tmp_268_reg_133729_reg is absorbed into DSP tmp_268_reg_133729_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1182/tmp_product is absorbed into DSP tmp_268_reg_133729_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q399_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1982/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_269_reg_133739_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q608_reg is absorbed into DSP tmp_269_reg_133739_reg.
DSP Report: register tmp_269_reg_133739_reg is absorbed into DSP tmp_269_reg_133739_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1183/tmp_product is absorbed into DSP tmp_269_reg_133739_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q398_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1983/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_270_reg_133749_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q607_reg is absorbed into DSP tmp_270_reg_133749_reg.
DSP Report: register tmp_270_reg_133749_reg is absorbed into DSP tmp_270_reg_133749_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1184/tmp_product is absorbed into DSP tmp_270_reg_133749_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q397_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1984/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_272_reg_133769_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q605_reg is absorbed into DSP tmp_272_reg_133769_reg.
DSP Report: register tmp_272_reg_133769_reg is absorbed into DSP tmp_272_reg_133769_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1186/tmp_product is absorbed into DSP tmp_272_reg_133769_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q395_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1986/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_273_reg_133779_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q604_reg is absorbed into DSP tmp_273_reg_133779_reg.
DSP Report: register tmp_273_reg_133779_reg is absorbed into DSP tmp_273_reg_133779_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1187/tmp_product is absorbed into DSP tmp_273_reg_133779_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q394_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1987/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_274_reg_133789_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q603_reg is absorbed into DSP tmp_274_reg_133789_reg.
DSP Report: register tmp_274_reg_133789_reg is absorbed into DSP tmp_274_reg_133789_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1188/tmp_product is absorbed into DSP tmp_274_reg_133789_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q393_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1988/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_275_reg_133799_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q602_reg is absorbed into DSP tmp_275_reg_133799_reg.
DSP Report: register tmp_275_reg_133799_reg is absorbed into DSP tmp_275_reg_133799_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1189/tmp_product is absorbed into DSP tmp_275_reg_133799_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q392_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_276_reg_133809_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q601_reg is absorbed into DSP tmp_276_reg_133809_reg.
DSP Report: register tmp_276_reg_133809_reg is absorbed into DSP tmp_276_reg_133809_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1190/tmp_product is absorbed into DSP tmp_276_reg_133809_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q391_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_277_reg_133819_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q600_reg is absorbed into DSP tmp_277_reg_133819_reg.
DSP Report: register tmp_277_reg_133819_reg is absorbed into DSP tmp_277_reg_133819_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1191/tmp_product is absorbed into DSP tmp_277_reg_133819_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q390_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_280_reg_133849_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q595_reg is absorbed into DSP tmp_280_reg_133849_reg.
DSP Report: register tmp_280_reg_133849_reg is absorbed into DSP tmp_280_reg_133849_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1194/tmp_product is absorbed into DSP tmp_280_reg_133849_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q389_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_282_reg_133869_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q593_reg is absorbed into DSP tmp_282_reg_133869_reg.
DSP Report: register tmp_282_reg_133869_reg is absorbed into DSP tmp_282_reg_133869_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1196/tmp_product is absorbed into DSP tmp_282_reg_133869_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q387_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_288_reg_133924_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q586_reg is absorbed into DSP tmp_288_reg_133924_reg.
DSP Report: register tmp_288_reg_133924_reg is absorbed into DSP tmp_288_reg_133924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1202/tmp_product is absorbed into DSP tmp_288_reg_133924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q384_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_289_reg_133934_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q585_reg is absorbed into DSP tmp_289_reg_133934_reg.
DSP Report: register tmp_289_reg_133934_reg is absorbed into DSP tmp_289_reg_133934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1203/tmp_product is absorbed into DSP tmp_289_reg_133934_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q383_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2003/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_290_reg_133944_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q584_reg is absorbed into DSP tmp_290_reg_133944_reg.
DSP Report: register tmp_290_reg_133944_reg is absorbed into DSP tmp_290_reg_133944_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1204/tmp_product is absorbed into DSP tmp_290_reg_133944_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q382_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_291_reg_133954_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q583_reg is absorbed into DSP tmp_291_reg_133954_reg.
DSP Report: register tmp_291_reg_133954_reg is absorbed into DSP tmp_291_reg_133954_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1205/tmp_product is absorbed into DSP tmp_291_reg_133954_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q381_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_294_reg_133984_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q580_reg is absorbed into DSP tmp_294_reg_133984_reg.
DSP Report: register tmp_294_reg_133984_reg is absorbed into DSP tmp_294_reg_133984_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1208/tmp_product is absorbed into DSP tmp_294_reg_133984_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q378_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_300_reg_134044_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q572_reg is absorbed into DSP tmp_300_reg_134044_reg.
DSP Report: register tmp_300_reg_134044_reg is absorbed into DSP tmp_300_reg_134044_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1214/tmp_product is absorbed into DSP tmp_300_reg_134044_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q374_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_301_reg_134054_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q571_reg is absorbed into DSP tmp_301_reg_134054_reg.
DSP Report: register tmp_301_reg_134054_reg is absorbed into DSP tmp_301_reg_134054_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1215/tmp_product is absorbed into DSP tmp_301_reg_134054_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q373_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_303_reg_134074_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q569_reg is absorbed into DSP tmp_303_reg_134074_reg.
DSP Report: register tmp_303_reg_134074_reg is absorbed into DSP tmp_303_reg_134074_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1217/tmp_product is absorbed into DSP tmp_303_reg_134074_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q371_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_304_reg_134084_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q568_reg is absorbed into DSP tmp_304_reg_134084_reg.
DSP Report: register tmp_304_reg_134084_reg is absorbed into DSP tmp_304_reg_134084_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1218/tmp_product is absorbed into DSP tmp_304_reg_134084_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q370_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_308_reg_134119_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q563_reg is absorbed into DSP tmp_308_reg_134119_reg.
DSP Report: register tmp_308_reg_134119_reg is absorbed into DSP tmp_308_reg_134119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1222/tmp_product is absorbed into DSP tmp_308_reg_134119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q369_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_309_reg_134129_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q562_reg is absorbed into DSP tmp_309_reg_134129_reg.
DSP Report: register tmp_309_reg_134129_reg is absorbed into DSP tmp_309_reg_134129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1223/tmp_product is absorbed into DSP tmp_309_reg_134129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q368_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_310_reg_134139_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q561_reg is absorbed into DSP tmp_310_reg_134139_reg.
DSP Report: register tmp_310_reg_134139_reg is absorbed into DSP tmp_310_reg_134139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1224/tmp_product is absorbed into DSP tmp_310_reg_134139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q367_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_312_reg_134159_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q559_reg is absorbed into DSP tmp_312_reg_134159_reg.
DSP Report: register tmp_312_reg_134159_reg is absorbed into DSP tmp_312_reg_134159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1226/tmp_product is absorbed into DSP tmp_312_reg_134159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q365_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_313_reg_134169_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q558_reg is absorbed into DSP tmp_313_reg_134169_reg.
DSP Report: register tmp_313_reg_134169_reg is absorbed into DSP tmp_313_reg_134169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1227/tmp_product is absorbed into DSP tmp_313_reg_134169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q364_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_323_reg_134269_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q546_reg is absorbed into DSP tmp_323_reg_134269_reg.
DSP Report: register tmp_323_reg_134269_reg is absorbed into DSP tmp_323_reg_134269_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1237/tmp_product is absorbed into DSP tmp_323_reg_134269_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q356_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_328_reg_134314_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q540_reg is absorbed into DSP tmp_328_reg_134314_reg.
DSP Report: register tmp_328_reg_134314_reg is absorbed into DSP tmp_328_reg_134314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1242/tmp_product is absorbed into DSP tmp_328_reg_134314_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q354_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_330_reg_134334_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q538_reg is absorbed into DSP tmp_330_reg_134334_reg.
DSP Report: register tmp_330_reg_134334_reg is absorbed into DSP tmp_330_reg_134334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1244/tmp_product is absorbed into DSP tmp_330_reg_134334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q352_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_333_reg_134364_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q535_reg is absorbed into DSP tmp_333_reg_134364_reg.
DSP Report: register tmp_333_reg_134364_reg is absorbed into DSP tmp_333_reg_134364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1247/tmp_product is absorbed into DSP tmp_333_reg_134364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q349_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_334_reg_134374_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q534_reg is absorbed into DSP tmp_334_reg_134374_reg.
DSP Report: register tmp_334_reg_134374_reg is absorbed into DSP tmp_334_reg_134374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1248/tmp_product is absorbed into DSP tmp_334_reg_134374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q348_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_335_reg_134384_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q533_reg is absorbed into DSP tmp_335_reg_134384_reg.
DSP Report: register tmp_335_reg_134384_reg is absorbed into DSP tmp_335_reg_134384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1249/tmp_product is absorbed into DSP tmp_335_reg_134384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q347_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_339_reg_134424_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q528_reg is absorbed into DSP tmp_339_reg_134424_reg.
DSP Report: register tmp_339_reg_134424_reg is absorbed into DSP tmp_339_reg_134424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1253/tmp_product is absorbed into DSP tmp_339_reg_134424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q527_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_647_reg_134429_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_342_reg_134454_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q524_reg is absorbed into DSP tmp_342_reg_134454_reg.
DSP Report: register tmp_342_reg_134454_reg is absorbed into DSP tmp_342_reg_134454_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1256/tmp_product is absorbed into DSP tmp_342_reg_134454_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q342_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_343_reg_134464_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q523_reg is absorbed into DSP tmp_343_reg_134464_reg.
DSP Report: register tmp_343_reg_134464_reg is absorbed into DSP tmp_343_reg_134464_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1257/tmp_product is absorbed into DSP tmp_343_reg_134464_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q341_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_344_reg_134474_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q522_reg is absorbed into DSP tmp_344_reg_134474_reg.
DSP Report: register tmp_344_reg_134474_reg is absorbed into DSP tmp_344_reg_134474_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1258/tmp_product is absorbed into DSP tmp_344_reg_134474_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q340_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_479_reg_135789_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q367_reg is absorbed into DSP tmp_479_reg_135789_reg.
DSP Report: register tmp_479_reg_135789_reg is absorbed into DSP tmp_479_reg_135789_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1393/tmp_product is absorbed into DSP tmp_479_reg_135789_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_913_reg_135794_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_349_reg_134519_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q516_reg is absorbed into DSP tmp_349_reg_134519_reg.
DSP Report: register tmp_349_reg_134519_reg is absorbed into DSP tmp_349_reg_134519_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1263/tmp_product is absorbed into DSP tmp_349_reg_134519_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q338_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_350_reg_134529_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q515_reg is absorbed into DSP tmp_350_reg_134529_reg.
DSP Report: register tmp_350_reg_134529_reg is absorbed into DSP tmp_350_reg_134529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1264/tmp_product is absorbed into DSP tmp_350_reg_134529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q337_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_353_reg_134559_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q512_reg is absorbed into DSP tmp_353_reg_134559_reg.
DSP Report: register tmp_353_reg_134559_reg is absorbed into DSP tmp_353_reg_134559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1267/tmp_product is absorbed into DSP tmp_353_reg_134559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q334_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_354_reg_134569_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q511_reg is absorbed into DSP tmp_354_reg_134569_reg.
DSP Report: register tmp_354_reg_134569_reg is absorbed into DSP tmp_354_reg_134569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1268/tmp_product is absorbed into DSP tmp_354_reg_134569_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q333_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_355_reg_134579_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q510_reg is absorbed into DSP tmp_355_reg_134579_reg.
DSP Report: register tmp_355_reg_134579_reg is absorbed into DSP tmp_355_reg_134579_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1269/tmp_product is absorbed into DSP tmp_355_reg_134579_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q332_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_356_reg_134589_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q509_reg is absorbed into DSP tmp_356_reg_134589_reg.
DSP Report: register tmp_356_reg_134589_reg is absorbed into DSP tmp_356_reg_134589_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1270/tmp_product is absorbed into DSP tmp_356_reg_134589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q331_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_357_reg_134599_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q508_reg is absorbed into DSP tmp_357_reg_134599_reg.
DSP Report: register tmp_357_reg_134599_reg is absorbed into DSP tmp_357_reg_134599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1271/tmp_product is absorbed into DSP tmp_357_reg_134599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q330_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_360_reg_134629_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q503_reg is absorbed into DSP tmp_360_reg_134629_reg.
DSP Report: register tmp_360_reg_134629_reg is absorbed into DSP tmp_360_reg_134629_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1274/tmp_product is absorbed into DSP tmp_360_reg_134629_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q329_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_361_reg_134639_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q502_reg is absorbed into DSP tmp_361_reg_134639_reg.
DSP Report: register tmp_361_reg_134639_reg is absorbed into DSP tmp_361_reg_134639_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1275/tmp_product is absorbed into DSP tmp_361_reg_134639_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q328_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_362_reg_134649_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q501_reg is absorbed into DSP tmp_362_reg_134649_reg.
DSP Report: register tmp_362_reg_134649_reg is absorbed into DSP tmp_362_reg_134649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1276/tmp_product is absorbed into DSP tmp_362_reg_134649_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q327_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_363_reg_134659_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q500_reg is absorbed into DSP tmp_363_reg_134659_reg.
DSP Report: register tmp_363_reg_134659_reg is absorbed into DSP tmp_363_reg_134659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1277/tmp_product is absorbed into DSP tmp_363_reg_134659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q326_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_364_reg_134669_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q499_reg is absorbed into DSP tmp_364_reg_134669_reg.
DSP Report: register tmp_364_reg_134669_reg is absorbed into DSP tmp_364_reg_134669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1278/tmp_product is absorbed into DSP tmp_364_reg_134669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q325_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_367_reg_134699_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q494_reg is absorbed into DSP tmp_367_reg_134699_reg.
DSP Report: register tmp_367_reg_134699_reg is absorbed into DSP tmp_367_reg_134699_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1281/tmp_product is absorbed into DSP tmp_367_reg_134699_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q324_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_370_reg_134724_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q492_reg is absorbed into DSP tmp_370_reg_134724_reg.
DSP Report: register tmp_370_reg_134724_reg is absorbed into DSP tmp_370_reg_134724_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1284/tmp_product is absorbed into DSP tmp_370_reg_134724_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q322_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_371_reg_134734_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q491_reg is absorbed into DSP tmp_371_reg_134734_reg.
DSP Report: register tmp_371_reg_134734_reg is absorbed into DSP tmp_371_reg_134734_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1285/tmp_product is absorbed into DSP tmp_371_reg_134734_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q321_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_372_reg_134744_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q490_reg is absorbed into DSP tmp_372_reg_134744_reg.
DSP Report: register tmp_372_reg_134744_reg is absorbed into DSP tmp_372_reg_134744_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1286/tmp_product is absorbed into DSP tmp_372_reg_134744_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q320_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_373_reg_134754_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q489_reg is absorbed into DSP tmp_373_reg_134754_reg.
DSP Report: register tmp_373_reg_134754_reg is absorbed into DSP tmp_373_reg_134754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1287/tmp_product is absorbed into DSP tmp_373_reg_134754_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q319_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_637_reg_137329_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q186_reg is absorbed into DSP tmp_637_reg_137329_reg.
DSP Report: register tmp_637_reg_137329_reg is absorbed into DSP tmp_637_reg_137329_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1551/tmp_product is absorbed into DSP tmp_637_reg_137329_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q120_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_632_reg_137284_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q190_reg is absorbed into DSP tmp_632_reg_137284_reg.
DSP Report: register tmp_632_reg_137284_reg is absorbed into DSP tmp_632_reg_137284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1546/tmp_product is absorbed into DSP tmp_632_reg_137284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_635_reg_137309_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q188_reg is absorbed into DSP tmp_635_reg_137309_reg.
DSP Report: register tmp_635_reg_137309_reg is absorbed into DSP tmp_635_reg_137309_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1549/tmp_product is absorbed into DSP tmp_635_reg_137309_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_636_reg_137319_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q187_reg is absorbed into DSP tmp_636_reg_137319_reg.
DSP Report: register tmp_636_reg_137319_reg is absorbed into DSP tmp_636_reg_137319_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1550/tmp_product is absorbed into DSP tmp_636_reg_137319_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q121_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_627_reg_137234_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q195_reg is absorbed into DSP tmp_627_reg_137234_reg.
DSP Report: register tmp_627_reg_137234_reg is absorbed into DSP tmp_627_reg_137234_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1541/tmp_product is absorbed into DSP tmp_627_reg_137234_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_630_reg_137264_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q192_reg is absorbed into DSP tmp_630_reg_137264_reg.
DSP Report: register tmp_630_reg_137264_reg is absorbed into DSP tmp_630_reg_137264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1544/tmp_product is absorbed into DSP tmp_630_reg_137264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q126_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_629_reg_137254_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q193_reg is absorbed into DSP tmp_629_reg_137254_reg.
DSP Report: register tmp_629_reg_137254_reg is absorbed into DSP tmp_629_reg_137254_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1543/tmp_product is absorbed into DSP tmp_629_reg_137254_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q127_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_628_reg_137244_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q194_reg is absorbed into DSP tmp_628_reg_137244_reg.
DSP Report: register tmp_628_reg_137244_reg is absorbed into DSP tmp_628_reg_137244_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1542/tmp_product is absorbed into DSP tmp_628_reg_137244_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q128_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_633_reg_137294_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q189_reg is absorbed into DSP tmp_633_reg_137294_reg.
DSP Report: register tmp_633_reg_137294_reg is absorbed into DSP tmp_633_reg_137294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1547/tmp_product is absorbed into DSP tmp_633_reg_137294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q123_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_623_reg_137194_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q201_reg is absorbed into DSP tmp_623_reg_137194_reg.
DSP Report: register tmp_623_reg_137194_reg is absorbed into DSP tmp_623_reg_137194_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1537/tmp_product is absorbed into DSP tmp_623_reg_137194_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_621_reg_137174_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q203_reg is absorbed into DSP tmp_621_reg_137174_reg.
DSP Report: register tmp_621_reg_137174_reg is absorbed into DSP tmp_621_reg_137174_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1535/tmp_product is absorbed into DSP tmp_621_reg_137174_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q133_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_619_reg_137154_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q206_reg is absorbed into DSP tmp_619_reg_137154_reg.
DSP Report: register tmp_619_reg_137154_reg is absorbed into DSP tmp_619_reg_137154_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1533/tmp_product is absorbed into DSP tmp_619_reg_137154_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q205_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1179_reg_137159_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_634_reg_137304_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_634_reg_137304_reg is absorbed into DSP tmp_634_reg_137304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1548/tmp_product is absorbed into DSP tmp_634_reg_137304_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2348/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2348/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2348/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2348/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2348/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_624_reg_137204_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q200_reg is absorbed into DSP tmp_624_reg_137204_reg.
DSP Report: register tmp_624_reg_137204_reg is absorbed into DSP tmp_624_reg_137204_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1538/tmp_product is absorbed into DSP tmp_624_reg_137204_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q130_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_622_reg_137184_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q202_reg is absorbed into DSP tmp_622_reg_137184_reg.
DSP Report: register tmp_622_reg_137184_reg is absorbed into DSP tmp_622_reg_137184_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1536/tmp_product is absorbed into DSP tmp_622_reg_137184_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q132_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_620_reg_137164_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q204_reg is absorbed into DSP tmp_620_reg_137164_reg.
DSP Report: register tmp_620_reg_137164_reg is absorbed into DSP tmp_620_reg_137164_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1534/tmp_product is absorbed into DSP tmp_620_reg_137164_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q134_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_631_reg_137274_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q191_reg is absorbed into DSP tmp_631_reg_137274_reg.
DSP Report: register tmp_631_reg_137274_reg is absorbed into DSP tmp_631_reg_137274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1545/tmp_product is absorbed into DSP tmp_631_reg_137274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q125_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_638_reg_137339_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q185_reg is absorbed into DSP tmp_638_reg_137339_reg.
DSP Report: register tmp_638_reg_137339_reg is absorbed into DSP tmp_638_reg_137339_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1552/tmp_product is absorbed into DSP tmp_638_reg_137339_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1215_reg_137344_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_626_reg_137224_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q197_reg is absorbed into DSP tmp_626_reg_137224_reg.
DSP Report: register tmp_626_reg_137224_reg is absorbed into DSP tmp_626_reg_137224_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1540/tmp_product is absorbed into DSP tmp_626_reg_137224_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q196_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1193_reg_137229_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_625_reg_137214_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q199_reg is absorbed into DSP tmp_625_reg_137214_reg.
DSP Report: register tmp_625_reg_137214_reg is absorbed into DSP tmp_625_reg_137214_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1539/tmp_product is absorbed into DSP tmp_625_reg_137214_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q198_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1191_reg_137219_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_375_reg_134774_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q487_reg is absorbed into DSP tmp_375_reg_134774_reg.
DSP Report: register tmp_375_reg_134774_reg is absorbed into DSP tmp_375_reg_134774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1289/tmp_product is absorbed into DSP tmp_375_reg_134774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q317_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_377_reg_134794_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q485_reg is absorbed into DSP tmp_377_reg_134794_reg.
DSP Report: register tmp_377_reg_134794_reg is absorbed into DSP tmp_377_reg_134794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1291/tmp_product is absorbed into DSP tmp_377_reg_134794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q315_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_386_reg_134884_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q473_reg is absorbed into DSP tmp_386_reg_134884_reg.
DSP Report: register tmp_386_reg_134884_reg is absorbed into DSP tmp_386_reg_134884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1300/tmp_product is absorbed into DSP tmp_386_reg_134884_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_737_reg_134889_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_387_reg_134894_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q471_reg is absorbed into DSP tmp_387_reg_134894_reg.
DSP Report: register tmp_387_reg_134894_reg is absorbed into DSP tmp_387_reg_134894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1301/tmp_product is absorbed into DSP tmp_387_reg_134894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q309_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_389_reg_134909_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q470_reg is absorbed into DSP tmp_389_reg_134909_reg.
DSP Report: register tmp_389_reg_134909_reg is absorbed into DSP tmp_389_reg_134909_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1303/tmp_product is absorbed into DSP tmp_389_reg_134909_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q308_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_390_reg_134919_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q469_reg is absorbed into DSP tmp_390_reg_134919_reg.
DSP Report: register tmp_390_reg_134919_reg is absorbed into DSP tmp_390_reg_134919_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1304/tmp_product is absorbed into DSP tmp_390_reg_134919_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q307_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_391_reg_134929_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q468_reg is absorbed into DSP tmp_391_reg_134929_reg.
DSP Report: register tmp_391_reg_134929_reg is absorbed into DSP tmp_391_reg_134929_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1305/tmp_product is absorbed into DSP tmp_391_reg_134929_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q306_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_392_reg_134939_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q467_reg is absorbed into DSP tmp_392_reg_134939_reg.
DSP Report: register tmp_392_reg_134939_reg is absorbed into DSP tmp_392_reg_134939_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1306/tmp_product is absorbed into DSP tmp_392_reg_134939_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q305_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_393_reg_134949_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q466_reg is absorbed into DSP tmp_393_reg_134949_reg.
DSP Report: register tmp_393_reg_134949_reg is absorbed into DSP tmp_393_reg_134949_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1307/tmp_product is absorbed into DSP tmp_393_reg_134949_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q304_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_394_reg_134959_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q465_reg is absorbed into DSP tmp_394_reg_134959_reg.
DSP Report: register tmp_394_reg_134959_reg is absorbed into DSP tmp_394_reg_134959_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1308/tmp_product is absorbed into DSP tmp_394_reg_134959_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q303_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_395_reg_134969_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q464_reg is absorbed into DSP tmp_395_reg_134969_reg.
DSP Report: register tmp_395_reg_134969_reg is absorbed into DSP tmp_395_reg_134969_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1309/tmp_product is absorbed into DSP tmp_395_reg_134969_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q302_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_677_reg_137719_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q140_reg is absorbed into DSP tmp_677_reg_137719_reg.
DSP Report: register tmp_677_reg_137719_reg is absorbed into DSP tmp_677_reg_137719_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1591/tmp_product is absorbed into DSP tmp_677_reg_137719_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_672_reg_137674_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q144_reg is absorbed into DSP tmp_672_reg_137674_reg.
DSP Report: register tmp_672_reg_137674_reg is absorbed into DSP tmp_672_reg_137674_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1586/tmp_product is absorbed into DSP tmp_672_reg_137674_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_674_reg_137694_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q142_reg is absorbed into DSP tmp_674_reg_137694_reg.
DSP Report: register tmp_674_reg_137694_reg is absorbed into DSP tmp_674_reg_137694_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1588/tmp_product is absorbed into DSP tmp_674_reg_137694_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_676_reg_137709_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q141_reg is absorbed into DSP tmp_676_reg_137709_reg.
DSP Report: register tmp_676_reg_137709_reg is absorbed into DSP tmp_676_reg_137709_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1590/tmp_product is absorbed into DSP tmp_676_reg_137709_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_667_reg_137624_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q149_reg is absorbed into DSP tmp_667_reg_137624_reg.
DSP Report: register tmp_667_reg_137624_reg is absorbed into DSP tmp_667_reg_137624_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1581/tmp_product is absorbed into DSP tmp_667_reg_137624_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_670_reg_137654_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q146_reg is absorbed into DSP tmp_670_reg_137654_reg.
DSP Report: register tmp_670_reg_137654_reg is absorbed into DSP tmp_670_reg_137654_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1584/tmp_product is absorbed into DSP tmp_670_reg_137654_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_669_reg_137644_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q147_reg is absorbed into DSP tmp_669_reg_137644_reg.
DSP Report: register tmp_669_reg_137644_reg is absorbed into DSP tmp_669_reg_137644_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1583/tmp_product is absorbed into DSP tmp_669_reg_137644_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_668_reg_137634_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q148_reg is absorbed into DSP tmp_668_reg_137634_reg.
DSP Report: register tmp_668_reg_137634_reg is absorbed into DSP tmp_668_reg_137634_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1582/tmp_product is absorbed into DSP tmp_668_reg_137634_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_673_reg_137684_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q143_reg is absorbed into DSP tmp_673_reg_137684_reg.
DSP Report: register tmp_673_reg_137684_reg is absorbed into DSP tmp_673_reg_137684_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1587/tmp_product is absorbed into DSP tmp_673_reg_137684_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_663_reg_137584_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q155_reg is absorbed into DSP tmp_663_reg_137584_reg.
DSP Report: register tmp_663_reg_137584_reg is absorbed into DSP tmp_663_reg_137584_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1577/tmp_product is absorbed into DSP tmp_663_reg_137584_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_661_reg_137564_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q157_reg is absorbed into DSP tmp_661_reg_137564_reg.
DSP Report: register tmp_661_reg_137564_reg is absorbed into DSP tmp_661_reg_137564_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1575/tmp_product is absorbed into DSP tmp_661_reg_137564_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_659_reg_137544_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q160_reg is absorbed into DSP tmp_659_reg_137544_reg.
DSP Report: register tmp_659_reg_137544_reg is absorbed into DSP tmp_659_reg_137544_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1573/tmp_product is absorbed into DSP tmp_659_reg_137544_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q159_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1255_reg_137549_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_675_reg_137704_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_675_reg_137704_reg is absorbed into DSP tmp_675_reg_137704_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1589/tmp_product is absorbed into DSP tmp_675_reg_137704_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_664_reg_137594_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q154_reg is absorbed into DSP tmp_664_reg_137594_reg.
DSP Report: register tmp_664_reg_137594_reg is absorbed into DSP tmp_664_reg_137594_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1578/tmp_product is absorbed into DSP tmp_664_reg_137594_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_662_reg_137574_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q156_reg is absorbed into DSP tmp_662_reg_137574_reg.
DSP Report: register tmp_662_reg_137574_reg is absorbed into DSP tmp_662_reg_137574_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1576/tmp_product is absorbed into DSP tmp_662_reg_137574_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_660_reg_137554_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q158_reg is absorbed into DSP tmp_660_reg_137554_reg.
DSP Report: register tmp_660_reg_137554_reg is absorbed into DSP tmp_660_reg_137554_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1574/tmp_product is absorbed into DSP tmp_660_reg_137554_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_671_reg_137664_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q145_reg is absorbed into DSP tmp_671_reg_137664_reg.
DSP Report: register tmp_671_reg_137664_reg is absorbed into DSP tmp_671_reg_137664_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1585/tmp_product is absorbed into DSP tmp_671_reg_137664_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_678_reg_137729_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q139_reg is absorbed into DSP tmp_678_reg_137729_reg.
DSP Report: register tmp_678_reg_137729_reg is absorbed into DSP tmp_678_reg_137729_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1592/tmp_product is absorbed into DSP tmp_678_reg_137729_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1291_reg_137734_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_666_reg_137614_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q151_reg is absorbed into DSP tmp_666_reg_137614_reg.
DSP Report: register tmp_666_reg_137614_reg is absorbed into DSP tmp_666_reg_137614_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1580/tmp_product is absorbed into DSP tmp_666_reg_137614_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1269_reg_137619_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_665_reg_137604_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q153_reg is absorbed into DSP tmp_665_reg_137604_reg.
DSP Report: register tmp_665_reg_137604_reg is absorbed into DSP tmp_665_reg_137604_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1579/tmp_product is absorbed into DSP tmp_665_reg_137604_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q152_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1267_reg_137609_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_401_reg_135029_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q456_reg is absorbed into DSP tmp_401_reg_135029_reg.
DSP Report: register tmp_401_reg_135029_reg is absorbed into DSP tmp_401_reg_135029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1315/tmp_product is absorbed into DSP tmp_401_reg_135029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q298_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_404_reg_135059_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q453_reg is absorbed into DSP tmp_404_reg_135059_reg.
DSP Report: register tmp_404_reg_135059_reg is absorbed into DSP tmp_404_reg_135059_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1318/tmp_product is absorbed into DSP tmp_404_reg_135059_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q295_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_407_reg_135089_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q448_reg is absorbed into DSP tmp_407_reg_135089_reg.
DSP Report: register tmp_407_reg_135089_reg is absorbed into DSP tmp_407_reg_135089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1321/tmp_product is absorbed into DSP tmp_407_reg_135089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q294_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_416_reg_135174_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q440_reg is absorbed into DSP tmp_416_reg_135174_reg.
DSP Report: register tmp_416_reg_135174_reg is absorbed into DSP tmp_416_reg_135174_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1330/tmp_product is absorbed into DSP tmp_416_reg_135174_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q286_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_421_reg_135224_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q433_reg is absorbed into DSP tmp_421_reg_135224_reg.
DSP Report: register tmp_421_reg_135224_reg is absorbed into DSP tmp_421_reg_135224_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1335/tmp_product is absorbed into DSP tmp_421_reg_135224_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q283_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_427_reg_135284_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q425_reg is absorbed into DSP tmp_427_reg_135284_reg.
DSP Report: register tmp_427_reg_135284_reg is absorbed into DSP tmp_427_reg_135284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1341/tmp_product is absorbed into DSP tmp_427_reg_135284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q279_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_434_reg_135349_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q419_reg is absorbed into DSP tmp_434_reg_135349_reg.
DSP Report: register tmp_434_reg_135349_reg is absorbed into DSP tmp_434_reg_135349_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1348/tmp_product is absorbed into DSP tmp_434_reg_135349_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q273_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_435_reg_135359_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q418_reg is absorbed into DSP tmp_435_reg_135359_reg.
DSP Report: register tmp_435_reg_135359_reg is absorbed into DSP tmp_435_reg_135359_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1349/tmp_product is absorbed into DSP tmp_435_reg_135359_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q272_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_437_reg_135379_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q416_reg is absorbed into DSP tmp_437_reg_135379_reg.
DSP Report: register tmp_437_reg_135379_reg is absorbed into DSP tmp_437_reg_135379_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1351/tmp_product is absorbed into DSP tmp_437_reg_135379_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q270_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_461_reg_135614_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q387_reg is absorbed into DSP tmp_461_reg_135614_reg.
DSP Report: register tmp_461_reg_135614_reg is absorbed into DSP tmp_461_reg_135614_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1375/tmp_product is absorbed into DSP tmp_461_reg_135614_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q253_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_464_reg_135644_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q384_reg is absorbed into DSP tmp_464_reg_135644_reg.
DSP Report: register tmp_464_reg_135644_reg is absorbed into DSP tmp_464_reg_135644_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1378/tmp_product is absorbed into DSP tmp_464_reg_135644_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q250_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_468_reg_135684_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q378_reg is absorbed into DSP tmp_468_reg_135684_reg.
DSP Report: register tmp_468_reg_135684_reg is absorbed into DSP tmp_468_reg_135684_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1382/tmp_product is absorbed into DSP tmp_468_reg_135684_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q248_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_469_reg_135694_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q377_reg is absorbed into DSP tmp_469_reg_135694_reg.
DSP Report: register tmp_469_reg_135694_reg is absorbed into DSP tmp_469_reg_135694_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1383/tmp_product is absorbed into DSP tmp_469_reg_135694_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q247_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_258_reg_133634_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q622_reg is absorbed into DSP tmp_258_reg_133634_reg.
DSP Report: register tmp_258_reg_133634_reg is absorbed into DSP tmp_258_reg_133634_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1172/tmp_product is absorbed into DSP tmp_258_reg_133634_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_493_reg_133639_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1972/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_247_reg_133524_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q634_reg is absorbed into DSP tmp_247_reg_133524_reg.
DSP Report: register tmp_247_reg_133524_reg is absorbed into DSP tmp_247_reg_133524_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1161/tmp_product is absorbed into DSP tmp_247_reg_133524_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_471_reg_133529_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_246_reg_133514_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q636_reg is absorbed into DSP tmp_246_reg_133514_reg.
DSP Report: register tmp_246_reg_133514_reg is absorbed into DSP tmp_246_reg_133514_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1160/tmp_product is absorbed into DSP tmp_246_reg_133514_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_469_reg_133519_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_473_reg_135729_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q374_reg is absorbed into DSP tmp_473_reg_135729_reg.
DSP Report: register tmp_473_reg_135729_reg is absorbed into DSP tmp_473_reg_135729_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1387/tmp_product is absorbed into DSP tmp_473_reg_135729_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q244_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_474_reg_135739_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q373_reg is absorbed into DSP tmp_474_reg_135739_reg.
DSP Report: register tmp_474_reg_135739_reg is absorbed into DSP tmp_474_reg_135739_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1388/tmp_product is absorbed into DSP tmp_474_reg_135739_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q243_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_476_reg_135759_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q371_reg is absorbed into DSP tmp_476_reg_135759_reg.
DSP Report: register tmp_476_reg_135759_reg is absorbed into DSP tmp_476_reg_135759_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1390/tmp_product is absorbed into DSP tmp_476_reg_135759_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q241_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_477_reg_135769_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q370_reg is absorbed into DSP tmp_477_reg_135769_reg.
DSP Report: register tmp_477_reg_135769_reg is absorbed into DSP tmp_477_reg_135769_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1391/tmp_product is absorbed into DSP tmp_477_reg_135769_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q240_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_480_reg_135799_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q365_reg is absorbed into DSP tmp_480_reg_135799_reg.
DSP Report: register tmp_480_reg_135799_reg is absorbed into DSP tmp_480_reg_135799_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1394/tmp_product is absorbed into DSP tmp_480_reg_135799_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q239_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_481_reg_135809_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q364_reg is absorbed into DSP tmp_481_reg_135809_reg.
DSP Report: register tmp_481_reg_135809_reg is absorbed into DSP tmp_481_reg_135809_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1395/tmp_product is absorbed into DSP tmp_481_reg_135809_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q238_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_482_reg_135819_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q363_reg is absorbed into DSP tmp_482_reg_135819_reg.
DSP Report: register tmp_482_reg_135819_reg is absorbed into DSP tmp_482_reg_135819_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1396/tmp_product is absorbed into DSP tmp_482_reg_135819_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q237_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_487_reg_135869_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q356_reg is absorbed into DSP tmp_487_reg_135869_reg.
DSP Report: register tmp_487_reg_135869_reg is absorbed into DSP tmp_487_reg_135869_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1401/tmp_product is absorbed into DSP tmp_487_reg_135869_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q234_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_489_reg_135889_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q354_reg is absorbed into DSP tmp_489_reg_135889_reg.
DSP Report: register tmp_489_reg_135889_reg is absorbed into DSP tmp_489_reg_135889_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1403/tmp_product is absorbed into DSP tmp_489_reg_135889_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q232_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_492_reg_135914_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q352_reg is absorbed into DSP tmp_492_reg_135914_reg.
DSP Report: register tmp_492_reg_135914_reg is absorbed into DSP tmp_492_reg_135914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1406/tmp_product is absorbed into DSP tmp_492_reg_135914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q230_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_495_reg_135944_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q349_reg is absorbed into DSP tmp_495_reg_135944_reg.
DSP Report: register tmp_495_reg_135944_reg is absorbed into DSP tmp_495_reg_135944_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1409/tmp_product is absorbed into DSP tmp_495_reg_135944_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q227_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_496_reg_135954_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q348_reg is absorbed into DSP tmp_496_reg_135954_reg.
DSP Report: register tmp_496_reg_135954_reg is absorbed into DSP tmp_496_reg_135954_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1410/tmp_product is absorbed into DSP tmp_496_reg_135954_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q226_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_497_reg_135964_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q347_reg is absorbed into DSP tmp_497_reg_135964_reg.
DSP Report: register tmp_497_reg_135964_reg is absorbed into DSP tmp_497_reg_135964_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1411/tmp_product is absorbed into DSP tmp_497_reg_135964_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q225_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_520_reg_136189_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q319_reg is absorbed into DSP tmp_520_reg_136189_reg.
DSP Report: register tmp_520_reg_136189_reg is absorbed into DSP tmp_520_reg_136189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1434/tmp_product is absorbed into DSP tmp_520_reg_136189_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q209_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_521_reg_136199_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q318_reg is absorbed into DSP tmp_521_reg_136199_reg.
DSP Report: register tmp_521_reg_136199_reg is absorbed into DSP tmp_521_reg_136199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1435/tmp_product is absorbed into DSP tmp_521_reg_136199_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q208_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_524_reg_136229_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q315_reg is absorbed into DSP tmp_524_reg_136229_reg.
DSP Report: register tmp_524_reg_136229_reg is absorbed into DSP tmp_524_reg_136229_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1438/tmp_product is absorbed into DSP tmp_524_reg_136229_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q205_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_527_reg_136259_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q310_reg is absorbed into DSP tmp_527_reg_136259_reg.
DSP Report: register tmp_527_reg_136259_reg is absorbed into DSP tmp_527_reg_136259_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1441/tmp_product is absorbed into DSP tmp_527_reg_136259_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q204_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_528_reg_136269_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q309_reg is absorbed into DSP tmp_528_reg_136269_reg.
DSP Report: register tmp_528_reg_136269_reg is absorbed into DSP tmp_528_reg_136269_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1442/tmp_product is absorbed into DSP tmp_528_reg_136269_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q203_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_529_reg_136279_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q308_reg is absorbed into DSP tmp_529_reg_136279_reg.
DSP Report: register tmp_529_reg_136279_reg is absorbed into DSP tmp_529_reg_136279_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1443/tmp_product is absorbed into DSP tmp_529_reg_136279_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q202_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_530_reg_136289_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q307_reg is absorbed into DSP tmp_530_reg_136289_reg.
DSP Report: register tmp_530_reg_136289_reg is absorbed into DSP tmp_530_reg_136289_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1444/tmp_product is absorbed into DSP tmp_530_reg_136289_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q201_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_531_reg_136299_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q306_reg is absorbed into DSP tmp_531_reg_136299_reg.
DSP Report: register tmp_531_reg_136299_reg is absorbed into DSP tmp_531_reg_136299_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1445/tmp_product is absorbed into DSP tmp_531_reg_136299_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q200_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_533_reg_136314_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q305_reg is absorbed into DSP tmp_533_reg_136314_reg.
DSP Report: register tmp_533_reg_136314_reg is absorbed into DSP tmp_533_reg_136314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1447/tmp_product is absorbed into DSP tmp_533_reg_136314_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q199_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_534_reg_136324_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q304_reg is absorbed into DSP tmp_534_reg_136324_reg.
DSP Report: register tmp_534_reg_136324_reg is absorbed into DSP tmp_534_reg_136324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1448/tmp_product is absorbed into DSP tmp_534_reg_136324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q198_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_535_reg_136334_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q303_reg is absorbed into DSP tmp_535_reg_136334_reg.
DSP Report: register tmp_535_reg_136334_reg is absorbed into DSP tmp_535_reg_136334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1449/tmp_product is absorbed into DSP tmp_535_reg_136334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q197_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_536_reg_136344_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q302_reg is absorbed into DSP tmp_536_reg_136344_reg.
DSP Report: register tmp_536_reg_136344_reg is absorbed into DSP tmp_536_reg_136344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1450/tmp_product is absorbed into DSP tmp_536_reg_136344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q196_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_541_reg_136394_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q295_reg is absorbed into DSP tmp_541_reg_136394_reg.
DSP Report: register tmp_541_reg_136394_reg is absorbed into DSP tmp_541_reg_136394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1455/tmp_product is absorbed into DSP tmp_541_reg_136394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q193_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_542_reg_136404_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q294_reg is absorbed into DSP tmp_542_reg_136404_reg.
DSP Report: register tmp_542_reg_136404_reg is absorbed into DSP tmp_542_reg_136404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1456/tmp_product is absorbed into DSP tmp_542_reg_136404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q192_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_547_reg_136454_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q287_reg is absorbed into DSP tmp_547_reg_136454_reg.
DSP Report: register tmp_547_reg_136454_reg is absorbed into DSP tmp_547_reg_136454_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1461/tmp_product is absorbed into DSP tmp_547_reg_136454_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q189_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_548_reg_136464_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q286_reg is absorbed into DSP tmp_548_reg_136464_reg.
DSP Report: register tmp_548_reg_136464_reg is absorbed into DSP tmp_548_reg_136464_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1462/tmp_product is absorbed into DSP tmp_548_reg_136464_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q188_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_549_reg_136474_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q285_reg is absorbed into DSP tmp_549_reg_136474_reg.
DSP Report: register tmp_549_reg_136474_reg is absorbed into DSP tmp_549_reg_136474_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1463/tmp_product is absorbed into DSP tmp_549_reg_136474_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q187_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_550_reg_136484_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q284_reg is absorbed into DSP tmp_550_reg_136484_reg.
DSP Report: register tmp_550_reg_136484_reg is absorbed into DSP tmp_550_reg_136484_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1464/tmp_product is absorbed into DSP tmp_550_reg_136484_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q186_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_551_reg_136494_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q283_reg is absorbed into DSP tmp_551_reg_136494_reg.
DSP Report: register tmp_551_reg_136494_reg is absorbed into DSP tmp_551_reg_136494_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1465/tmp_product is absorbed into DSP tmp_551_reg_136494_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q185_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_556_reg_136539_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q279_reg is absorbed into DSP tmp_556_reg_136539_reg.
DSP Report: register tmp_556_reg_136539_reg is absorbed into DSP tmp_556_reg_136539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1470/tmp_product is absorbed into DSP tmp_556_reg_136539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q181_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_558_reg_136559_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q277_reg is absorbed into DSP tmp_558_reg_136559_reg.
DSP Report: register tmp_558_reg_136559_reg is absorbed into DSP tmp_558_reg_136559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1472/tmp_product is absorbed into DSP tmp_558_reg_136559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1063_reg_136564_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_720_reg_138139_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q89_reg is absorbed into DSP tmp_720_reg_138139_reg.
DSP Report: register tmp_720_reg_138139_reg is absorbed into DSP tmp_720_reg_138139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1634/tmp_product is absorbed into DSP tmp_720_reg_138139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_721_reg_138149_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q88_reg is absorbed into DSP tmp_721_reg_138149_reg.
DSP Report: register tmp_721_reg_138149_reg is absorbed into DSP tmp_721_reg_138149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1635/tmp_product is absorbed into DSP tmp_721_reg_138149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q58_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_724_reg_138179_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q85_reg is absorbed into DSP tmp_724_reg_138179_reg.
DSP Report: register tmp_724_reg_138179_reg is absorbed into DSP tmp_724_reg_138179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1638/tmp_product is absorbed into DSP tmp_724_reg_138179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_729_reg_138229_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q78_reg is absorbed into DSP tmp_729_reg_138229_reg.
DSP Report: register tmp_729_reg_138229_reg is absorbed into DSP tmp_729_reg_138229_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1643/tmp_product is absorbed into DSP tmp_729_reg_138229_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_731_reg_138249_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q76_reg is absorbed into DSP tmp_731_reg_138249_reg.
DSP Report: register tmp_731_reg_138249_reg is absorbed into DSP tmp_731_reg_138249_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1645/tmp_product is absorbed into DSP tmp_731_reg_138249_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_732_reg_138259_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q75_reg is absorbed into DSP tmp_732_reg_138259_reg.
DSP Report: register tmp_732_reg_138259_reg is absorbed into DSP tmp_732_reg_138259_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1646/tmp_product is absorbed into DSP tmp_732_reg_138259_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_733_reg_138269_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q74_reg is absorbed into DSP tmp_733_reg_138269_reg.
DSP Report: register tmp_733_reg_138269_reg is absorbed into DSP tmp_733_reg_138269_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1647/tmp_product is absorbed into DSP tmp_733_reg_138269_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_735_reg_138289_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q72_reg is absorbed into DSP tmp_735_reg_138289_reg.
DSP Report: register tmp_735_reg_138289_reg is absorbed into DSP tmp_735_reg_138289_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1649/tmp_product is absorbed into DSP tmp_735_reg_138289_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_736_reg_138299_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q71_reg is absorbed into DSP tmp_736_reg_138299_reg.
DSP Report: register tmp_736_reg_138299_reg is absorbed into DSP tmp_736_reg_138299_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1650/tmp_product is absorbed into DSP tmp_736_reg_138299_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_740_reg_138334_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q66_reg is absorbed into DSP tmp_740_reg_138334_reg.
DSP Report: register tmp_740_reg_138334_reg is absorbed into DSP tmp_740_reg_138334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1654/tmp_product is absorbed into DSP tmp_740_reg_138334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_741_reg_138344_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q65_reg is absorbed into DSP tmp_741_reg_138344_reg.
DSP Report: register tmp_741_reg_138344_reg is absorbed into DSP tmp_741_reg_138344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1655/tmp_product is absorbed into DSP tmp_741_reg_138344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_743_reg_138364_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q63_reg is absorbed into DSP tmp_743_reg_138364_reg.
DSP Report: register tmp_743_reg_138364_reg is absorbed into DSP tmp_743_reg_138364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1657/tmp_product is absorbed into DSP tmp_743_reg_138364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_744_reg_138374_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q62_reg is absorbed into DSP tmp_744_reg_138374_reg.
DSP Report: register tmp_744_reg_138374_reg is absorbed into DSP tmp_744_reg_138374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1658/tmp_product is absorbed into DSP tmp_744_reg_138374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q40_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_749_reg_138424_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q55_reg is absorbed into DSP tmp_749_reg_138424_reg.
DSP Report: register tmp_749_reg_138424_reg is absorbed into DSP tmp_749_reg_138424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1663/tmp_product is absorbed into DSP tmp_749_reg_138424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_752_reg_138454_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q52_reg is absorbed into DSP tmp_752_reg_138454_reg.
DSP Report: register tmp_752_reg_138454_reg is absorbed into DSP tmp_752_reg_138454_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1666/tmp_product is absorbed into DSP tmp_752_reg_138454_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_754_reg_138474_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q50_reg is absorbed into DSP tmp_754_reg_138474_reg.
DSP Report: register tmp_754_reg_138474_reg is absorbed into DSP tmp_754_reg_138474_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1668/tmp_product is absorbed into DSP tmp_754_reg_138474_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_755_reg_138484_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q49_reg is absorbed into DSP tmp_755_reg_138484_reg.
DSP Report: register tmp_755_reg_138484_reg is absorbed into DSP tmp_755_reg_138484_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1669/tmp_product is absorbed into DSP tmp_755_reg_138484_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_756_reg_138494_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q48_reg is absorbed into DSP tmp_756_reg_138494_reg.
DSP Report: register tmp_756_reg_138494_reg is absorbed into DSP tmp_756_reg_138494_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1670/tmp_product is absorbed into DSP tmp_756_reg_138494_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_759_reg_138519_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q45_reg is absorbed into DSP tmp_759_reg_138519_reg.
DSP Report: register tmp_759_reg_138519_reg is absorbed into DSP tmp_759_reg_138519_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1673/tmp_product is absorbed into DSP tmp_759_reg_138519_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1445_reg_138524_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_760_reg_138529_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q43_reg is absorbed into DSP tmp_760_reg_138529_reg.
DSP Report: register tmp_760_reg_138529_reg is absorbed into DSP tmp_760_reg_138529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1674/tmp_product is absorbed into DSP tmp_760_reg_138529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_761_reg_138539_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q42_reg is absorbed into DSP tmp_761_reg_138539_reg.
DSP Report: register tmp_761_reg_138539_reg is absorbed into DSP tmp_761_reg_138539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1675/tmp_product is absorbed into DSP tmp_761_reg_138539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_617_reg_137134_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q209_reg is absorbed into DSP tmp_617_reg_137134_reg.
DSP Report: register tmp_617_reg_137134_reg is absorbed into DSP tmp_617_reg_137134_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1531/tmp_product is absorbed into DSP tmp_617_reg_137134_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q135_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_612_reg_137089_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q213_reg is absorbed into DSP tmp_612_reg_137089_reg.
DSP Report: register tmp_612_reg_137089_reg is absorbed into DSP tmp_612_reg_137089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1526/tmp_product is absorbed into DSP tmp_612_reg_137089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q139_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_615_reg_137114_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q211_reg is absorbed into DSP tmp_615_reg_137114_reg.
DSP Report: register tmp_615_reg_137114_reg is absorbed into DSP tmp_615_reg_137114_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1529/tmp_product is absorbed into DSP tmp_615_reg_137114_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q137_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_616_reg_137124_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q210_reg is absorbed into DSP tmp_616_reg_137124_reg.
DSP Report: register tmp_616_reg_137124_reg is absorbed into DSP tmp_616_reg_137124_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1530/tmp_product is absorbed into DSP tmp_616_reg_137124_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_607_reg_137039_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q218_reg is absorbed into DSP tmp_607_reg_137039_reg.
DSP Report: register tmp_607_reg_137039_reg is absorbed into DSP tmp_607_reg_137039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1521/tmp_product is absorbed into DSP tmp_607_reg_137039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q144_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_610_reg_137069_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q215_reg is absorbed into DSP tmp_610_reg_137069_reg.
DSP Report: register tmp_610_reg_137069_reg is absorbed into DSP tmp_610_reg_137069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1524/tmp_product is absorbed into DSP tmp_610_reg_137069_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q141_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_609_reg_137059_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q216_reg is absorbed into DSP tmp_609_reg_137059_reg.
DSP Report: register tmp_609_reg_137059_reg is absorbed into DSP tmp_609_reg_137059_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1523/tmp_product is absorbed into DSP tmp_609_reg_137059_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_608_reg_137049_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q217_reg is absorbed into DSP tmp_608_reg_137049_reg.
DSP Report: register tmp_608_reg_137049_reg is absorbed into DSP tmp_608_reg_137049_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1522/tmp_product is absorbed into DSP tmp_608_reg_137049_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q143_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_613_reg_137099_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q212_reg is absorbed into DSP tmp_613_reg_137099_reg.
DSP Report: register tmp_613_reg_137099_reg is absorbed into DSP tmp_613_reg_137099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1527/tmp_product is absorbed into DSP tmp_613_reg_137099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_603_reg_136999_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q224_reg is absorbed into DSP tmp_603_reg_136999_reg.
DSP Report: register tmp_603_reg_136999_reg is absorbed into DSP tmp_603_reg_136999_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1517/tmp_product is absorbed into DSP tmp_603_reg_136999_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_601_reg_136979_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q226_reg is absorbed into DSP tmp_601_reg_136979_reg.
DSP Report: register tmp_601_reg_136979_reg is absorbed into DSP tmp_601_reg_136979_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1515/tmp_product is absorbed into DSP tmp_601_reg_136979_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_604_reg_137009_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q223_reg is absorbed into DSP tmp_604_reg_137009_reg.
DSP Report: register tmp_604_reg_137009_reg is absorbed into DSP tmp_604_reg_137009_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1518/tmp_product is absorbed into DSP tmp_604_reg_137009_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q145_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_602_reg_136989_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q225_reg is absorbed into DSP tmp_602_reg_136989_reg.
DSP Report: register tmp_602_reg_136989_reg is absorbed into DSP tmp_602_reg_136989_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1516/tmp_product is absorbed into DSP tmp_602_reg_136989_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q147_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_600_reg_136969_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q227_reg is absorbed into DSP tmp_600_reg_136969_reg.
DSP Report: register tmp_600_reg_136969_reg is absorbed into DSP tmp_600_reg_136969_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1514/tmp_product is absorbed into DSP tmp_600_reg_136969_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q149_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_611_reg_137079_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q214_reg is absorbed into DSP tmp_611_reg_137079_reg.
DSP Report: register tmp_611_reg_137079_reg is absorbed into DSP tmp_611_reg_137079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1525/tmp_product is absorbed into DSP tmp_611_reg_137079_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_765_reg_138579_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q38_reg is absorbed into DSP tmp_765_reg_138579_reg.
DSP Report: register tmp_765_reg_138579_reg is absorbed into DSP tmp_765_reg_138579_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1679/tmp_product is absorbed into DSP tmp_765_reg_138579_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1457_reg_138584_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_767_reg_138599_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q34_reg is absorbed into DSP tmp_767_reg_138599_reg.
DSP Report: register tmp_767_reg_138599_reg is absorbed into DSP tmp_767_reg_138599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1681/tmp_product is absorbed into DSP tmp_767_reg_138599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_768_reg_138609_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q33_reg is absorbed into DSP tmp_768_reg_138609_reg.
DSP Report: register tmp_768_reg_138609_reg is absorbed into DSP tmp_768_reg_138609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1682/tmp_product is absorbed into DSP tmp_768_reg_138609_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_772_reg_138649_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q29_reg is absorbed into DSP tmp_772_reg_138649_reg.
DSP Report: register tmp_772_reg_138649_reg is absorbed into DSP tmp_772_reg_138649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1686/tmp_product is absorbed into DSP tmp_772_reg_138649_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_773_reg_138659_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q28_reg is absorbed into DSP tmp_773_reg_138659_reg.
DSP Report: register tmp_773_reg_138659_reg is absorbed into DSP tmp_773_reg_138659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1687/tmp_product is absorbed into DSP tmp_773_reg_138659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_777_reg_138699_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q24_reg is absorbed into DSP tmp_777_reg_138699_reg.
DSP Report: register tmp_777_reg_138699_reg is absorbed into DSP tmp_777_reg_138699_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1691/tmp_product is absorbed into DSP tmp_777_reg_138699_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1481_reg_138704_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_781_reg_138734_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q19_reg is absorbed into DSP tmp_781_reg_138734_reg.
DSP Report: register tmp_781_reg_138734_reg is absorbed into DSP tmp_781_reg_138734_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1695/tmp_product is absorbed into DSP tmp_781_reg_138734_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_782_reg_138744_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q18_reg is absorbed into DSP tmp_782_reg_138744_reg.
DSP Report: register tmp_782_reg_138744_reg is absorbed into DSP tmp_782_reg_138744_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1696/tmp_product is absorbed into DSP tmp_782_reg_138744_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_786_reg_138784_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q13_reg is absorbed into DSP tmp_786_reg_138784_reg.
DSP Report: register tmp_786_reg_138784_reg is absorbed into DSP tmp_786_reg_138784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1700/tmp_product is absorbed into DSP tmp_786_reg_138784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1497_reg_138789_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_478_reg_135779_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q369_reg is absorbed into DSP tmp_478_reg_135779_reg.
DSP Report: register tmp_478_reg_135779_reg is absorbed into DSP tmp_478_reg_135779_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1392/tmp_product is absorbed into DSP tmp_478_reg_135779_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q368_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_911_reg_135784_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_466_reg_135664_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q381_reg is absorbed into DSP tmp_466_reg_135664_reg.
DSP Report: register tmp_466_reg_135664_reg is absorbed into DSP tmp_466_reg_135664_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1380/tmp_product is absorbed into DSP tmp_466_reg_135664_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_889_reg_135669_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_465_reg_135654_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q383_reg is absorbed into DSP tmp_465_reg_135654_reg.
DSP Report: register tmp_465_reg_135654_reg is absorbed into DSP tmp_465_reg_135654_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1379/tmp_product is absorbed into DSP tmp_465_reg_135654_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q382_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_887_reg_135659_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_459_reg_135594_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q390_reg is absorbed into DSP tmp_459_reg_135594_reg.
DSP Report: register tmp_459_reg_135594_reg is absorbed into DSP tmp_459_reg_135594_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1373/tmp_product is absorbed into DSP tmp_459_reg_135594_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q389_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_875_reg_135599_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_457_reg_135574_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q393_reg is absorbed into DSP tmp_457_reg_135574_reg.
DSP Report: register tmp_457_reg_135574_reg is absorbed into DSP tmp_457_reg_135574_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1371/tmp_product is absorbed into DSP tmp_457_reg_135574_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q255_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_453_reg_135534_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q397_reg is absorbed into DSP tmp_453_reg_135534_reg.
DSP Report: register tmp_453_reg_135534_reg is absorbed into DSP tmp_453_reg_135534_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1367/tmp_product is absorbed into DSP tmp_453_reg_135534_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q259_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_455_reg_135554_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q395_reg is absorbed into DSP tmp_455_reg_135554_reg.
DSP Report: register tmp_455_reg_135554_reg is absorbed into DSP tmp_455_reg_135554_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1369/tmp_product is absorbed into DSP tmp_455_reg_135554_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q257_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_456_reg_135564_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q394_reg is absorbed into DSP tmp_456_reg_135564_reg.
DSP Report: register tmp_456_reg_135564_reg is absorbed into DSP tmp_456_reg_135564_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1370/tmp_product is absorbed into DSP tmp_456_reg_135564_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q256_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_447_reg_135479_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q402_reg is absorbed into DSP tmp_447_reg_135479_reg.
DSP Report: register tmp_447_reg_135479_reg is absorbed into DSP tmp_447_reg_135479_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1361/tmp_product is absorbed into DSP tmp_447_reg_135479_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q264_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_451_reg_135514_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q399_reg is absorbed into DSP tmp_451_reg_135514_reg.
DSP Report: register tmp_451_reg_135514_reg is absorbed into DSP tmp_451_reg_135514_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1365/tmp_product is absorbed into DSP tmp_451_reg_135514_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q261_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_449_reg_135499_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q400_reg is absorbed into DSP tmp_449_reg_135499_reg.
DSP Report: register tmp_449_reg_135499_reg is absorbed into DSP tmp_449_reg_135499_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1363/tmp_product is absorbed into DSP tmp_449_reg_135499_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q262_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_448_reg_135489_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q401_reg is absorbed into DSP tmp_448_reg_135489_reg.
DSP Report: register tmp_448_reg_135489_reg is absorbed into DSP tmp_448_reg_135489_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1362/tmp_product is absorbed into DSP tmp_448_reg_135489_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q263_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_454_reg_135544_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q396_reg is absorbed into DSP tmp_454_reg_135544_reg.
DSP Report: register tmp_454_reg_135544_reg is absorbed into DSP tmp_454_reg_135544_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1368/tmp_product is absorbed into DSP tmp_454_reg_135544_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q258_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_443_reg_135439_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q408_reg is absorbed into DSP tmp_443_reg_135439_reg.
DSP Report: register tmp_443_reg_135439_reg is absorbed into DSP tmp_443_reg_135439_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1357/tmp_product is absorbed into DSP tmp_443_reg_135439_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q266_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_441_reg_135419_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q410_reg is absorbed into DSP tmp_441_reg_135419_reg.
DSP Report: register tmp_441_reg_135419_reg is absorbed into DSP tmp_441_reg_135419_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1355/tmp_product is absorbed into DSP tmp_441_reg_135419_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q268_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_439_reg_135399_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q413_reg is absorbed into DSP tmp_439_reg_135399_reg.
DSP Report: register tmp_439_reg_135399_reg is absorbed into DSP tmp_439_reg_135399_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1353/tmp_product is absorbed into DSP tmp_439_reg_135399_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q412_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_837_reg_135404_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_450_reg_135509_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_450_reg_135509_reg is absorbed into DSP tmp_450_reg_135509_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1364/tmp_product is absorbed into DSP tmp_450_reg_135509_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2164/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2164/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2164/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2164/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2164/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_444_reg_135449_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q407_reg is absorbed into DSP tmp_444_reg_135449_reg.
DSP Report: register tmp_444_reg_135449_reg is absorbed into DSP tmp_444_reg_135449_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1358/tmp_product is absorbed into DSP tmp_444_reg_135449_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q265_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_442_reg_135429_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q409_reg is absorbed into DSP tmp_442_reg_135429_reg.
DSP Report: register tmp_442_reg_135429_reg is absorbed into DSP tmp_442_reg_135429_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1356/tmp_product is absorbed into DSP tmp_442_reg_135429_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q267_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_440_reg_135409_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q411_reg is absorbed into DSP tmp_440_reg_135409_reg.
DSP Report: register tmp_440_reg_135409_reg is absorbed into DSP tmp_440_reg_135409_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1354/tmp_product is absorbed into DSP tmp_440_reg_135409_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q269_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_452_reg_135524_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q398_reg is absorbed into DSP tmp_452_reg_135524_reg.
DSP Report: register tmp_452_reg_135524_reg is absorbed into DSP tmp_452_reg_135524_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1366/tmp_product is absorbed into DSP tmp_452_reg_135524_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q260_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_458_reg_135584_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q392_reg is absorbed into DSP tmp_458_reg_135584_reg.
DSP Report: register tmp_458_reg_135584_reg is absorbed into DSP tmp_458_reg_135584_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1372/tmp_product is absorbed into DSP tmp_458_reg_135584_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q391_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_873_reg_135589_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_445_reg_135459_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q406_reg is absorbed into DSP tmp_445_reg_135459_reg.
DSP Report: register tmp_445_reg_135459_reg is absorbed into DSP tmp_445_reg_135459_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1359/tmp_product is absorbed into DSP tmp_445_reg_135459_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q405_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_849_reg_135464_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_739_reg_138324_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q68_reg is absorbed into DSP tmp_739_reg_138324_reg.
DSP Report: register tmp_739_reg_138324_reg is absorbed into DSP tmp_739_reg_138324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1653/tmp_product is absorbed into DSP tmp_739_reg_138324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1407_reg_138329_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_719_reg_138129_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q91_reg is absorbed into DSP tmp_719_reg_138129_reg.
DSP Report: register tmp_719_reg_138129_reg is absorbed into DSP tmp_719_reg_138129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1633/tmp_product is absorbed into DSP tmp_719_reg_138129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1369_reg_138134_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_737_reg_138309_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_737_reg_138309_reg is absorbed into DSP tmp_737_reg_138309_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1651/tmp_product is absorbed into DSP tmp_737_reg_138309_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2451/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2451/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2451/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2451/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2451/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_438_reg_135389_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q415_reg is absorbed into DSP tmp_438_reg_135389_reg.
DSP Report: register tmp_438_reg_135389_reg is absorbed into DSP tmp_438_reg_135389_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1352/tmp_product is absorbed into DSP tmp_438_reg_135389_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q414_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_835_reg_135394_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_426_reg_135274_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q427_reg is absorbed into DSP tmp_426_reg_135274_reg.
DSP Report: register tmp_426_reg_135274_reg is absorbed into DSP tmp_426_reg_135274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1340/tmp_product is absorbed into DSP tmp_426_reg_135274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q426_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_813_reg_135279_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_425_reg_135264_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q429_reg is absorbed into DSP tmp_425_reg_135264_reg.
DSP Report: register tmp_425_reg_135264_reg is absorbed into DSP tmp_425_reg_135264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1339/tmp_product is absorbed into DSP tmp_425_reg_135264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q428_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_811_reg_135269_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_418_reg_135194_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q438_reg is absorbed into DSP tmp_418_reg_135194_reg.
DSP Report: register tmp_418_reg_135194_reg is absorbed into DSP tmp_418_reg_135194_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1332/tmp_product is absorbed into DSP tmp_418_reg_135194_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q437_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_797_reg_135199_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_406_reg_135079_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q450_reg is absorbed into DSP tmp_406_reg_135079_reg.
DSP Report: register tmp_406_reg_135079_reg is absorbed into DSP tmp_406_reg_135079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1320/tmp_product is absorbed into DSP tmp_406_reg_135079_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q449_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_775_reg_135084_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_405_reg_135069_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q452_reg is absorbed into DSP tmp_405_reg_135069_reg.
DSP Report: register tmp_405_reg_135069_reg is absorbed into DSP tmp_405_reg_135069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1319/tmp_product is absorbed into DSP tmp_405_reg_135069_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q451_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_773_reg_135074_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_299_reg_134034_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q574_reg is absorbed into DSP tmp_299_reg_134034_reg.
DSP Report: register tmp_299_reg_134034_reg is absorbed into DSP tmp_299_reg_134034_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1213/tmp_product is absorbed into DSP tmp_299_reg_134034_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q573_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_571_reg_134039_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_717_reg_138109_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q94_reg is absorbed into DSP tmp_717_reg_138109_reg.
DSP Report: register tmp_717_reg_138109_reg is absorbed into DSP tmp_717_reg_138109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1631/tmp_product is absorbed into DSP tmp_717_reg_138109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_712_reg_138064_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q98_reg is absorbed into DSP tmp_712_reg_138064_reg.
DSP Report: register tmp_712_reg_138064_reg is absorbed into DSP tmp_712_reg_138064_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1626/tmp_product is absorbed into DSP tmp_712_reg_138064_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q64_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_714_reg_138084_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q96_reg is absorbed into DSP tmp_714_reg_138084_reg.
DSP Report: register tmp_714_reg_138084_reg is absorbed into DSP tmp_714_reg_138084_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1628/tmp_product is absorbed into DSP tmp_714_reg_138084_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_715_reg_138094_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q95_reg is absorbed into DSP tmp_715_reg_138094_reg.
DSP Report: register tmp_715_reg_138094_reg is absorbed into DSP tmp_715_reg_138094_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1629/tmp_product is absorbed into DSP tmp_715_reg_138094_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_707_reg_138014_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q103_reg is absorbed into DSP tmp_707_reg_138014_reg.
DSP Report: register tmp_707_reg_138014_reg is absorbed into DSP tmp_707_reg_138014_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1621/tmp_product is absorbed into DSP tmp_707_reg_138014_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_710_reg_138044_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q100_reg is absorbed into DSP tmp_710_reg_138044_reg.
DSP Report: register tmp_710_reg_138044_reg is absorbed into DSP tmp_710_reg_138044_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1624/tmp_product is absorbed into DSP tmp_710_reg_138044_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q66_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_709_reg_138034_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q101_reg is absorbed into DSP tmp_709_reg_138034_reg.
DSP Report: register tmp_709_reg_138034_reg is absorbed into DSP tmp_709_reg_138034_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1623/tmp_product is absorbed into DSP tmp_709_reg_138034_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_708_reg_138024_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q102_reg is absorbed into DSP tmp_708_reg_138024_reg.
DSP Report: register tmp_708_reg_138024_reg is absorbed into DSP tmp_708_reg_138024_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1622/tmp_product is absorbed into DSP tmp_708_reg_138024_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_713_reg_138074_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q97_reg is absorbed into DSP tmp_713_reg_138074_reg.
DSP Report: register tmp_713_reg_138074_reg is absorbed into DSP tmp_713_reg_138074_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1627/tmp_product is absorbed into DSP tmp_713_reg_138074_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_703_reg_137974_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q109_reg is absorbed into DSP tmp_703_reg_137974_reg.
DSP Report: register tmp_703_reg_137974_reg is absorbed into DSP tmp_703_reg_137974_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1617/tmp_product is absorbed into DSP tmp_703_reg_137974_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_701_reg_137954_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q111_reg is absorbed into DSP tmp_701_reg_137954_reg.
DSP Report: register tmp_701_reg_137954_reg is absorbed into DSP tmp_701_reg_137954_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1615/tmp_product is absorbed into DSP tmp_701_reg_137954_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q73_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_699_reg_137934_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q114_reg is absorbed into DSP tmp_699_reg_137934_reg.
DSP Report: register tmp_699_reg_137934_reg is absorbed into DSP tmp_699_reg_137934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1613/tmp_product is absorbed into DSP tmp_699_reg_137934_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1331_reg_137939_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_716_reg_138104_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_716_reg_138104_reg is absorbed into DSP tmp_716_reg_138104_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1630/tmp_product is absorbed into DSP tmp_716_reg_138104_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2430/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2430/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2430/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2430/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2430/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_704_reg_137984_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q108_reg is absorbed into DSP tmp_704_reg_137984_reg.
DSP Report: register tmp_704_reg_137984_reg is absorbed into DSP tmp_704_reg_137984_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1618/tmp_product is absorbed into DSP tmp_704_reg_137984_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_702_reg_137964_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q110_reg is absorbed into DSP tmp_702_reg_137964_reg.
DSP Report: register tmp_702_reg_137964_reg is absorbed into DSP tmp_702_reg_137964_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1616/tmp_product is absorbed into DSP tmp_702_reg_137964_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_700_reg_137944_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q112_reg is absorbed into DSP tmp_700_reg_137944_reg.
DSP Report: register tmp_700_reg_137944_reg is absorbed into DSP tmp_700_reg_137944_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1614/tmp_product is absorbed into DSP tmp_700_reg_137944_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_711_reg_138054_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q99_reg is absorbed into DSP tmp_711_reg_138054_reg.
DSP Report: register tmp_711_reg_138054_reg is absorbed into DSP tmp_711_reg_138054_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1625/tmp_product is absorbed into DSP tmp_711_reg_138054_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_718_reg_138119_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q93_reg is absorbed into DSP tmp_718_reg_138119_reg.
DSP Report: register tmp_718_reg_138119_reg is absorbed into DSP tmp_718_reg_138119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1632/tmp_product is absorbed into DSP tmp_718_reg_138119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1367_reg_138124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_706_reg_138004_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q105_reg is absorbed into DSP tmp_706_reg_138004_reg.
DSP Report: register tmp_706_reg_138004_reg is absorbed into DSP tmp_706_reg_138004_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1620/tmp_product is absorbed into DSP tmp_706_reg_138004_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1345_reg_138009_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_705_reg_137994_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q107_reg is absorbed into DSP tmp_705_reg_137994_reg.
DSP Report: register tmp_705_reg_137994_reg is absorbed into DSP tmp_705_reg_137994_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1619/tmp_product is absorbed into DSP tmp_705_reg_137994_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1343_reg_137999_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_138_reg_132464_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q760_reg is absorbed into DSP tmp_138_reg_132464_reg.
DSP Report: register tmp_138_reg_132464_reg is absorbed into DSP tmp_138_reg_132464_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1052/tmp_product is absorbed into DSP tmp_138_reg_132464_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_265_reg_132469_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_127_reg_132354_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q772_reg is absorbed into DSP tmp_127_reg_132354_reg.
DSP Report: register tmp_127_reg_132354_reg is absorbed into DSP tmp_127_reg_132354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1041/tmp_product is absorbed into DSP tmp_127_reg_132354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_243_reg_132359_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_126_reg_132344_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q774_reg is absorbed into DSP tmp_126_reg_132344_reg.
DSP Report: register tmp_126_reg_132344_reg is absorbed into DSP tmp_126_reg_132344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1040/tmp_product is absorbed into DSP tmp_126_reg_132344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_241_reg_132349_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_378_reg_134804_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q484_reg is absorbed into DSP tmp_378_reg_134804_reg.
DSP Report: register tmp_378_reg_134804_reg is absorbed into DSP tmp_378_reg_134804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1292/tmp_product is absorbed into DSP tmp_378_reg_134804_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_721_reg_134809_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_697_reg_137914_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q117_reg is absorbed into DSP tmp_697_reg_137914_reg.
DSP Report: register tmp_697_reg_137914_reg is absorbed into DSP tmp_697_reg_137914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1611/tmp_product is absorbed into DSP tmp_697_reg_137914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q75_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_692_reg_137869_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q121_reg is absorbed into DSP tmp_692_reg_137869_reg.
DSP Report: register tmp_692_reg_137869_reg is absorbed into DSP tmp_692_reg_137869_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1606/tmp_product is absorbed into DSP tmp_692_reg_137869_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q79_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_694_reg_137889_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q119_reg is absorbed into DSP tmp_694_reg_137889_reg.
DSP Report: register tmp_694_reg_137889_reg is absorbed into DSP tmp_694_reg_137889_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1608/tmp_product is absorbed into DSP tmp_694_reg_137889_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q77_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_695_reg_137899_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q118_reg is absorbed into DSP tmp_695_reg_137899_reg.
DSP Report: register tmp_695_reg_137899_reg is absorbed into DSP tmp_695_reg_137899_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1609/tmp_product is absorbed into DSP tmp_695_reg_137899_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_687_reg_137819_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q126_reg is absorbed into DSP tmp_687_reg_137819_reg.
DSP Report: register tmp_687_reg_137819_reg is absorbed into DSP tmp_687_reg_137819_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1601/tmp_product is absorbed into DSP tmp_687_reg_137819_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q84_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_690_reg_137849_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q123_reg is absorbed into DSP tmp_690_reg_137849_reg.
DSP Report: register tmp_690_reg_137849_reg is absorbed into DSP tmp_690_reg_137849_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1604/tmp_product is absorbed into DSP tmp_690_reg_137849_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_689_reg_137839_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q124_reg is absorbed into DSP tmp_689_reg_137839_reg.
DSP Report: register tmp_689_reg_137839_reg is absorbed into DSP tmp_689_reg_137839_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1603/tmp_product is absorbed into DSP tmp_689_reg_137839_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q82_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_688_reg_137829_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q125_reg is absorbed into DSP tmp_688_reg_137829_reg.
DSP Report: register tmp_688_reg_137829_reg is absorbed into DSP tmp_688_reg_137829_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1602/tmp_product is absorbed into DSP tmp_688_reg_137829_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_693_reg_137879_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q120_reg is absorbed into DSP tmp_693_reg_137879_reg.
DSP Report: register tmp_693_reg_137879_reg is absorbed into DSP tmp_693_reg_137879_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1607/tmp_product is absorbed into DSP tmp_693_reg_137879_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_683_reg_137779_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q132_reg is absorbed into DSP tmp_683_reg_137779_reg.
DSP Report: register tmp_683_reg_137779_reg is absorbed into DSP tmp_683_reg_137779_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1597/tmp_product is absorbed into DSP tmp_683_reg_137779_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_681_reg_137759_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q134_reg is absorbed into DSP tmp_681_reg_137759_reg.
DSP Report: register tmp_681_reg_137759_reg is absorbed into DSP tmp_681_reg_137759_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1595/tmp_product is absorbed into DSP tmp_681_reg_137759_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_679_reg_137739_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q137_reg is absorbed into DSP tmp_679_reg_137739_reg.
DSP Report: register tmp_679_reg_137739_reg is absorbed into DSP tmp_679_reg_137739_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1593/tmp_product is absorbed into DSP tmp_679_reg_137739_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1293_reg_137744_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_696_reg_137909_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_696_reg_137909_reg is absorbed into DSP tmp_696_reg_137909_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1610/tmp_product is absorbed into DSP tmp_696_reg_137909_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2410/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2410/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2410/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2410/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2410/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_684_reg_137789_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q131_reg is absorbed into DSP tmp_684_reg_137789_reg.
DSP Report: register tmp_684_reg_137789_reg is absorbed into DSP tmp_684_reg_137789_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1598/tmp_product is absorbed into DSP tmp_684_reg_137789_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q85_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_682_reg_137769_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q133_reg is absorbed into DSP tmp_682_reg_137769_reg.
DSP Report: register tmp_682_reg_137769_reg is absorbed into DSP tmp_682_reg_137769_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1596/tmp_product is absorbed into DSP tmp_682_reg_137769_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_680_reg_137749_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q135_reg is absorbed into DSP tmp_680_reg_137749_reg.
DSP Report: register tmp_680_reg_137749_reg is absorbed into DSP tmp_680_reg_137749_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1594/tmp_product is absorbed into DSP tmp_680_reg_137749_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_691_reg_137859_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q122_reg is absorbed into DSP tmp_691_reg_137859_reg.
DSP Report: register tmp_691_reg_137859_reg is absorbed into DSP tmp_691_reg_137859_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1605/tmp_product is absorbed into DSP tmp_691_reg_137859_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_686_reg_137809_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q128_reg is absorbed into DSP tmp_686_reg_137809_reg.
DSP Report: register tmp_686_reg_137809_reg is absorbed into DSP tmp_686_reg_137809_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1600/tmp_product is absorbed into DSP tmp_686_reg_137809_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q127_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1307_reg_137814_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_698_reg_137924_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q116_reg is absorbed into DSP tmp_698_reg_137924_reg.
DSP Report: register tmp_698_reg_137924_reg is absorbed into DSP tmp_698_reg_137924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1612/tmp_product is absorbed into DSP tmp_698_reg_137924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q115_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1329_reg_137929_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
INFO: [Synth 8-3886] merging instance 'w4_U/q60_reg[0]' (FDE) to 'w4_U/q60_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_U/q60_reg[14]' (FDE) to 'w4_U/q58_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q58_reg[0]' (FDE) to 'w4_U/q58_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_U/q58_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q506_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q506_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q518_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q518_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_load_1419_reg_138389_reg[0]' (FDE) to 'w4_load_661_reg_134499_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_1419_reg_138389_reg[14]' (FDE) to 'w4_load_661_reg_134499_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_1421_reg_138399_reg[0]' (FDE) to 'w4_load_661_reg_134499_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_1421_reg_138399_reg[14]' (FDE) to 'w4_load_661_reg_134499_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_683_reg_134614_reg[0]' (FDE) to 'w4_load_661_reg_134499_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_683_reg_134614_reg[14]' (FDE) to 'w4_load_661_reg_134499_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_load_661_reg_134499_reg[0]' (FDE) to 'w4_load_661_reg_134499_reg[14]'
INFO: [Synth 8-3886] merging instance 'w4_U/q598_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q598_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q597_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q595_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q594_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q592_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q589_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q589_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q587_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q587_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q585_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q544_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q539_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q536_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q534_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q532_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q530_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q526_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q522_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q521_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q517_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q514_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q507_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q491_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q490_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q488_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q477_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q473_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q462_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q457_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q456_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q418_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q417_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q413_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q411_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q410_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q396_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q377_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q363_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q337_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q334_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q334_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q322_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q322_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q318_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q317_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q310_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q298_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q287_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q285_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q284_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q277_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q271_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q254_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q249_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q246_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q245_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q236_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q235_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q233_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q231_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q222_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q221_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q221_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q220_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q219_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q219_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q208_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q206_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q195_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q194_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q191_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q190_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q180_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q130_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q129_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q129_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q87_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q86_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q84_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q83_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q83_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q82_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q81_reg[0]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w4_U/q81_reg[14]' (FDE) to 'w4_U/q30_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp_639_reg_137349_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_639_reg_137349_reg is absorbed into DSP tmp_639_reg_137349_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1553/tmp_product is absorbed into DSP tmp_639_reg_137349_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1217_reg_137354_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_655_reg_137509_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_655_reg_137509_reg is absorbed into DSP tmp_655_reg_137509_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1569/tmp_product is absorbed into DSP tmp_655_reg_137509_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2369/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2369/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2369/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2369/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2369/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_559_reg_136569_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_559_reg_136569_reg is absorbed into DSP tmp_559_reg_136569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1473/tmp_product is absorbed into DSP tmp_559_reg_136569_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1065_reg_136574_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_573_reg_136709_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_573_reg_136709_reg is absorbed into DSP tmp_573_reg_136709_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1487/tmp_product is absorbed into DSP tmp_573_reg_136709_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2287/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2287/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2287/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2287/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2287/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_237_reg_133429_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_237_reg_133429_reg is absorbed into DSP tmp_237_reg_133429_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1151/tmp_product is absorbed into DSP tmp_237_reg_133429_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_233_reg_133389_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_233_reg_133389_reg is absorbed into DSP tmp_233_reg_133389_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1147/tmp_product is absorbed into DSP tmp_233_reg_133389_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_235_reg_133409_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_reg_133409_reg is absorbed into DSP tmp_235_reg_133409_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1149/tmp_product is absorbed into DSP tmp_235_reg_133409_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_236_reg_133419_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_236_reg_133419_reg is absorbed into DSP tmp_236_reg_133419_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1150/tmp_product is absorbed into DSP tmp_236_reg_133419_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_234_reg_133399_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_234_reg_133399_reg is absorbed into DSP tmp_234_reg_133399_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1148/tmp_product is absorbed into DSP tmp_234_reg_133399_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_223_reg_133294_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_223_reg_133294_reg is absorbed into DSP tmp_223_reg_133294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1137/tmp_product is absorbed into DSP tmp_223_reg_133294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_224_reg_133304_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_224_reg_133304_reg is absorbed into DSP tmp_224_reg_133304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1138/tmp_product is absorbed into DSP tmp_224_reg_133304_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1938/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_225_reg_133309_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_225_reg_133309_reg is absorbed into DSP tmp_225_reg_133309_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1139/tmp_product is absorbed into DSP tmp_225_reg_133309_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_222_reg_133284_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_222_reg_133284_reg is absorbed into DSP tmp_222_reg_133284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1136/tmp_product is absorbed into DSP tmp_222_reg_133284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_220_reg_133264_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_220_reg_133264_reg is absorbed into DSP tmp_220_reg_133264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1134/tmp_product is absorbed into DSP tmp_220_reg_133264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_217_reg_133234_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_217_reg_133234_reg is absorbed into DSP tmp_217_reg_133234_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1131/tmp_product is absorbed into DSP tmp_217_reg_133234_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_213_reg_133194_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_213_reg_133194_reg is absorbed into DSP tmp_213_reg_133194_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1127/tmp_product is absorbed into DSP tmp_213_reg_133194_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_216_reg_133224_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_216_reg_133224_reg is absorbed into DSP tmp_216_reg_133224_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1130/tmp_product is absorbed into DSP tmp_216_reg_133224_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_208_reg_133144_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_208_reg_133144_reg is absorbed into DSP tmp_208_reg_133144_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1122/tmp_product is absorbed into DSP tmp_208_reg_133144_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_211_reg_133174_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_211_reg_133174_reg is absorbed into DSP tmp_211_reg_133174_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1125/tmp_product is absorbed into DSP tmp_211_reg_133174_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_210_reg_133164_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_210_reg_133164_reg is absorbed into DSP tmp_210_reg_133164_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1124/tmp_product is absorbed into DSP tmp_210_reg_133164_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_209_reg_133154_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_209_reg_133154_reg is absorbed into DSP tmp_209_reg_133154_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1123/tmp_product is absorbed into DSP tmp_209_reg_133154_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_203_reg_133099_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_203_reg_133099_reg is absorbed into DSP tmp_203_reg_133099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1117/tmp_product is absorbed into DSP tmp_203_reg_133099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_205_reg_133114_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_205_reg_133114_reg is absorbed into DSP tmp_205_reg_133114_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1119/tmp_product is absorbed into DSP tmp_205_reg_133114_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_202_reg_133089_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_202_reg_133089_reg is absorbed into DSP tmp_202_reg_133089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1116/tmp_product is absorbed into DSP tmp_202_reg_133089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_366_reg_134689_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_366_reg_134689_reg is absorbed into DSP tmp_366_reg_134689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1280/tmp_product is absorbed into DSP tmp_366_reg_134689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_699_reg_134694_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_365_reg_134679_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_365_reg_134679_reg is absorbed into DSP tmp_365_reg_134679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1279/tmp_product is absorbed into DSP tmp_365_reg_134679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_697_reg_134684_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_557_reg_136549_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_557_reg_136549_reg is absorbed into DSP tmp_557_reg_136549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1471/tmp_product is absorbed into DSP tmp_557_reg_136549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_553_reg_136509_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_553_reg_136509_reg is absorbed into DSP tmp_553_reg_136509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1467/tmp_product is absorbed into DSP tmp_553_reg_136509_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_555_reg_136529_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_555_reg_136529_reg is absorbed into DSP tmp_555_reg_136529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1469/tmp_product is absorbed into DSP tmp_555_reg_136529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_554_reg_136519_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_554_reg_136519_reg is absorbed into DSP tmp_554_reg_136519_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1468/tmp_product is absorbed into DSP tmp_554_reg_136519_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_543_reg_136414_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_543_reg_136414_reg is absorbed into DSP tmp_543_reg_136414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1457/tmp_product is absorbed into DSP tmp_543_reg_136414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_544_reg_136424_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_544_reg_136424_reg is absorbed into DSP tmp_544_reg_136424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1458/tmp_product is absorbed into DSP tmp_544_reg_136424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_540_reg_136384_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_540_reg_136384_reg is absorbed into DSP tmp_540_reg_136384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1454/tmp_product is absorbed into DSP tmp_540_reg_136384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_546_reg_136444_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_546_reg_136444_reg is absorbed into DSP tmp_546_reg_136444_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1460/tmp_product is absorbed into DSP tmp_546_reg_136444_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1041_reg_136449_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_545_reg_136434_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_545_reg_136434_reg is absorbed into DSP tmp_545_reg_136434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1459/tmp_product is absorbed into DSP tmp_545_reg_136434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1039_reg_136439_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_155_reg_132629_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_155_reg_132629_reg is absorbed into DSP tmp_155_reg_132629_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1069/tmp_product is absorbed into DSP tmp_155_reg_132629_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_156_reg_132639_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_156_reg_132639_reg is absorbed into DSP tmp_156_reg_132639_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1070/tmp_product is absorbed into DSP tmp_156_reg_132639_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_154_reg_132619_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_154_reg_132619_reg is absorbed into DSP tmp_154_reg_132619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1068/tmp_product is absorbed into DSP tmp_154_reg_132619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_144_reg_132519_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_144_reg_132519_reg is absorbed into DSP tmp_144_reg_132519_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1058/tmp_product is absorbed into DSP tmp_144_reg_132519_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_139_reg_132474_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_139_reg_132474_reg is absorbed into DSP tmp_139_reg_132474_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1053/tmp_product is absorbed into DSP tmp_139_reg_132474_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_267_reg_132479_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_142_reg_132504_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_142_reg_132504_reg is absorbed into DSP tmp_142_reg_132504_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1056/tmp_product is absorbed into DSP tmp_142_reg_132504_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_145_reg_132529_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_145_reg_132529_reg is absorbed into DSP tmp_145_reg_132529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1059/tmp_product is absorbed into DSP tmp_145_reg_132529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_137_reg_132454_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_137_reg_132454_reg is absorbed into DSP tmp_137_reg_132454_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1051/tmp_product is absorbed into DSP tmp_137_reg_132454_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_135_reg_132434_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_135_reg_132434_reg is absorbed into DSP tmp_135_reg_132434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1049/tmp_product is absorbed into DSP tmp_135_reg_132434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_136_reg_132444_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_136_reg_132444_reg is absorbed into DSP tmp_136_reg_132444_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1050/tmp_product is absorbed into DSP tmp_136_reg_132444_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_128_reg_132364_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_128_reg_132364_reg is absorbed into DSP tmp_128_reg_132364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1042/tmp_product is absorbed into DSP tmp_128_reg_132364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_134_reg_132424_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_134_reg_132424_reg is absorbed into DSP tmp_134_reg_132424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1048/tmp_product is absorbed into DSP tmp_134_reg_132424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_119_reg_132279_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_119_reg_132279_reg is absorbed into DSP tmp_119_reg_132279_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1033/tmp_product is absorbed into DSP tmp_119_reg_132279_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_229_reg_132284_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_122_reg_132309_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_122_reg_132309_reg is absorbed into DSP tmp_122_reg_132309_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1036/tmp_product is absorbed into DSP tmp_122_reg_132309_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_125_reg_132334_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_125_reg_132334_reg is absorbed into DSP tmp_125_reg_132334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1039/tmp_product is absorbed into DSP tmp_125_reg_132334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_417_reg_135184_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_417_reg_135184_reg is absorbed into DSP tmp_417_reg_135184_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1331/tmp_product is absorbed into DSP tmp_417_reg_135184_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_413_reg_135144_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_413_reg_135144_reg is absorbed into DSP tmp_413_reg_135144_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1327/tmp_product is absorbed into DSP tmp_413_reg_135144_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2127/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2127/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2127/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2127/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2127/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_415_reg_135164_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_415_reg_135164_reg is absorbed into DSP tmp_415_reg_135164_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1329/tmp_product is absorbed into DSP tmp_415_reg_135164_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_411_reg_135124_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_411_reg_135124_reg is absorbed into DSP tmp_411_reg_135124_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1325/tmp_product is absorbed into DSP tmp_411_reg_135124_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_410_reg_135114_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_410_reg_135114_reg is absorbed into DSP tmp_410_reg_135114_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1324/tmp_product is absorbed into DSP tmp_410_reg_135114_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_408_reg_135099_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_408_reg_135099_reg is absorbed into DSP tmp_408_reg_135099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1322/tmp_product is absorbed into DSP tmp_408_reg_135099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_414_reg_135154_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_414_reg_135154_reg is absorbed into DSP tmp_414_reg_135154_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1328/tmp_product is absorbed into DSP tmp_414_reg_135154_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_403_reg_135049_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_403_reg_135049_reg is absorbed into DSP tmp_403_reg_135049_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1317/tmp_product is absorbed into DSP tmp_403_reg_135049_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2117/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2117/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2117/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2117/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2117/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_402_reg_135039_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_402_reg_135039_reg is absorbed into DSP tmp_402_reg_135039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1316/tmp_product is absorbed into DSP tmp_402_reg_135039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_412_reg_135134_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_412_reg_135134_reg is absorbed into DSP tmp_412_reg_135134_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1326/tmp_product is absorbed into DSP tmp_412_reg_135134_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_433_reg_135339_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_433_reg_135339_reg is absorbed into DSP tmp_433_reg_135339_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1347/tmp_product is absorbed into DSP tmp_433_reg_135339_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_436_reg_135369_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_436_reg_135369_reg is absorbed into DSP tmp_436_reg_135369_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1350/tmp_product is absorbed into DSP tmp_436_reg_135369_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_431_reg_135319_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_431_reg_135319_reg is absorbed into DSP tmp_431_reg_135319_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1345/tmp_product is absorbed into DSP tmp_431_reg_135319_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_430_reg_135309_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_430_reg_135309_reg is absorbed into DSP tmp_430_reg_135309_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1344/tmp_product is absorbed into DSP tmp_430_reg_135309_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_428_reg_135294_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_428_reg_135294_reg is absorbed into DSP tmp_428_reg_135294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1342/tmp_product is absorbed into DSP tmp_428_reg_135294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_423_reg_135244_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_423_reg_135244_reg is absorbed into DSP tmp_423_reg_135244_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1337/tmp_product is absorbed into DSP tmp_423_reg_135244_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_419_reg_135204_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_419_reg_135204_reg is absorbed into DSP tmp_419_reg_135204_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1333/tmp_product is absorbed into DSP tmp_419_reg_135204_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_799_reg_135209_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_429_reg_135304_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_429_reg_135304_reg is absorbed into DSP tmp_429_reg_135304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1343/tmp_product is absorbed into DSP tmp_429_reg_135304_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_424_reg_135254_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_424_reg_135254_reg is absorbed into DSP tmp_424_reg_135254_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1338/tmp_product is absorbed into DSP tmp_424_reg_135254_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_422_reg_135234_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_422_reg_135234_reg is absorbed into DSP tmp_422_reg_135234_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1336/tmp_product is absorbed into DSP tmp_422_reg_135234_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_420_reg_135214_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_420_reg_135214_reg is absorbed into DSP tmp_420_reg_135214_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1334/tmp_product is absorbed into DSP tmp_420_reg_135214_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_432_reg_135329_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_432_reg_135329_reg is absorbed into DSP tmp_432_reg_135329_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1346/tmp_product is absorbed into DSP tmp_432_reg_135329_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_539_reg_136374_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_539_reg_136374_reg is absorbed into DSP tmp_539_reg_136374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1453/tmp_product is absorbed into DSP tmp_539_reg_136374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1027_reg_136379_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_379_reg_134814_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_379_reg_134814_reg is absorbed into DSP tmp_379_reg_134814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1293/tmp_product is absorbed into DSP tmp_379_reg_134814_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_723_reg_134819_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_359_reg_134619_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_359_reg_134619_reg is absorbed into DSP tmp_359_reg_134619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1273/tmp_product is absorbed into DSP tmp_359_reg_134619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_685_reg_134624_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_340_reg_134434_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_340_reg_134434_reg is absorbed into DSP tmp_340_reg_134434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1254/tmp_product is absorbed into DSP tmp_340_reg_134434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_341_reg_134444_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_341_reg_134444_reg is absorbed into DSP tmp_341_reg_134444_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1255/tmp_product is absorbed into DSP tmp_341_reg_134444_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_579_reg_136764_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_579_reg_136764_reg is absorbed into DSP tmp_579_reg_136764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1493/tmp_product is absorbed into DSP tmp_579_reg_136764_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1103_reg_136769_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_593_reg_136904_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_593_reg_136904_reg is absorbed into DSP tmp_593_reg_136904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1507/tmp_product is absorbed into DSP tmp_593_reg_136904_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_337_reg_134404_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_337_reg_134404_reg is absorbed into DSP tmp_337_reg_134404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1251/tmp_product is absorbed into DSP tmp_337_reg_134404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_336_reg_134394_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_336_reg_134394_reg is absorbed into DSP tmp_336_reg_134394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1250/tmp_product is absorbed into DSP tmp_336_reg_134394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_331_reg_134344_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_331_reg_134344_reg is absorbed into DSP tmp_331_reg_134344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1245/tmp_product is absorbed into DSP tmp_331_reg_134344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_329_reg_134324_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_329_reg_134324_reg is absorbed into DSP tmp_329_reg_134324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1243/tmp_product is absorbed into DSP tmp_329_reg_134324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_321_reg_134249_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_321_reg_134249_reg is absorbed into DSP tmp_321_reg_134249_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1235/tmp_product is absorbed into DSP tmp_321_reg_134249_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_319_reg_134229_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_319_reg_134229_reg is absorbed into DSP tmp_319_reg_134229_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1233/tmp_product is absorbed into DSP tmp_319_reg_134229_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_609_reg_134234_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_327_reg_134309_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_327_reg_134309_reg is absorbed into DSP tmp_327_reg_134309_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1241/tmp_product is absorbed into DSP tmp_327_reg_134309_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_324_reg_134279_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_324_reg_134279_reg is absorbed into DSP tmp_324_reg_134279_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1238/tmp_product is absorbed into DSP tmp_324_reg_134279_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_322_reg_134259_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_322_reg_134259_reg is absorbed into DSP tmp_322_reg_134259_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1236/tmp_product is absorbed into DSP tmp_322_reg_134259_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_320_reg_134239_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_320_reg_134239_reg is absorbed into DSP tmp_320_reg_134239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1234/tmp_product is absorbed into DSP tmp_320_reg_134239_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_332_reg_134354_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_332_reg_134354_reg is absorbed into DSP tmp_332_reg_134354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1246/tmp_product is absorbed into DSP tmp_332_reg_134354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_599_reg_136959_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_599_reg_136959_reg is absorbed into DSP tmp_599_reg_136959_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1513/tmp_product is absorbed into DSP tmp_599_reg_136959_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1141_reg_136964_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_614_reg_137109_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_614_reg_137109_reg is absorbed into DSP tmp_614_reg_137109_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1528/tmp_product is absorbed into DSP tmp_614_reg_137109_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2328/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2328/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2328/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2328/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2328/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_317_reg_134209_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_317_reg_134209_reg is absorbed into DSP tmp_317_reg_134209_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1231/tmp_product is absorbed into DSP tmp_317_reg_134209_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_315_reg_134189_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_315_reg_134189_reg is absorbed into DSP tmp_315_reg_134189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1229/tmp_product is absorbed into DSP tmp_315_reg_134189_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_316_reg_134199_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_316_reg_134199_reg is absorbed into DSP tmp_316_reg_134199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1230/tmp_product is absorbed into DSP tmp_316_reg_134199_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_311_reg_134149_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_311_reg_134149_reg is absorbed into DSP tmp_311_reg_134149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1225/tmp_product is absorbed into DSP tmp_311_reg_134149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_314_reg_134179_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_314_reg_134179_reg is absorbed into DSP tmp_314_reg_134179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1228/tmp_product is absorbed into DSP tmp_314_reg_134179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_306_reg_134104_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_306_reg_134104_reg is absorbed into DSP tmp_306_reg_134104_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1220/tmp_product is absorbed into DSP tmp_306_reg_134104_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_302_reg_134064_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_302_reg_134064_reg is absorbed into DSP tmp_302_reg_134064_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1216/tmp_product is absorbed into DSP tmp_302_reg_134064_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_318_reg_134219_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_318_reg_134219_reg is absorbed into DSP tmp_318_reg_134219_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1232/tmp_product is absorbed into DSP tmp_318_reg_134219_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_607_reg_134224_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_307_reg_134109_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_307_reg_134109_reg is absorbed into DSP tmp_307_reg_134109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1221/tmp_product is absorbed into DSP tmp_307_reg_134109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_585_reg_134114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_305_reg_134094_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_305_reg_134094_reg is absorbed into DSP tmp_305_reg_134094_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1219/tmp_product is absorbed into DSP tmp_305_reg_134094_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_583_reg_134099_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_297_reg_134014_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_297_reg_134014_reg is absorbed into DSP tmp_297_reg_134014_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1211/tmp_product is absorbed into DSP tmp_297_reg_134014_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_293_reg_133974_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_293_reg_133974_reg is absorbed into DSP tmp_293_reg_133974_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1207/tmp_product is absorbed into DSP tmp_293_reg_133974_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_295_reg_133994_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_295_reg_133994_reg is absorbed into DSP tmp_295_reg_133994_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1209/tmp_product is absorbed into DSP tmp_295_reg_133994_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_296_reg_134004_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_296_reg_134004_reg is absorbed into DSP tmp_296_reg_134004_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1210/tmp_product is absorbed into DSP tmp_296_reg_134004_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_283_reg_133879_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_283_reg_133879_reg is absorbed into DSP tmp_283_reg_133879_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1197/tmp_product is absorbed into DSP tmp_283_reg_133879_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_281_reg_133859_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_281_reg_133859_reg is absorbed into DSP tmp_281_reg_133859_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1195/tmp_product is absorbed into DSP tmp_281_reg_133859_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_284_reg_133889_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_284_reg_133889_reg is absorbed into DSP tmp_284_reg_133889_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1198/tmp_product is absorbed into DSP tmp_284_reg_133889_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_292_reg_133964_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_292_reg_133964_reg is absorbed into DSP tmp_292_reg_133964_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1206/tmp_product is absorbed into DSP tmp_292_reg_133964_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_83_reg_131924_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_83_reg_131924_reg is absorbed into DSP tmp_83_reg_131924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U997/tmp_product is absorbed into DSP tmp_83_reg_131924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_75_reg_131849_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_75_reg_131849_reg is absorbed into DSP tmp_75_reg_131849_reg.
DSP Report: operator mul_16s_15s_26_1_1_U989/tmp_product is absorbed into DSP tmp_75_reg_131849_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_76_reg_131859_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_76_reg_131859_reg is absorbed into DSP tmp_76_reg_131859_reg.
DSP Report: operator mul_16s_15s_26_1_1_U990/tmp_product is absorbed into DSP tmp_76_reg_131859_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_68_reg_131779_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_68_reg_131779_reg is absorbed into DSP tmp_68_reg_131779_reg.
DSP Report: operator mul_16s_15s_26_1_1_U982/tmp_product is absorbed into DSP tmp_68_reg_131779_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_70_reg_131799_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_70_reg_131799_reg is absorbed into DSP tmp_70_reg_131799_reg.
DSP Report: operator mul_16s_15s_26_1_1_U984/tmp_product is absorbed into DSP tmp_70_reg_131799_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_69_reg_131789_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_69_reg_131789_reg is absorbed into DSP tmp_69_reg_131789_reg.
DSP Report: operator mul_16s_15s_26_1_1_U983/tmp_product is absorbed into DSP tmp_69_reg_131789_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_64_reg_131739_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_64_reg_131739_reg is absorbed into DSP tmp_64_reg_131739_reg.
DSP Report: operator mul_16s_15s_26_1_1_U978/tmp_product is absorbed into DSP tmp_64_reg_131739_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_62_reg_131719_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_62_reg_131719_reg is absorbed into DSP tmp_62_reg_131719_reg.
DSP Report: operator mul_16s_15s_26_1_1_U976/tmp_product is absorbed into DSP tmp_62_reg_131719_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_65_reg_131749_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_65_reg_131749_reg is absorbed into DSP tmp_65_reg_131749_reg.
DSP Report: operator mul_16s_15s_26_1_1_U979/tmp_product is absorbed into DSP tmp_65_reg_131749_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_63_reg_131729_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_63_reg_131729_reg is absorbed into DSP tmp_63_reg_131729_reg.
DSP Report: operator mul_16s_15s_26_1_1_U977/tmp_product is absorbed into DSP tmp_63_reg_131729_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_61_reg_131709_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_61_reg_131709_reg is absorbed into DSP tmp_61_reg_131709_reg.
DSP Report: operator mul_16s_15s_26_1_1_U975/tmp_product is absorbed into DSP tmp_61_reg_131709_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_72_reg_131819_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_72_reg_131819_reg is absorbed into DSP tmp_72_reg_131819_reg.
DSP Report: operator mul_16s_15s_26_1_1_U986/tmp_product is absorbed into DSP tmp_72_reg_131819_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_57_reg_131674_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_57_reg_131674_reg is absorbed into DSP tmp_57_reg_131674_reg.
DSP Report: operator mul_16s_15s_26_1_1_U971/tmp_product is absorbed into DSP tmp_57_reg_131674_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_55_reg_131654_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_55_reg_131654_reg is absorbed into DSP tmp_55_reg_131654_reg.
DSP Report: operator mul_16s_15s_26_1_1_U969/tmp_product is absorbed into DSP tmp_55_reg_131654_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_56_reg_131664_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_56_reg_131664_reg is absorbed into DSP tmp_56_reg_131664_reg.
DSP Report: operator mul_16s_15s_26_1_1_U970/tmp_product is absorbed into DSP tmp_56_reg_131664_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_48_reg_131584_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_48_reg_131584_reg is absorbed into DSP tmp_48_reg_131584_reg.
DSP Report: operator mul_16s_15s_26_1_1_U962/tmp_product is absorbed into DSP tmp_48_reg_131584_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_44_reg_131544_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_44_reg_131544_reg is absorbed into DSP tmp_44_reg_131544_reg.
DSP Report: operator mul_16s_15s_26_1_1_U958/tmp_product is absorbed into DSP tmp_44_reg_131544_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_45_reg_131554_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_45_reg_131554_reg is absorbed into DSP tmp_45_reg_131554_reg.
DSP Report: operator mul_16s_15s_26_1_1_U959/tmp_product is absorbed into DSP tmp_45_reg_131554_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_43_reg_131534_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_43_reg_131534_reg is absorbed into DSP tmp_43_reg_131534_reg.
DSP Report: operator mul_16s_15s_26_1_1_U957/tmp_product is absorbed into DSP tmp_43_reg_131534_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_52_reg_131624_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_52_reg_131624_reg is absorbed into DSP tmp_52_reg_131624_reg.
DSP Report: operator mul_16s_15s_26_1_1_U966/tmp_product is absorbed into DSP tmp_52_reg_131624_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_37_reg_131479_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_37_reg_131479_reg is absorbed into DSP tmp_37_reg_131479_reg.
DSP Report: operator mul_16s_15s_26_1_1_U951/tmp_product is absorbed into DSP tmp_37_reg_131479_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_28_reg_131389_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_28_reg_131389_reg is absorbed into DSP tmp_28_reg_131389_reg.
DSP Report: operator mul_16s_15s_26_1_1_U942/tmp_product is absorbed into DSP tmp_28_reg_131389_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_30_reg_131409_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_30_reg_131409_reg is absorbed into DSP tmp_30_reg_131409_reg.
DSP Report: operator mul_16s_15s_26_1_1_U944/tmp_product is absorbed into DSP tmp_30_reg_131409_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_29_reg_131399_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_29_reg_131399_reg is absorbed into DSP tmp_29_reg_131399_reg.
DSP Report: operator mul_16s_15s_26_1_1_U943/tmp_product is absorbed into DSP tmp_29_reg_131399_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_24_reg_131349_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_24_reg_131349_reg is absorbed into DSP tmp_24_reg_131349_reg.
DSP Report: operator mul_16s_15s_26_1_1_U938/tmp_product is absorbed into DSP tmp_24_reg_131349_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_23_reg_131339_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_23_reg_131339_reg is absorbed into DSP tmp_23_reg_131339_reg.
DSP Report: operator mul_16s_15s_26_1_1_U937/tmp_product is absorbed into DSP tmp_23_reg_131339_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_475_reg_135749_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_475_reg_135749_reg is absorbed into DSP tmp_475_reg_135749_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1389/tmp_product is absorbed into DSP tmp_475_reg_135749_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2189/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2189/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2189/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2189/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2189/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_467_reg_135674_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_467_reg_135674_reg is absorbed into DSP tmp_467_reg_135674_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1381/tmp_product is absorbed into DSP tmp_467_reg_135674_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_471_reg_135709_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_471_reg_135709_reg is absorbed into DSP tmp_471_reg_135709_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1385/tmp_product is absorbed into DSP tmp_471_reg_135709_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_463_reg_135634_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_463_reg_135634_reg is absorbed into DSP tmp_463_reg_135634_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1377/tmp_product is absorbed into DSP tmp_463_reg_135634_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_470_reg_135704_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_470_reg_135704_reg is absorbed into DSP tmp_470_reg_135704_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1384/tmp_product is absorbed into DSP tmp_470_reg_135704_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2184/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2184/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2184/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2184/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2184/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_462_reg_135624_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_462_reg_135624_reg is absorbed into DSP tmp_462_reg_135624_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1376/tmp_product is absorbed into DSP tmp_462_reg_135624_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_460_reg_135604_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_460_reg_135604_reg is absorbed into DSP tmp_460_reg_135604_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1374/tmp_product is absorbed into DSP tmp_460_reg_135604_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_472_reg_135719_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_472_reg_135719_reg is absorbed into DSP tmp_472_reg_135719_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1386/tmp_product is absorbed into DSP tmp_472_reg_135719_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_326_reg_134299_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_326_reg_134299_reg is absorbed into DSP tmp_326_reg_134299_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1240/tmp_product is absorbed into DSP tmp_326_reg_134299_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_623_reg_134304_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_493_reg_135924_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_493_reg_135924_reg is absorbed into DSP tmp_493_reg_135924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1407/tmp_product is absorbed into DSP tmp_493_reg_135924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_490_reg_135899_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_490_reg_135899_reg is absorbed into DSP tmp_490_reg_135899_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1404/tmp_product is absorbed into DSP tmp_490_reg_135899_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_488_reg_135879_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_488_reg_135879_reg is absorbed into DSP tmp_488_reg_135879_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1402/tmp_product is absorbed into DSP tmp_488_reg_135879_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_494_reg_135934_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_494_reg_135934_reg is absorbed into DSP tmp_494_reg_135934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1408/tmp_product is absorbed into DSP tmp_494_reg_135934_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_483_reg_135829_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_483_reg_135829_reg is absorbed into DSP tmp_483_reg_135829_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1397/tmp_product is absorbed into DSP tmp_483_reg_135829_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_484_reg_135839_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_484_reg_135839_reg is absorbed into DSP tmp_484_reg_135839_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1398/tmp_product is absorbed into DSP tmp_484_reg_135839_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_498_reg_135974_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_498_reg_135974_reg is absorbed into DSP tmp_498_reg_135974_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1412/tmp_product is absorbed into DSP tmp_498_reg_135974_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_949_reg_135979_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_486_reg_135859_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_486_reg_135859_reg is absorbed into DSP tmp_486_reg_135859_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1400/tmp_product is absorbed into DSP tmp_486_reg_135859_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_927_reg_135864_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_485_reg_135849_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_485_reg_135849_reg is absorbed into DSP tmp_485_reg_135849_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1399/tmp_product is absorbed into DSP tmp_485_reg_135849_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_925_reg_135854_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_499_reg_135984_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_499_reg_135984_reg is absorbed into DSP tmp_499_reg_135984_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1413/tmp_product is absorbed into DSP tmp_499_reg_135984_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_951_reg_135989_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_511_reg_136104_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_511_reg_136104_reg is absorbed into DSP tmp_511_reg_136104_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1425/tmp_product is absorbed into DSP tmp_511_reg_136104_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2225/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2225/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2225/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2225/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2225/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_552_reg_136504_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_552_reg_136504_reg is absorbed into DSP tmp_552_reg_136504_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1466/tmp_product is absorbed into DSP tmp_552_reg_136504_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2266/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2266/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2266/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2266/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2266/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_399_reg_135009_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_399_reg_135009_reg is absorbed into DSP tmp_399_reg_135009_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1313/tmp_product is absorbed into DSP tmp_399_reg_135009_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_761_reg_135014_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_409_reg_135109_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_409_reg_135109_reg is absorbed into DSP tmp_409_reg_135109_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1323/tmp_product is absorbed into DSP tmp_409_reg_135109_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2123/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2123/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2123/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2123/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2123/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_388_reg_134904_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_388_reg_134904_reg is absorbed into DSP tmp_388_reg_134904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1302/tmp_product is absorbed into DSP tmp_388_reg_134904_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_384_reg_134864_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_384_reg_134864_reg is absorbed into DSP tmp_384_reg_134864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1298/tmp_product is absorbed into DSP tmp_384_reg_134864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_382_reg_134844_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_382_reg_134844_reg is absorbed into DSP tmp_382_reg_134844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1296/tmp_product is absorbed into DSP tmp_382_reg_134844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_398_reg_134999_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_398_reg_134999_reg is absorbed into DSP tmp_398_reg_134999_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1312/tmp_product is absorbed into DSP tmp_398_reg_134999_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_759_reg_135004_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_385_reg_134874_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_385_reg_134874_reg is absorbed into DSP tmp_385_reg_134874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1299/tmp_product is absorbed into DSP tmp_385_reg_134874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_735_reg_134879_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_368_reg_134709_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_368_reg_134709_reg is absorbed into DSP tmp_368_reg_134709_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1282/tmp_product is absorbed into DSP tmp_368_reg_134709_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_347_reg_134504_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_347_reg_134504_reg is absorbed into DSP tmp_347_reg_134504_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1261/tmp_product is absorbed into DSP tmp_347_reg_134504_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_259_reg_133644_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_259_reg_133644_reg is absorbed into DSP tmp_259_reg_133644_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1173/tmp_product is absorbed into DSP tmp_259_reg_133644_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1973/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_265_reg_133704_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_265_reg_133704_reg is absorbed into DSP tmp_265_reg_133704_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1179/tmp_product is absorbed into DSP tmp_265_reg_133704_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_239_reg_133449_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_reg_133449_reg is absorbed into DSP tmp_239_reg_133449_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1153/tmp_product is absorbed into DSP tmp_239_reg_133449_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1953/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_245_reg_133509_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_245_reg_133509_reg is absorbed into DSP tmp_245_reg_133509_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1159/tmp_product is absorbed into DSP tmp_245_reg_133509_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1959/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_219_reg_133254_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_219_reg_133254_reg is absorbed into DSP tmp_219_reg_133254_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1133/tmp_product is absorbed into DSP tmp_219_reg_133254_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_199_reg_133059_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_199_reg_133059_reg is absorbed into DSP tmp_199_reg_133059_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1113/tmp_product is absorbed into DSP tmp_199_reg_133059_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_204_reg_133109_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_204_reg_133109_reg is absorbed into DSP tmp_204_reg_133109_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1118/tmp_product is absorbed into DSP tmp_204_reg_133109_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1918/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_193_reg_132999_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_193_reg_132999_reg is absorbed into DSP tmp_193_reg_132999_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1107/tmp_product is absorbed into DSP tmp_193_reg_132999_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_188_reg_132949_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_188_reg_132949_reg is absorbed into DSP tmp_188_reg_132949_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1102/tmp_product is absorbed into DSP tmp_188_reg_132949_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_191_reg_132979_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_191_reg_132979_reg is absorbed into DSP tmp_191_reg_132979_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1105/tmp_product is absorbed into DSP tmp_191_reg_132979_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_189_reg_132959_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_189_reg_132959_reg is absorbed into DSP tmp_189_reg_132959_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1103/tmp_product is absorbed into DSP tmp_189_reg_132959_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_184_reg_132909_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_184_reg_132909_reg is absorbed into DSP tmp_184_reg_132909_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1098/tmp_product is absorbed into DSP tmp_184_reg_132909_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_179_reg_132864_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_179_reg_132864_reg is absorbed into DSP tmp_179_reg_132864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1093/tmp_product is absorbed into DSP tmp_179_reg_132864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_183_reg_132904_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_183_reg_132904_reg is absorbed into DSP tmp_183_reg_132904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1097/tmp_product is absorbed into DSP tmp_183_reg_132904_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1897/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_185_reg_132919_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_185_reg_132919_reg is absorbed into DSP tmp_185_reg_132919_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1099/tmp_product is absorbed into DSP tmp_185_reg_132919_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_192_reg_132989_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_192_reg_132989_reg is absorbed into DSP tmp_192_reg_132989_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1106/tmp_product is absorbed into DSP tmp_192_reg_132989_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_198_reg_133049_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_198_reg_133049_reg is absorbed into DSP tmp_198_reg_133049_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1112/tmp_product is absorbed into DSP tmp_198_reg_133049_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_187_reg_132939_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_187_reg_132939_reg is absorbed into DSP tmp_187_reg_132939_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1101/tmp_product is absorbed into DSP tmp_187_reg_132939_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_168_reg_132754_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_168_reg_132754_reg is absorbed into DSP tmp_168_reg_132754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1082/tmp_product is absorbed into DSP tmp_168_reg_132754_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_170_reg_132774_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_170_reg_132774_reg is absorbed into DSP tmp_170_reg_132774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1084/tmp_product is absorbed into DSP tmp_170_reg_132774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_169_reg_132764_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_169_reg_132764_reg is absorbed into DSP tmp_169_reg_132764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1083/tmp_product is absorbed into DSP tmp_169_reg_132764_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_164_reg_132714_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_164_reg_132714_reg is absorbed into DSP tmp_164_reg_132714_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1078/tmp_product is absorbed into DSP tmp_164_reg_132714_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_161_reg_132689_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_161_reg_132689_reg is absorbed into DSP tmp_161_reg_132689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1075/tmp_product is absorbed into DSP tmp_161_reg_132689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_159_reg_132669_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_159_reg_132669_reg is absorbed into DSP tmp_159_reg_132669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1073/tmp_product is absorbed into DSP tmp_159_reg_132669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_163_reg_132709_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_163_reg_132709_reg is absorbed into DSP tmp_163_reg_132709_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1077/tmp_product is absorbed into DSP tmp_163_reg_132709_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_165_reg_132724_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_165_reg_132724_reg is absorbed into DSP tmp_165_reg_132724_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1079/tmp_product is absorbed into DSP tmp_165_reg_132724_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_99_reg_132084_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_99_reg_132084_reg is absorbed into DSP tmp_99_reg_132084_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1013/tmp_product is absorbed into DSP tmp_99_reg_132084_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_191_reg_132089_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_101_reg_132104_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_101_reg_132104_reg is absorbed into DSP tmp_101_reg_132104_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1015/tmp_product is absorbed into DSP tmp_101_reg_132104_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_79_reg_131889_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_79_reg_131889_reg is absorbed into DSP tmp_79_reg_131889_reg.
DSP Report: operator mul_16s_15s_26_1_1_U993/tmp_product is absorbed into DSP tmp_79_reg_131889_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_153_reg_131894_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_81_reg_131909_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_81_reg_131909_reg is absorbed into DSP tmp_81_reg_131909_reg.
DSP Report: operator mul_16s_14s_26_1_1_U995/tmp_product is absorbed into DSP tmp_81_reg_131909_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_59_reg_131694_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_59_reg_131694_reg is absorbed into DSP tmp_59_reg_131694_reg.
DSP Report: operator mul_16s_15s_26_1_1_U973/tmp_product is absorbed into DSP tmp_59_reg_131694_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_60_reg_131704_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_60_reg_131704_reg is absorbed into DSP tmp_60_reg_131704_reg.
DSP Report: operator mul_16s_15s_26_1_1_U974/tmp_product is absorbed into DSP tmp_60_reg_131704_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_39_reg_131499_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_39_reg_131499_reg is absorbed into DSP tmp_39_reg_131499_reg.
DSP Report: operator mul_16s_15s_26_1_1_U953/tmp_product is absorbed into DSP tmp_39_reg_131499_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_40_reg_131509_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_40_reg_131509_reg is absorbed into DSP tmp_40_reg_131509_reg.
DSP Report: operator mul_16s_14s_26_1_1_U954/tmp_product is absorbed into DSP tmp_40_reg_131509_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_20_reg_131309_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_20_reg_131309_reg is absorbed into DSP tmp_20_reg_131309_reg.
DSP Report: operator mul_16s_15s_26_1_1_U934/tmp_product is absorbed into DSP tmp_20_reg_131309_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_19_reg_131304_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_19_reg_131304_reg is absorbed into DSP tmp_19_reg_131304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U933/tmp_product is absorbed into DSP tmp_19_reg_131304_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_2_reg_131114_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_2_reg_131114_reg is absorbed into DSP tmp_2_reg_131114_reg.
DSP Report: operator mul_16s_15s_26_1_1_U914/tmp_product is absorbed into DSP tmp_2_reg_131114_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_reg_131109_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_reg_131109_reg is absorbed into DSP tmp_reg_131109_reg.
DSP Report: operator mul_16s_14s_26_1_1_U913/tmp_product is absorbed into DSP tmp_reg_131109_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_776_reg_138689_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_776_reg_138689_reg is absorbed into DSP tmp_776_reg_138689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1690/tmp_product is absorbed into DSP tmp_776_reg_138689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_774_reg_138669_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_774_reg_138669_reg is absorbed into DSP tmp_774_reg_138669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1688/tmp_product is absorbed into DSP tmp_774_reg_138669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_775_reg_138679_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_775_reg_138679_reg is absorbed into DSP tmp_775_reg_138679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1689/tmp_product is absorbed into DSP tmp_775_reg_138679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_770_reg_138629_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_770_reg_138629_reg is absorbed into DSP tmp_770_reg_138629_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1684/tmp_product is absorbed into DSP tmp_770_reg_138629_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_769_reg_138619_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_769_reg_138619_reg is absorbed into DSP tmp_769_reg_138619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1683/tmp_product is absorbed into DSP tmp_769_reg_138619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_763_reg_138559_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_763_reg_138559_reg is absorbed into DSP tmp_763_reg_138559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1677/tmp_product is absorbed into DSP tmp_763_reg_138559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_778_reg_138709_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_778_reg_138709_reg is absorbed into DSP tmp_778_reg_138709_reg.
DSP Report: operator mul_16s_14s_26_1_1_U1692/tmp_product is absorbed into DSP tmp_778_reg_138709_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2492/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2492/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2492/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2492/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2492/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_764_reg_138569_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_764_reg_138569_reg is absorbed into DSP tmp_764_reg_138569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1678/tmp_product is absorbed into DSP tmp_764_reg_138569_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_762_reg_138549_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_762_reg_138549_reg is absorbed into DSP tmp_762_reg_138549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1676/tmp_product is absorbed into DSP tmp_762_reg_138549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_771_reg_138639_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_771_reg_138639_reg is absorbed into DSP tmp_771_reg_138639_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1685/tmp_product is absorbed into DSP tmp_771_reg_138639_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_796_reg_138884_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_796_reg_138884_reg is absorbed into DSP tmp_796_reg_138884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1710/tmp_product is absorbed into DSP tmp_796_reg_138884_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_792_reg_138844_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_792_reg_138844_reg is absorbed into DSP tmp_792_reg_138844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1706/tmp_product is absorbed into DSP tmp_792_reg_138844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_794_reg_138864_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_794_reg_138864_reg is absorbed into DSP tmp_794_reg_138864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1708/tmp_product is absorbed into DSP tmp_794_reg_138864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_795_reg_138874_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_795_reg_138874_reg is absorbed into DSP tmp_795_reg_138874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1709/tmp_product is absorbed into DSP tmp_795_reg_138874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_787_reg_138794_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_787_reg_138794_reg is absorbed into DSP tmp_787_reg_138794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1701/tmp_product is absorbed into DSP tmp_787_reg_138794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_790_reg_138824_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_790_reg_138824_reg is absorbed into DSP tmp_790_reg_138824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1704/tmp_product is absorbed into DSP tmp_790_reg_138824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_789_reg_138814_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_789_reg_138814_reg is absorbed into DSP tmp_789_reg_138814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1703/tmp_product is absorbed into DSP tmp_789_reg_138814_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_788_reg_138804_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_788_reg_138804_reg is absorbed into DSP tmp_788_reg_138804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1702/tmp_product is absorbed into DSP tmp_788_reg_138804_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_793_reg_138854_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_793_reg_138854_reg is absorbed into DSP tmp_793_reg_138854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1707/tmp_product is absorbed into DSP tmp_793_reg_138854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_783_reg_138754_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_783_reg_138754_reg is absorbed into DSP tmp_783_reg_138754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1697/tmp_product is absorbed into DSP tmp_783_reg_138754_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_779_reg_138714_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_779_reg_138714_reg is absorbed into DSP tmp_779_reg_138714_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1693/tmp_product is absorbed into DSP tmp_779_reg_138714_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1483_reg_138719_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_798_reg_138904_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_798_reg_138904_reg is absorbed into DSP tmp_798_reg_138904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1712/tmp_product is absorbed into DSP tmp_798_reg_138904_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U2512/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2512/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2512/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U2512/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U2512/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_784_reg_138764_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_784_reg_138764_reg is absorbed into DSP tmp_784_reg_138764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1698/tmp_product is absorbed into DSP tmp_784_reg_138764_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_780_reg_138724_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_780_reg_138724_reg is absorbed into DSP tmp_780_reg_138724_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1694/tmp_product is absorbed into DSP tmp_780_reg_138724_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_791_reg_138834_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_791_reg_138834_reg is absorbed into DSP tmp_791_reg_138834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1705/tmp_product is absorbed into DSP tmp_791_reg_138834_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_797_reg_138894_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_797_reg_138894_reg is absorbed into DSP tmp_797_reg_138894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1711/tmp_product is absorbed into DSP tmp_797_reg_138894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1519_reg_138899_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_785_reg_138774_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_785_reg_138774_reg is absorbed into DSP tmp_785_reg_138774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1699/tmp_product is absorbed into DSP tmp_785_reg_138774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1495_reg_138779_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O335[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O335[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O338[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O338[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O341[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O341[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O344[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O344[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:02:45 . Memory (MB): peak = 4581.676 ; gain = 2149.605 ; free physical = 117537 ; free virtual = 431315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom314     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom314     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom315     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom315     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom316     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom316     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom317     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom317     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom318     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom318     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom319     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom319     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom320     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom320     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom321     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom321     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom322     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom322     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom323     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom323     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom324     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom324     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom325     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom325     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom326     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom326     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom327     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom327     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom328     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom328     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom329     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom329     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom330     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom330     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom331     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom331     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom332     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom332     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom333     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom333     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom334     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom334     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom335     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom335     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom336     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom336     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom337     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom337     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom338     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom338     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom339     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom339     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom340     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom340     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom341     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom341     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom342     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom342     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom343     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom343     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom344     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom344     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom345     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom345     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom346     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom346     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom347     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom347     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom348     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom348     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom349     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom349     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom350     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom350     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom351     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom351     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom352     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom352     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom353     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom353     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom354     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom354     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom355     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom355     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom356     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom356     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom357     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom357     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom358     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom358     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom359     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom359     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom360     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom360     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom361     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom361     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom362     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom362     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom363     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom363     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom364     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom364     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom365     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom365     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom366     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom366     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom367     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom367     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom368     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom368     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom369     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom369     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom370     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom370     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom371     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom371     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom372     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom372     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom373     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom373     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom374     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom374     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom375     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom375     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom376     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom376     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom377     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom377     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom378     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom378     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom379     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s_w2_ROM_AUTbkb | rom379     | 32x15         | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:02:55 . Memory (MB): peak = 4581.676 ; gain = 2149.605 ; free physical = 117404 ; free virtual = 431314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q644_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q644_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q658_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q658_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q667_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q667_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q681_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q681_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q863_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q863_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q612_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q612_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q704_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q704_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q472_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q472_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q633_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q633_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q380_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q380_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q771_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q771_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q483_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q483_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q25_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q25_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q27_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q27_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q36_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q36_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q47_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q47_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q53_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q53_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q56_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q56_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q182_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q182_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q207_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q207_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q229_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q229_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q252_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q252_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q275_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q275_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q280_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q280_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q282_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q282_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q289_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q289_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q291_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q291_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q293_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q293_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q297_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q297_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q300_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q300_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q311_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q311_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q313_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q313_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q316_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q316_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q335_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q335_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q343_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q343_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q345_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q345_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q350_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q350_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q353_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q353_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q357_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q357_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q359_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q359_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q361_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0i_8/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q361_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:06 ; elapsed = 00:03:10 . Memory (MB): peak = 4642.758 ; gain = 2210.688 ; free physical = 117075 ; free virtual = 430998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:38 ; elapsed = 00:03:42 . Memory (MB): peak = 4967.117 ; gain = 2535.047 ; free physical = 116539 ; free virtual = 430643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:38 ; elapsed = 00:03:43 . Memory (MB): peak = 4967.117 ; gain = 2535.047 ; free physical = 116535 ; free virtual = 430639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:55 ; elapsed = 00:04:00 . Memory (MB): peak = 4967.117 ; gain = 2535.047 ; free physical = 116559 ; free virtual = 430663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:01 ; elapsed = 00:04:06 . Memory (MB): peak = 4967.117 ; gain = 2535.047 ; free physical = 116538 ; free virtual = 430642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:03 ; elapsed = 00:04:08 . Memory (MB): peak = 4967.117 ; gain = 2535.047 ; free physical = 116563 ; free virtual = 430667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:05 ; elapsed = 00:04:11 . Memory (MB): peak = 4967.117 ; gain = 2535.047 ; free physical = 116565 ; free virtual = 430669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB1 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB4 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB3 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B)'    | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s__GB5 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  1750|
|3     |DSP48E2         |    31|
|4     |DSP_ALU         |  2369|
|5     |DSP_A_B_DATA    |  2369|
|6     |DSP_C_DATA      |  2369|
|7     |DSP_MULTIPLIER  |  2369|
|8     |DSP_M_DATA      |  2369|
|9     |DSP_OUTPUT      |  2369|
|10    |DSP_PREADD      |  2369|
|11    |DSP_PREADD_DATA |  2369|
|12    |LUT1            |   202|
|13    |LUT2            |  5839|
|14    |LUT3            | 16076|
|15    |LUT4            | 27354|
|16    |LUT5            |  3849|
|17    |LUT6            | 32133|
|18    |MUXF7           |  7010|
|19    |RAMB18E2        |   185|
|20    |FDRE            | 14444|
|21    |FDSE            |   543|
|22    |IBUF            |  1604|
|23    |OBUF            |   683|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                              |Module                                                                                                                                                                       |Cells  |
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                   |                                                                                                                                                                             | 130656|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                                 |    640|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w16_d2_S                                                                                                                                                      |     62|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2738                                                                                                                                        |     53|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w16_d2_S_0                                                                                                                                                    |     61|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2737                                                                                                                                        |     52|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w16_d2_S_1                                                                                                                                                    |     62|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2736                                                                                                                                        |     53|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w16_d2_S_2                                                                                                                                                    |     62|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2735                                                                                                                                        |     52|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w16_d2_S_3                                                                                                                                                    |     62|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2734                                                                                                                                        |     53|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w16_d2_S_4                                                                                                                                                    |     65|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2733                                                                                                                                        |     52|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w16_d2_S_5                                                                                                                                                    |     62|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2732                                                                                                                                        |     53|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w16_d2_S_6                                                                                                                                                    |     62|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2731                                                                                                                                        |     52|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w16_d2_S_7                                                                                                                                                    |     62|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2730                                                                                                                                        |     53|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w16_d2_S_8                                                                                                                                                    |     61|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2729                                                                                                                                        |     52|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w16_d2_S_9                                                                                                                                                    |     64|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2728                                                                                                                                        |     52|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w16_d2_S_10                                                                                                                                                   |     63|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2727                                                                                                                                        |     53|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w16_d2_S_11                                                                                                                                                   |     63|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2726                                                                                                                                        |     52|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w16_d2_S_12                                                                                                                                                   |     62|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2725                                                                                                                                        |     53|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w16_d2_S_13                                                                                                                                                   |     61|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2724                                                                                                                                        |     52|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w16_d2_S_14                                                                                                                                                   |     63|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2723                                                                                                                                        |     53|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w16_d2_S_15                                                                                                                                                   |     61|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2722                                                                                                                                        |     52|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w16_d2_S_16                                                                                                                                                   |     62|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2721                                                                                                                                        |     53|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w16_d2_S_17                                                                                                                                                   |     64|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2720                                                                                                                                        |     52|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w16_d2_S_18                                                                                                                                                   |     63|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2719                                                                                                                                        |     53|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w16_d2_S_19                                                                                                                                                   |     61|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2718                                                                                                                                        |     52|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w16_d2_S_20                                                                                                                                                   |     62|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2717                                                                                                                                        |     53|
|47    |  sparse_arr_feat_conv1_out_30_U                                      |hls_dummy_fifo_w16_d2_S_21                                                                                                                                                   |     62|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2716                                                                                                                                        |     53|
|49    |  sparse_arr_feat_conv1_out_31_U                                      |hls_dummy_fifo_w16_d2_S_22                                                                                                                                                   |     62|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2715                                                                                                                                        |     52|
|51    |  sparse_arr_feat_conv1_out_32_U                                      |hls_dummy_fifo_w16_d2_S_23                                                                                                                                                   |     62|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2714                                                                                                                                        |     53|
|53    |  sparse_arr_feat_conv1_out_33_U                                      |hls_dummy_fifo_w16_d2_S_24                                                                                                                                                   |     64|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2713                                                                                                                                        |     52|
|55    |  sparse_arr_feat_conv1_out_34_U                                      |hls_dummy_fifo_w16_d2_S_25                                                                                                                                                   |     62|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2712                                                                                                                                        |     53|
|57    |  sparse_arr_feat_conv1_out_35_U                                      |hls_dummy_fifo_w16_d2_S_26                                                                                                                                                   |     62|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2711                                                                                                                                        |     52|
|59    |  sparse_arr_feat_conv1_out_36_U                                      |hls_dummy_fifo_w16_d2_S_27                                                                                                                                                   |     62|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2710                                                                                                                                        |     53|
|61    |  sparse_arr_feat_conv1_out_37_U                                      |hls_dummy_fifo_w16_d2_S_28                                                                                                                                                   |     61|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2709                                                                                                                                        |     52|
|63    |  sparse_arr_feat_conv1_out_38_U                                      |hls_dummy_fifo_w16_d2_S_29                                                                                                                                                   |     62|
|64    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2708                                                                                                                                        |     53|
|65    |  sparse_arr_feat_conv1_out_39_U                                      |hls_dummy_fifo_w16_d2_S_30                                                                                                                                                   |     63|
|66    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2707                                                                                                                                        |     52|
|67    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w16_d2_S_31                                                                                                                                                   |     61|
|68    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2706                                                                                                                                        |     52|
|69    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w16_d2_S_32                                                                                                                                                   |     62|
|70    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2705                                                                                                                                        |     53|
|71    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w16_d2_S_33                                                                                                                                                   |     61|
|72    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2704                                                                                                                                        |     52|
|73    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w16_d2_S_34                                                                                                                                                   |     62|
|74    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2703                                                                                                                                        |     53|
|75    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w16_d2_S_35                                                                                                                                                   |     64|
|76    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2702                                                                                                                                        |     52|
|77    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w16_d2_S_36                                                                                                                                                   |     62|
|78    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2701                                                                                                                                        |     53|
|79    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w16_d2_S_37                                                                                                                                                   |     61|
|80    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2700                                                                                                                                        |     52|
|81    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w16_d2_S_38                                                                                                                                                   |     62|
|82    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2699                                                                                                                                        |     53|
|83    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w16_d2_S_39                                                                                                                                                   |     74|
|84    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2698                                                                                                                                        |     65|
|85    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w16_d2_S_40                                                                                                                                                   |     75|
|86    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2697                                                                                                                                        |     65|
|87    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w16_d2_S_41                                                                                                                                                   |     74|
|88    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2696                                                                                                                                        |     65|
|89    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w16_d2_S_42                                                                                                                                                   |     75|
|90    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2695                                                                                                                                        |     65|
|91    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w16_d2_S_43                                                                                                                                                   |     74|
|92    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2694                                                                                                                                        |     65|
|93    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w16_d2_S_44                                                                                                                                                   |     76|
|94    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2693                                                                                                                                        |     65|
|95    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w16_d2_S_45                                                                                                                                                   |     74|
|96    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2692                                                                                                                                        |     65|
|97    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w16_d2_S_46                                                                                                                                                   |     78|
|98    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2691                                                                                                                                        |     65|
|99    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w16_d2_S_47                                                                                                                                                   |     74|
|100   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2690                                                                                                                                        |     65|
|101   |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w16_d2_S_48                                                                                                                                                   |     74|
|102   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2689                                                                                                                                        |     65|
|103   |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w16_d2_S_49                                                                                                                                                   |     75|
|104   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2688                                                                                                                                        |     65|
|105   |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w16_d2_S_50                                                                                                                                                   |     75|
|106   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2687                                                                                                                                        |     65|
|107   |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w16_d2_S_51                                                                                                                                                   |     75|
|108   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2686                                                                                                                                        |     65|
|109   |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w16_d2_S_52                                                                                                                                                   |     74|
|110   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2685                                                                                                                                        |     65|
|111   |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w16_d2_S_53                                                                                                                                                   |     75|
|112   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2684                                                                                                                                        |     65|
|113   |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w16_d2_S_54                                                                                                                                                   |     75|
|114   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2683                                                                                                                                        |     65|
|115   |  sparse_arr_feat_conv2_out_25_U                                      |hls_dummy_fifo_w16_d2_S_55                                                                                                                                                   |     74|
|116   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2682                                                                                                                                        |     65|
|117   |  sparse_arr_feat_conv2_out_26_U                                      |hls_dummy_fifo_w16_d2_S_56                                                                                                                                                   |     74|
|118   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2681                                                                                                                                        |     65|
|119   |  sparse_arr_feat_conv2_out_27_U                                      |hls_dummy_fifo_w16_d2_S_57                                                                                                                                                   |     75|
|120   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2680                                                                                                                                        |     65|
|121   |  sparse_arr_feat_conv2_out_28_U                                      |hls_dummy_fifo_w16_d2_S_58                                                                                                                                                   |     75|
|122   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2679                                                                                                                                        |     65|
|123   |  sparse_arr_feat_conv2_out_29_U                                      |hls_dummy_fifo_w16_d2_S_59                                                                                                                                                   |     75|
|124   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2678                                                                                                                                        |     65|
|125   |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w16_d2_S_60                                                                                                                                                   |     74|
|126   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2677                                                                                                                                        |     65|
|127   |  sparse_arr_feat_conv2_out_30_U                                      |hls_dummy_fifo_w16_d2_S_61                                                                                                                                                   |     74|
|128   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2676                                                                                                                                        |     65|
|129   |  sparse_arr_feat_conv2_out_31_U                                      |hls_dummy_fifo_w16_d2_S_62                                                                                                                                                   |     75|
|130   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2675                                                                                                                                        |     65|
|131   |  sparse_arr_feat_conv2_out_32_U                                      |hls_dummy_fifo_w16_d2_S_63                                                                                                                                                   |     74|
|132   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2674                                                                                                                                        |     65|
|133   |  sparse_arr_feat_conv2_out_33_U                                      |hls_dummy_fifo_w16_d2_S_64                                                                                                                                                   |     76|
|134   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2673                                                                                                                                        |     65|
|135   |  sparse_arr_feat_conv2_out_34_U                                      |hls_dummy_fifo_w16_d2_S_65                                                                                                                                                   |     74|
|136   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2672                                                                                                                                        |     65|
|137   |  sparse_arr_feat_conv2_out_35_U                                      |hls_dummy_fifo_w16_d2_S_66                                                                                                                                                   |     76|
|138   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2671                                                                                                                                        |     65|
|139   |  sparse_arr_feat_conv2_out_36_U                                      |hls_dummy_fifo_w16_d2_S_67                                                                                                                                                   |     74|
|140   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2670                                                                                                                                        |     65|
|141   |  sparse_arr_feat_conv2_out_37_U                                      |hls_dummy_fifo_w16_d2_S_68                                                                                                                                                   |     74|
|142   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2669                                                                                                                                        |     65|
|143   |  sparse_arr_feat_conv2_out_38_U                                      |hls_dummy_fifo_w16_d2_S_69                                                                                                                                                   |     74|
|144   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2668                                                                                                                                        |     65|
|145   |  sparse_arr_feat_conv2_out_39_U                                      |hls_dummy_fifo_w16_d2_S_70                                                                                                                                                   |     75|
|146   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2667                                                                                                                                        |     65|
|147   |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w16_d2_S_71                                                                                                                                                   |     75|
|148   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2666                                                                                                                                        |     65|
|149   |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w16_d2_S_72                                                                                                                                                   |     74|
|150   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2665                                                                                                                                        |     65|
|151   |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w16_d2_S_73                                                                                                                                                   |     75|
|152   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2664                                                                                                                                        |     65|
|153   |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w16_d2_S_74                                                                                                                                                   |     74|
|154   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2663                                                                                                                                        |     65|
|155   |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w16_d2_S_75                                                                                                                                                   |     75|
|156   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2662                                                                                                                                        |     65|
|157   |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w16_d2_S_76                                                                                                                                                   |     74|
|158   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2661                                                                                                                                        |     65|
|159   |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w16_d2_S_77                                                                                                                                                   |     75|
|160   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2660                                                                                                                                        |     65|
|161   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w16_d2_S_78                                                                                                                                                   |     74|
|162   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2659                                                                                                                                        |     65|
|163   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w16_d2_S_79                                                                                                                                                   |     57|
|164   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2658                                                                                                                                        |     48|
|165   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w16_d2_S_80                                                                                                                                                   |     58|
|166   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2657                                                                                                                                        |     48|
|167   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w16_d2_S_81                                                                                                                                                   |     57|
|168   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2656                                                                                                                                        |     48|
|169   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w16_d2_S_82                                                                                                                                                   |     58|
|170   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2655                                                                                                                                        |     48|
|171   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w16_d2_S_83                                                                                                                                                   |     58|
|172   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2654                                                                                                                                        |     48|
|173   |  sparse_arr_feat_reduce_out_15_U                                     |hls_dummy_fifo_w16_d2_S_84                                                                                                                                                   |     57|
|174   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2653                                                                                                                                        |     48|
|175   |  sparse_arr_feat_reduce_out_16_U                                     |hls_dummy_fifo_w16_d2_S_85                                                                                                                                                   |     57|
|176   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2652                                                                                                                                        |     48|
|177   |  sparse_arr_feat_reduce_out_17_U                                     |hls_dummy_fifo_w16_d2_S_86                                                                                                                                                   |     57|
|178   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2651                                                                                                                                        |     48|
|179   |  sparse_arr_feat_reduce_out_18_U                                     |hls_dummy_fifo_w16_d2_S_87                                                                                                                                                   |     58|
|180   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2650                                                                                                                                        |     48|
|181   |  sparse_arr_feat_reduce_out_19_U                                     |hls_dummy_fifo_w16_d2_S_88                                                                                                                                                   |     59|
|182   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2649                                                                                                                                        |     48|
|183   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w16_d2_S_89                                                                                                                                                   |     58|
|184   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2648                                                                                                                                        |     48|
|185   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w16_d2_S_90                                                                                                                                                   |     57|
|186   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2647                                                                                                                                        |     48|
|187   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w16_d2_S_91                                                                                                                                                   |     57|
|188   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2646                                                                                                                                        |     48|
|189   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w16_d2_S_92                                                                                                                                                   |     57|
|190   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2645                                                                                                                                        |     48|
|191   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w16_d2_S_93                                                                                                                                                   |     57|
|192   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2644                                                                                                                                        |     48|
|193   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w16_d2_S_94                                                                                                                                                   |     57|
|194   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2643                                                                                                                                        |     48|
|195   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w16_d2_S_95                                                                                                                                                   |     61|
|196   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2642                                                                                                                                        |     48|
|197   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w16_d2_S_96                                                                                                                                                   |     57|
|198   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2641                                                                                                                                        |     48|
|199   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w16_d2_S_97                                                                                                                                                   |     57|
|200   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2640                                                                                                                                        |     48|
|201   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w16_d2_S_98                                                                                                                                                   |     57|
|202   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg                                                                                                                                             |     48|
|203   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                       |    196|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2639                                                                                                                                         |    187|
|205   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_99                                                                                                                                                    |     25|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2638                                                                                                                                         |     16|
|207   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_100                                                                                                                                                   |    239|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2637                                                                                                                                         |    229|
|209   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_101                                                                                                                                                   |     29|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2636                                                                                                                                         |     18|
|211   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_102                                                                                                                                                   |    193|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2635                                                                                                                                         |    184|
|213   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_103                                                                                                                                                   |     25|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2634                                                                                                                                         |     16|
|215   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_104                                                                                                                                                   |    231|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2633                                                                                                                                         |    222|
|217   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_105                                                                                                                                                   |     27|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2632                                                                                                                                         |     18|
|219   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_106                                                                                                                                                   |    197|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2631                                                                                                                                         |    188|
|221   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_107                                                                                                                                                   |     26|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2630                                                                                                                                         |     17|
|223   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_108                                                                                                                                                   |    239|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2629                                                                                                                                         |    230|
|225   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_109                                                                                                                                                   |     27|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2628                                                                                                                                         |     18|
|227   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_110                                                                                                                                                   |    200|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2627                                                                                                                                         |    191|
|229   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_111                                                                                                                                                   |     26|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2626                                                                                                                                         |     17|
|231   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_112                                                                                                                                                   |    231|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2625                                                                                                                                         |    221|
|233   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_113                                                                                                                                                   |     28|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2624                                                                                                                                         |     18|
|235   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_114                                                                                                                                                   |    182|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2623                                                                                                                                         |    173|
|237   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_115                                                                                                                                                   |     26|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2622                                                                                                                                         |     17|
|239   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_116                                                                                                                                                   |    216|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2621                                                                                                                                         |    207|
|241   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_117                                                                                                                                                   |     27|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2620                                                                                                                                         |     18|
|243   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_118                                                                                                                                                   |    226|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2619                                                                                                                                         |    217|
|245   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_119                                                                                                                                                   |     28|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2618                                                                                                                                         |     18|
|247   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_120                                                                                                                                                   |    195|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2617                                                                                                                                         |    186|
|249   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_121                                                                                                                                                   |     27|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2616                                                                                                                                         |     18|
|251   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_122                                                                                                                                                   |    219|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2615                                                                                                                                         |    210|
|253   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_123                                                                                                                                                   |     26|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2614                                                                                                                                         |     17|
|255   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_124                                                                                                                                                   |    243|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2613                                                                                                                                         |    234|
|257   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_125                                                                                                                                                   |     25|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2612                                                                                                                                         |     16|
|259   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_126                                                                                                                                                   |    220|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2611                                                                                                                                         |    210|
|261   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_127                                                                                                                                                   |     27|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2610                                                                                                                                         |     17|
|263   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_128                                                                                                                                                   |    203|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2609                                                                                                                                         |    194|
|265   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_129                                                                                                                                                   |     26|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2608                                                                                                                                         |     17|
|267   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_130                                                                                                                                                   |    235|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2607                                                                                                                                         |    226|
|269   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_131                                                                                                                                                   |     27|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2606                                                                                                                                         |     18|
|271   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_132                                                                                                                                                   |    205|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2605                                                                                                                                         |    196|
|273   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_133                                                                                                                                                   |     28|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2604                                                                                                                                         |     19|
|275   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_134                                                                                                                                                   |    234|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2603                                                                                                                                         |    225|
|277   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_135                                                                                                                                                   |     27|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2602                                                                                                                                         |     18|
|279   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_136                                                                                                                                                   |    202|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2601                                                                                                                                         |    193|
|281   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_137                                                                                                                                                   |     25|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2600                                                                                                                                         |     16|
|283   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_138                                                                                                                                                   |    238|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2599                                                                                                                                         |    228|
|285   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_139                                                                                                                                                   |     27|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2598                                                                                                                                         |     17|
|287   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_140                                                                                                                                                   |    189|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2597                                                                                                                                         |    180|
|289   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_141                                                                                                                                                   |     25|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2596                                                                                                                                         |     16|
|291   |  sparse_arr_hash_reduce_out_30_c42_channel_U                         |hls_dummy_fifo_w4_d2_S_142                                                                                                                                                   |    207|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2595                                                                                                                                         |    198|
|293   |  sparse_arr_hash_reduce_out_30_c_U                                   |hls_dummy_fifo_w4_d2_S_143                                                                                                                                                   |     25|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2594                                                                                                                                         |     16|
|295   |  sparse_arr_hash_reduce_out_31_c43_channel_U                         |hls_dummy_fifo_w4_d2_S_144                                                                                                                                                   |    229|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2593                                                                                                                                         |    220|
|297   |  sparse_arr_hash_reduce_out_31_c_U                                   |hls_dummy_fifo_w4_d2_S_145                                                                                                                                                   |     27|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2592                                                                                                                                         |     18|
|299   |  sparse_arr_hash_reduce_out_32_c44_channel_U                         |hls_dummy_fifo_w4_d2_S_146                                                                                                                                                   |    194|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2591                                                                                                                                         |    185|
|301   |  sparse_arr_hash_reduce_out_32_c_U                                   |hls_dummy_fifo_w4_d2_S_147                                                                                                                                                   |     26|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2590                                                                                                                                         |     17|
|303   |  sparse_arr_hash_reduce_out_33_c45_channel_U                         |hls_dummy_fifo_w4_d2_S_148                                                                                                                                                   |    217|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2589                                                                                                                                         |    208|
|305   |  sparse_arr_hash_reduce_out_33_c_U                                   |hls_dummy_fifo_w4_d2_S_149                                                                                                                                                   |     27|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2588                                                                                                                                         |     18|
|307   |  sparse_arr_hash_reduce_out_34_c46_channel_U                         |hls_dummy_fifo_w4_d2_S_150                                                                                                                                                   |    197|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2587                                                                                                                                         |    188|
|309   |  sparse_arr_hash_reduce_out_34_c_U                                   |hls_dummy_fifo_w4_d2_S_151                                                                                                                                                   |     25|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2586                                                                                                                                         |     16|
|311   |  sparse_arr_hash_reduce_out_35_c47_channel_U                         |hls_dummy_fifo_w4_d2_S_152                                                                                                                                                   |    223|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2585                                                                                                                                         |    212|
|313   |  sparse_arr_hash_reduce_out_35_c_U                                   |hls_dummy_fifo_w4_d2_S_153                                                                                                                                                   |     27|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2584                                                                                                                                         |     17|
|315   |  sparse_arr_hash_reduce_out_36_c48_channel_U                         |hls_dummy_fifo_w4_d2_S_154                                                                                                                                                   |    185|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2583                                                                                                                                         |    176|
|317   |  sparse_arr_hash_reduce_out_36_c_U                                   |hls_dummy_fifo_w4_d2_S_155                                                                                                                                                   |     26|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2582                                                                                                                                         |     17|
|319   |  sparse_arr_hash_reduce_out_37_c49_channel_U                         |hls_dummy_fifo_w4_d2_S_156                                                                                                                                                   |    195|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2581                                                                                                                                         |    186|
|321   |  sparse_arr_hash_reduce_out_37_c_U                                   |hls_dummy_fifo_w4_d2_S_157                                                                                                                                                   |     26|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2580                                                                                                                                         |     17|
|323   |  sparse_arr_hash_reduce_out_38_c50_channel_U                         |hls_dummy_fifo_w4_d2_S_158                                                                                                                                                   |    200|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2579                                                                                                                                         |    191|
|325   |  sparse_arr_hash_reduce_out_38_c_U                                   |hls_dummy_fifo_w4_d2_S_159                                                                                                                                                   |     27|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2578                                                                                                                                         |     18|
|327   |  sparse_arr_hash_reduce_out_39_c51_channel_U                         |hls_dummy_fifo_w4_d2_S_160                                                                                                                                                   |    223|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2577                                                                                                                                         |    214|
|329   |  sparse_arr_hash_reduce_out_39_c_U                                   |hls_dummy_fifo_w4_d2_S_161                                                                                                                                                   |     27|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2576                                                                                                                                         |     18|
|331   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_162                                                                                                                                                   |    221|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2575                                                                                                                                         |    212|
|333   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_163                                                                                                                                                   |     27|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2574                                                                                                                                         |     18|
|335   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_164                                                                                                                                                   |    199|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2573                                                                                                                                         |    190|
|337   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_165                                                                                                                                                   |     26|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2572                                                                                                                                         |     17|
|339   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_166                                                                                                                                                   |    212|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2571                                                                                                                                         |    202|
|341   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_167                                                                                                                                                   |     27|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2570                                                                                                                                         |     18|
|343   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_168                                                                                                                                                   |    206|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2569                                                                                                                                         |    197|
|345   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_169                                                                                                                                                   |     26|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2568                                                                                                                                         |     17|
|347   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_170                                                                                                                                                   |    231|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2567                                                                                                                                         |    222|
|349   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_171                                                                                                                                                   |     27|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2566                                                                                                                                         |     18|
|351   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_172                                                                                                                                                   |    191|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2565                                                                                                                                         |    182|
|353   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_173                                                                                                                                                   |     28|
|354   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2564                                                                                                                                         |     19|
|355   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_174                                                                                                                                                   |    223|
|356   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2563                                                                                                                                         |    214|
|357   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_175                                                                                                                                                   |     26|
|358   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2562                                                                                                                                         |     17|
|359   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_176                                                                                                                                                   |    196|
|360   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2561                                                                                                                                         |    187|
|361   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_177                                                                                                                                                   |     26|
|362   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                              |     17|
|363   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_s                                                                                                 |  36033|
|364   |    select_ln134_857_reg_86294_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_1509_reg_88179_reg_funnel__4                                                               |      8|
|365   |    select_ln134_862_reg_86304_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_1509_reg_88179_reg_funnel__1                                                               |      8|
|366   |    select_ln134_843_reg_86249_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_1509_reg_88179_reg_funnel__5                                                               |      8|
|367   |    select_ln134_838_reg_86239_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_1509_reg_88179_reg_funnel__3                                                               |      8|
|368   |    select_ln134_1509_reg_88179_reg                                   |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_1509_reg_88179_reg_funnel                                                                  |      8|
|369   |    select_ln134_802_reg_86134_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/select_ln134_1509_reg_88179_reg_funnel__2                                                               |      8|
|370   |    select_ln134_821_reg_86189_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__180   |      8|
|371   |    select_ln134_783_reg_86079_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__237   |      8|
|372   |    select_ln134_764_reg_86024_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__91    |      8|
|373   |    mul_16s_15ns_26_1_1_U10                                           |hls_dummy_mul_16s_15ns_26_1_1                                                                                                                                                |     19|
|374   |    mul_16s_15ns_26_1_1_U133                                          |hls_dummy_mul_16s_15ns_26_1_1_1772                                                                                                                                           |     19|
|375   |    mul_16s_15ns_26_1_1_U174                                          |hls_dummy_mul_16s_15ns_26_1_1_1773                                                                                                                                           |     19|
|376   |    mul_16s_15ns_26_1_1_U215                                          |hls_dummy_mul_16s_15ns_26_1_1_1774                                                                                                                                           |     19|
|377   |    mul_16s_15ns_26_1_1_U256                                          |hls_dummy_mul_16s_15ns_26_1_1_1775                                                                                                                                           |     26|
|378   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U276/tmp_product_funnel__4                                                           |      8|
|379   |    mul_16s_15ns_26_1_1_U297                                          |hls_dummy_mul_16s_15ns_26_1_1_1776                                                                                                                                           |     19|
|380   |    mul_16s_15ns_26_1_1_U338                                          |hls_dummy_mul_16s_15ns_26_1_1_1777                                                                                                                                           |     19|
|381   |    mul_16s_15ns_26_1_1_U379                                          |hls_dummy_mul_16s_15ns_26_1_1_1778                                                                                                                                           |     19|
|382   |    mul_16s_15ns_26_1_1_U420                                          |hls_dummy_mul_16s_15ns_26_1_1_1779                                                                                                                                           |     19|
|383   |    mul_16s_15ns_26_1_1_U461                                          |hls_dummy_mul_16s_15ns_26_1_1_1780                                                                                                                                           |     19|
|384   |    mul_16s_15ns_26_1_1_U502                                          |hls_dummy_mul_16s_15ns_26_1_1_1781                                                                                                                                           |     19|
|385   |    mul_16s_15ns_26_1_1_U51                                           |hls_dummy_mul_16s_15ns_26_1_1_1782                                                                                                                                           |     19|
|386   |    mul_16s_15ns_26_1_1_U543                                          |hls_dummy_mul_16s_15ns_26_1_1_1783                                                                                                                                           |     19|
|387   |    mul_16s_15ns_26_1_1_U584                                          |hls_dummy_mul_16s_15ns_26_1_1_1784                                                                                                                                           |     19|
|388   |    mul_16s_15ns_26_1_1_U625                                          |hls_dummy_mul_16s_15ns_26_1_1_1785                                                                                                                                           |     19|
|389   |    mul_16s_15ns_26_1_1_U666                                          |hls_dummy_mul_16s_15ns_26_1_1_1786                                                                                                                                           |     19|
|390   |    mul_16s_15ns_26_1_1_U707                                          |hls_dummy_mul_16s_15ns_26_1_1_1787                                                                                                                                           |     19|
|391   |    mul_16s_15ns_26_1_1_U748                                          |hls_dummy_mul_16s_15ns_26_1_1_1788                                                                                                                                           |     26|
|392   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U637/tmp_product_funnel__65                                                          |      8|
|393   |    mul_16s_15ns_26_1_1_U789                                          |hls_dummy_mul_16s_15ns_26_1_1_1789                                                                                                                                           |     26|
|394   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U276/tmp_product_funnel__1                                                           |      8|
|395   |    mul_16s_15ns_26_1_1_U92                                           |hls_dummy_mul_16s_15ns_26_1_1_1790                                                                                                                                           |     19|
|396   |    mul_16s_15s_26_1_1_U100                                           |hls_dummy_mul_16s_15s_26_1_1                                                                                                                                                 |     41|
|397   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__83                                                          |      8|
|398   |    mul_16s_15s_26_1_1_U101                                           |hls_dummy_mul_16s_15s_26_1_1_1791                                                                                                                                            |      9|
|399   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__165                                                         |      8|
|400   |    mul_16s_15s_26_1_1_U102                                           |hls_dummy_mul_16s_15s_26_1_1_1792                                                                                                                                            |     52|
|401   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__169                                                         |      8|
|402   |    mul_16s_15s_26_1_1_U103                                           |hls_dummy_mul_16s_15s_26_1_1_1793                                                                                                                                            |     11|
|403   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__298                                                         |      8|
|404   |    mul_16s_15s_26_1_1_U104                                           |hls_dummy_mul_16s_15s_26_1_1_1794                                                                                                                                            |     52|
|405   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__116                                                         |      8|
|406   |    mul_16s_15s_26_1_1_U105                                           |hls_dummy_mul_16s_15s_26_1_1_1795                                                                                                                                            |     11|
|407   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__194                                                         |      8|
|408   |    mul_16s_15s_26_1_1_U106                                           |hls_dummy_mul_16s_15s_26_1_1_1796                                                                                                                                            |      9|
|409   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__50                                                          |      8|
|410   |    mul_16s_15s_26_1_1_U107                                           |hls_dummy_mul_16s_15s_26_1_1_1797                                                                                                                                            |     10|
|411   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__62                                                          |      8|
|412   |    mul_16s_15s_26_1_1_U108                                           |hls_dummy_mul_16s_15s_26_1_1_1798                                                                                                                                            |     96|
|413   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__136                                                         |      8|
|414   |    mul_16s_15s_26_1_1_U109                                           |hls_dummy_mul_16s_15s_26_1_1_1799                                                                                                                                            |     52|
|415   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__76                                                          |      8|
|416   |    mul_16s_15s_26_1_1_U11                                            |hls_dummy_mul_16s_15s_26_1_1_1800                                                                                                                                            |      8|
|417   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__42                                                          |      8|
|418   |    mul_16s_15s_26_1_1_U110                                           |hls_dummy_mul_16s_15s_26_1_1_1801                                                                                                                                            |      8|
|419   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__380                                                         |      8|
|420   |    mul_16s_15s_26_1_1_U111                                           |hls_dummy_mul_16s_15s_26_1_1_1802                                                                                                                                            |     11|
|421   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__178                                                         |      8|
|422   |    mul_16s_15s_26_1_1_U112                                           |hls_dummy_mul_16s_15s_26_1_1_1803                                                                                                                                            |     26|
|423   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U637/tmp_product_funnel__84                                                          |      8|
|424   |    mul_16s_15s_26_1_1_U113                                           |hls_dummy_mul_16s_15s_26_1_1_1804                                                                                                                                            |      9|
|425   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__262                                                         |      8|
|426   |    mul_16s_15s_26_1_1_U115                                           |hls_dummy_mul_16s_15s_26_1_1_1805                                                                                                                                            |     52|
|427   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__362                                                         |      8|
|428   |    mul_16s_15s_26_1_1_U116                                           |hls_dummy_mul_16s_15s_26_1_1_1806                                                                                                                                            |     41|
|429   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__197                                                         |      8|
|430   |    mul_16s_15s_26_1_1_U117                                           |hls_dummy_mul_16s_15s_26_1_1_1807                                                                                                                                            |     11|
|431   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__164                                                         |      8|
|432   |    mul_16s_15s_26_1_1_U118                                           |hls_dummy_mul_16s_15s_26_1_1_1808                                                                                                                                            |      9|
|433   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__292                                                         |      8|
|434   |    mul_16s_15s_26_1_1_U12                                            |hls_dummy_mul_16s_15s_26_1_1_1809                                                                                                                                            |     11|
|435   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__376                                                         |      8|
|436   |    mul_16s_15s_26_1_1_U120                                           |hls_dummy_mul_16s_15s_26_1_1_1810                                                                                                                                            |     40|
|437   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__154                                                         |      8|
|438   |    mul_16s_15s_26_1_1_U121                                           |hls_dummy_mul_16s_15s_26_1_1_1811                                                                                                                                            |      9|
|439   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__123                                                         |      8|
|440   |    mul_16s_15s_26_1_1_U122                                           |hls_dummy_mul_16s_15s_26_1_1_1812                                                                                                                                            |     52|
|441   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__167                                                         |      8|
|442   |    mul_16s_15s_26_1_1_U123                                           |hls_dummy_mul_16s_15s_26_1_1_1813                                                                                                                                            |     11|
|443   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__63                                                          |      8|
|444   |    mul_16s_15s_26_1_1_U124                                           |hls_dummy_mul_16s_15s_26_1_1_1814                                                                                                                                            |     52|
|445   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__171                                                         |      8|
|446   |    mul_16s_15s_26_1_1_U125                                           |hls_dummy_mul_16s_15s_26_1_1_1815                                                                                                                                            |     11|
|447   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__1                                                           |      8|
|448   |    mul_16s_15s_26_1_1_U126                                           |hls_dummy_mul_16s_15s_26_1_1_1816                                                                                                                                            |      9|
|449   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__65                                                          |      8|
|450   |    mul_16s_15s_26_1_1_U127                                           |hls_dummy_mul_16s_15s_26_1_1_1817                                                                                                                                            |      9|
|451   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__13                                                          |      8|
|452   |    mul_16s_15s_26_1_1_U128                                           |hls_dummy_mul_16s_15s_26_1_1_1818                                                                                                                                            |     94|
|453   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__65                                                          |      8|
|454   |    mul_16s_15s_26_1_1_U129                                           |hls_dummy_mul_16s_15s_26_1_1_1819                                                                                                                                            |     52|
|455   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__126                                                         |      8|
|456   |    mul_16s_15s_26_1_1_U13                                            |hls_dummy_mul_16s_15s_26_1_1_1820                                                                                                                                            |      9|
|457   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__215                                                         |      8|
|458   |    mul_16s_15s_26_1_1_U130                                           |hls_dummy_mul_16s_15s_26_1_1_1821                                                                                                                                            |      8|
|459   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__345                                                         |      8|
|460   |    mul_16s_15s_26_1_1_U131                                           |hls_dummy_mul_16s_15s_26_1_1_1822                                                                                                                                            |     11|
|461   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__357                                                         |      8|
|462   |    mul_16s_15s_26_1_1_U132                                           |hls_dummy_mul_16s_15s_26_1_1_1823                                                                                                                                            |      9|
|463   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__320                                                         |      8|
|464   |    mul_16s_15s_26_1_1_U134                                           |hls_dummy_mul_16s_15s_26_1_1_1824                                                                                                                                            |     95|
|465   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__160                                                         |      8|
|466   |    mul_16s_15s_26_1_1_U135                                           |hls_dummy_mul_16s_15s_26_1_1_1825                                                                                                                                            |     52|
|467   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__217                                                         |      8|
|468   |    mul_16s_15s_26_1_1_U136                                           |hls_dummy_mul_16s_15s_26_1_1_1826                                                                                                                                            |     10|
|469   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__33                                                          |      8|
|470   |    mul_16s_15s_26_1_1_U137                                           |hls_dummy_mul_16s_15s_26_1_1_1827                                                                                                                                            |     11|
|471   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__383                                                         |      8|
|472   |    mul_16s_15s_26_1_1_U138                                           |hls_dummy_mul_16s_15s_26_1_1_1828                                                                                                                                            |      9|
|473   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__327                                                         |      8|
|474   |    mul_16s_15s_26_1_1_U139                                           |hls_dummy_mul_16s_15s_26_1_1_1829                                                                                                                                            |     41|
|475   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__77                                                          |      8|
|476   |    mul_16s_15s_26_1_1_U14                                            |hls_dummy_mul_16s_15s_26_1_1_1830                                                                                                                                            |     83|
|477   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__22                                                          |      8|
|478   |    mul_16s_15s_26_1_1_U140                                           |hls_dummy_mul_16s_15s_26_1_1_1831                                                                                                                                            |     10|
|479   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__55                                                          |      8|
|480   |    mul_16s_15s_26_1_1_U141                                           |hls_dummy_mul_16s_15s_26_1_1_1832                                                                                                                                            |      9|
|481   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__40                                                          |      8|
|482   |    mul_16s_15s_26_1_1_U142                                           |hls_dummy_mul_16s_15s_26_1_1_1833                                                                                                                                            |     52|
|483   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__62                                                          |      8|
|484   |    mul_16s_15s_26_1_1_U143                                           |hls_dummy_mul_16s_15s_26_1_1_1834                                                                                                                                            |     11|
|485   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__43                                                          |      8|
|486   |    mul_16s_15s_26_1_1_U144                                           |hls_dummy_mul_16s_15s_26_1_1_1835                                                                                                                                            |     52|
|487   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__88                                                          |      8|
|488   |    mul_16s_15s_26_1_1_U145                                           |hls_dummy_mul_16s_15s_26_1_1_1836                                                                                                                                            |     11|
|489   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__385                                                         |      8|
|490   |    mul_16s_15s_26_1_1_U146                                           |hls_dummy_mul_16s_15s_26_1_1_1837                                                                                                                                            |      9|
|491   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__30                                                          |      8|
|492   |    mul_16s_15s_26_1_1_U147                                           |hls_dummy_mul_16s_15s_26_1_1_1838                                                                                                                                            |     40|
|493   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__107                                                         |      8|
|494   |    mul_16s_15s_26_1_1_U148                                           |hls_dummy_mul_16s_15s_26_1_1_1839                                                                                                                                            |     10|
|495   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__140                                                         |      8|
|496   |    mul_16s_15s_26_1_1_U149                                           |hls_dummy_mul_16s_15s_26_1_1_1840                                                                                                                                            |     52|
|497   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__87                                                          |      8|
|498   |    mul_16s_15s_26_1_1_U15                                            |hls_dummy_mul_16s_15s_26_1_1_1841                                                                                                                                            |     52|
|499   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__111                                                         |      8|
|500   |    mul_16s_15s_26_1_1_U150                                           |hls_dummy_mul_16s_15s_26_1_1_1842                                                                                                                                            |      8|
|501   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__5                                                           |      8|
|502   |    mul_16s_15s_26_1_1_U151                                           |hls_dummy_mul_16s_15s_26_1_1_1843                                                                                                                                            |     11|
|503   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__335                                                         |      8|
|504   |    mul_16s_15s_26_1_1_U152                                           |hls_dummy_mul_16s_15s_26_1_1_1844                                                                                                                                            |      9|
|505   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__93                                                          |      8|
|506   |    mul_16s_15s_26_1_1_U153                                           |hls_dummy_mul_16s_15s_26_1_1_1845                                                                                                                                            |     19|
|507   |    mul_16s_15s_26_1_1_U154                                           |hls_dummy_mul_16s_15s_26_1_1_1846                                                                                                                                            |     97|
|508   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__113                                                         |      8|
|509   |    mul_16s_15s_26_1_1_U155                                           |hls_dummy_mul_16s_15s_26_1_1_1847                                                                                                                                            |     52|
|510   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__162                                                         |      8|
|511   |    mul_16s_15s_26_1_1_U156                                           |hls_dummy_mul_16s_15s_26_1_1_1848                                                                                                                                            |      9|
|512   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__16                                                          |      8|
|513   |    mul_16s_15s_26_1_1_U157                                           |hls_dummy_mul_16s_15s_26_1_1_1849                                                                                                                                            |     11|
|514   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__348                                                         |      8|
|515   |    mul_16s_15s_26_1_1_U158                                           |hls_dummy_mul_16s_15s_26_1_1_1850                                                                                                                                            |      9|
|516   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel                                                              |      8|
|517   |    mul_16s_15s_26_1_1_U159                                           |hls_dummy_mul_16s_15s_26_1_1_1851                                                                                                                                            |     40|
|518   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__116                                                         |      8|
|519   |    mul_16s_15s_26_1_1_U160                                           |hls_dummy_mul_16s_15s_26_1_1_1852                                                                                                                                            |      9|
|520   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__204                                                         |      8|
|521   |    mul_16s_15s_26_1_1_U161                                           |hls_dummy_mul_16s_15s_26_1_1_1853                                                                                                                                            |      9|
|522   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__375                                                         |      8|
|523   |    mul_16s_15s_26_1_1_U162                                           |hls_dummy_mul_16s_15s_26_1_1_1854                                                                                                                                            |     52|
|524   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__233                                                         |      8|
|525   |    mul_16s_15s_26_1_1_U163                                           |hls_dummy_mul_16s_15s_26_1_1_1855                                                                                                                                            |     11|
|526   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__39                                                          |      8|
|527   |    mul_16s_15s_26_1_1_U164                                           |hls_dummy_mul_16s_15s_26_1_1_1856                                                                                                                                            |     52|
|528   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__148                                                         |      8|
|529   |    mul_16s_15s_26_1_1_U165                                           |hls_dummy_mul_16s_15s_26_1_1_1857                                                                                                                                            |     11|
|530   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__45                                                          |      8|
|531   |    mul_16s_15s_26_1_1_U166                                           |hls_dummy_mul_16s_15s_26_1_1_1858                                                                                                                                            |      9|
|532   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__277                                                         |      8|
|533   |    mul_16s_15s_26_1_1_U167                                           |hls_dummy_mul_16s_15s_26_1_1_1859                                                                                                                                            |     39|
|534   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__28                                                          |      8|
|535   |    mul_16s_15s_26_1_1_U168                                           |hls_dummy_mul_16s_15s_26_1_1_1860                                                                                                                                            |      9|
|536   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__179                                                         |      8|
|537   |    mul_16s_15s_26_1_1_U169                                           |hls_dummy_mul_16s_15s_26_1_1_1861                                                                                                                                            |     52|
|538   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__49                                                          |      8|
|539   |    mul_16s_15s_26_1_1_U17                                            |hls_dummy_mul_16s_15s_26_1_1_1862                                                                                                                                            |     11|
|540   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__4                                                           |      8|
|541   |    mul_16s_15s_26_1_1_U170                                           |hls_dummy_mul_16s_15s_26_1_1_1863                                                                                                                                            |      8|
|542   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__283                                                         |      8|
|543   |    mul_16s_15s_26_1_1_U171                                           |hls_dummy_mul_16s_15s_26_1_1_1864                                                                                                                                            |     11|
|544   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__136                                                         |      8|
|545   |    mul_16s_15s_26_1_1_U172                                           |hls_dummy_mul_16s_15s_26_1_1_1865                                                                                                                                            |      9|
|546   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__20                                                          |      8|
|547   |    mul_16s_15s_26_1_1_U173                                           |hls_dummy_mul_16s_15s_26_1_1_1866                                                                                                                                            |      9|
|548   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__56                                                          |      8|
|549   |    mul_16s_15s_26_1_1_U175                                           |hls_dummy_mul_16s_15s_26_1_1_1867                                                                                                                                            |     52|
|550   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__350                                                         |      8|
|551   |    mul_16s_15s_26_1_1_U176                                           |hls_dummy_mul_16s_15s_26_1_1_1868                                                                                                                                            |     40|
|552   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__129                                                         |      8|
|553   |    mul_16s_15s_26_1_1_U177                                           |hls_dummy_mul_16s_15s_26_1_1_1869                                                                                                                                            |     11|
|554   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__231                                                         |      8|
|555   |    mul_16s_15s_26_1_1_U178                                           |hls_dummy_mul_16s_15s_26_1_1_1870                                                                                                                                            |      9|
|556   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__289                                                         |      8|
|557   |    mul_16s_15s_26_1_1_U179                                           |hls_dummy_mul_16s_15s_26_1_1_1871                                                                                                                                            |     39|
|558   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__104                                                         |      8|
|559   |    mul_16s_15s_26_1_1_U18                                            |hls_dummy_mul_16s_15s_26_1_1_1872                                                                                                                                            |      9|
|560   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__308                                                         |      8|
|561   |    mul_16s_15s_26_1_1_U180                                           |hls_dummy_mul_16s_15s_26_1_1_1873                                                                                                                                            |      9|
|562   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__181                                                         |      8|
|563   |    mul_16s_15s_26_1_1_U181                                           |hls_dummy_mul_16s_15s_26_1_1_1874                                                                                                                                            |      9|
|564   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__16                                                          |      8|
|565   |    mul_16s_15s_26_1_1_U182                                           |hls_dummy_mul_16s_15s_26_1_1_1875                                                                                                                                            |     52|
|566   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__29                                                          |      8|
|567   |    mul_16s_15s_26_1_1_U183                                           |hls_dummy_mul_16s_15s_26_1_1_1876                                                                                                                                            |     11|
|568   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__111                                                         |      8|
|569   |    mul_16s_15s_26_1_1_U184                                           |hls_dummy_mul_16s_15s_26_1_1_1877                                                                                                                                            |     52|
|570   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__108                                                         |      8|
|571   |    mul_16s_15s_26_1_1_U185                                           |hls_dummy_mul_16s_15s_26_1_1_1878                                                                                                                                            |     11|
|572   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__90                                                          |      8|
|573   |    mul_16s_15s_26_1_1_U186                                           |hls_dummy_mul_16s_15s_26_1_1_1879                                                                                                                                            |      9|
|574   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__95                                                          |      8|
|575   |    mul_16s_15s_26_1_1_U187                                           |hls_dummy_mul_16s_15s_26_1_1_1880                                                                                                                                            |      9|
|576   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__84                                                          |      8|
|577   |    mul_16s_15s_26_1_1_U188                                           |hls_dummy_mul_16s_15s_26_1_1_1881                                                                                                                                            |     94|
|578   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__25                                                          |      8|
|579   |    mul_16s_15s_26_1_1_U189                                           |hls_dummy_mul_16s_15s_26_1_1_1882                                                                                                                                            |     52|
|580   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__341                                                         |      8|
|581   |    mul_16s_15s_26_1_1_U19                                            |hls_dummy_mul_16s_15s_26_1_1_1883                                                                                                                                            |     40|
|582   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__59                                                          |      8|
|583   |    mul_16s_15s_26_1_1_U190                                           |hls_dummy_mul_16s_15s_26_1_1_1884                                                                                                                                            |      8|
|584   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__288                                                         |      8|
|585   |    mul_16s_15s_26_1_1_U191                                           |hls_dummy_mul_16s_15s_26_1_1_1885                                                                                                                                            |     11|
|586   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__364                                                         |      8|
|587   |    mul_16s_15s_26_1_1_U192                                           |hls_dummy_mul_16s_15s_26_1_1_1886                                                                                                                                            |      9|
|588   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__296                                                         |      8|
|589   |    mul_16s_15s_26_1_1_U193                                           |hls_dummy_mul_16s_15s_26_1_1_1887                                                                                                                                            |     68|
|590   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__137                                                         |      8|
|591   |    mul_16s_15s_26_1_1_U194                                           |hls_dummy_mul_16s_15s_26_1_1_1888                                                                                                                                            |     26|
|592   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U637/tmp_product_funnel__85                                                          |      8|
|593   |    mul_16s_15s_26_1_1_U195                                           |hls_dummy_mul_16s_15s_26_1_1_1889                                                                                                                                            |     52|
|594   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__234                                                         |      8|
|595   |    mul_16s_15s_26_1_1_U196                                           |hls_dummy_mul_16s_15s_26_1_1_1890                                                                                                                                            |     24|
|596   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__171                                                         |      8|
|597   |    mul_16s_15s_26_1_1_U197                                           |hls_dummy_mul_16s_15s_26_1_1_1891                                                                                                                                            |     11|
|598   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__336                                                         |      8|
|599   |    mul_16s_15s_26_1_1_U198                                           |hls_dummy_mul_16s_15s_26_1_1_1892                                                                                                                                            |      9|
|600   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__246                                                         |      8|
|601   |    mul_16s_15s_26_1_1_U199                                           |hls_dummy_mul_16s_15s_26_1_1_1893                                                                                                                                            |     42|
|602   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__45                                                          |      8|
|603   |    mul_16s_15s_26_1_1_U20                                            |hls_dummy_mul_16s_15s_26_1_1_1894                                                                                                                                            |     23|
|604   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__115                                                         |      8|
|605   |    mul_16s_15s_26_1_1_U200                                           |hls_dummy_mul_16s_15s_26_1_1_1895                                                                                                                                            |     24|
|606   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__111                                                         |      8|
|607   |    mul_16s_15s_26_1_1_U201                                           |hls_dummy_mul_16s_15s_26_1_1_1896                                                                                                                                            |      9|
|608   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__8                                                           |      8|
|609   |    mul_16s_15s_26_1_1_U202                                           |hls_dummy_mul_16s_15s_26_1_1_1897                                                                                                                                            |     52|
|610   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__36                                                          |      8|
|611   |    mul_16s_15s_26_1_1_U203                                           |hls_dummy_mul_16s_15s_26_1_1_1898                                                                                                                                            |     11|
|612   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__110                                                         |      8|
|613   |    mul_16s_15s_26_1_1_U204                                           |hls_dummy_mul_16s_15s_26_1_1_1899                                                                                                                                            |     52|
|614   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__52                                                          |      8|
|615   |    mul_16s_15s_26_1_1_U205                                           |hls_dummy_mul_16s_15s_26_1_1_1900                                                                                                                                            |     11|
|616   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__5                                                           |      8|
|617   |    mul_16s_15s_26_1_1_U206                                           |hls_dummy_mul_16s_15s_26_1_1_1901                                                                                                                                            |      9|
|618   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__118                                                         |      8|
|619   |    mul_16s_15s_26_1_1_U207                                           |hls_dummy_mul_16s_15s_26_1_1_1902                                                                                                                                            |     26|
|620   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__203                                                         |      8|
|621   |    mul_16s_15s_26_1_1_U208                                           |hls_dummy_mul_16s_15s_26_1_1_1903                                                                                                                                            |     24|
|622   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__40                                                          |      8|
|623   |    mul_16s_15s_26_1_1_U209                                           |hls_dummy_mul_16s_15s_26_1_1_1904                                                                                                                                            |     52|
|624   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__201                                                         |      8|
|625   |    mul_16s_15s_26_1_1_U21                                            |hls_dummy_mul_16s_15s_26_1_1_1905                                                                                                                                            |      9|
|626   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__96                                                          |      8|
|627   |    mul_16s_15s_26_1_1_U210                                           |hls_dummy_mul_16s_15s_26_1_1_1906                                                                                                                                            |      8|
|628   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__237                                                         |      8|
|629   |    mul_16s_15s_26_1_1_U211                                           |hls_dummy_mul_16s_15s_26_1_1_1907                                                                                                                                            |     11|
|630   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__170                                                         |      8|
|631   |    mul_16s_15s_26_1_1_U212                                           |hls_dummy_mul_16s_15s_26_1_1_1908                                                                                                                                            |      9|
|632   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__216                                                         |      8|
|633   |    mul_16s_15s_26_1_1_U213                                           |hls_dummy_mul_16s_15s_26_1_1_1909                                                                                                                                            |     70|
|634   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__162                                                         |      8|
|635   |    mul_16s_15s_26_1_1_U214                                           |hls_dummy_mul_16s_15s_26_1_1_1910                                                                                                                                            |     52|
|636   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__256                                                         |      8|
|637   |    mul_16s_15s_26_1_1_U216                                           |hls_dummy_mul_16s_15s_26_1_1_1911                                                                                                                                            |     23|
|638   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__189                                                         |      8|
|639   |    mul_16s_15s_26_1_1_U217                                           |hls_dummy_mul_16s_15s_26_1_1_1912                                                                                                                                            |     11|
|640   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__218                                                         |      8|
|641   |    mul_16s_15s_26_1_1_U218                                           |hls_dummy_mul_16s_15s_26_1_1_1913                                                                                                                                            |      9|
|642   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__305                                                         |      8|
|643   |    mul_16s_15s_26_1_1_U219                                           |hls_dummy_mul_16s_15s_26_1_1_1914                                                                                                                                            |     40|
|644   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__26                                                          |      8|
|645   |    mul_16s_15s_26_1_1_U22                                            |hls_dummy_mul_16s_15s_26_1_1_1915                                                                                                                                            |     52|
|646   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__163                                                         |      8|
|647   |    mul_16s_15s_26_1_1_U220                                           |hls_dummy_mul_16s_15s_26_1_1_1916                                                                                                                                            |     24|
|648   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__3                                                           |      8|
|649   |    mul_16s_15s_26_1_1_U221                                           |hls_dummy_mul_16s_15s_26_1_1_1917                                                                                                                                            |      9|
|650   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__134                                                         |      8|
|651   |    mul_16s_15s_26_1_1_U222                                           |hls_dummy_mul_16s_15s_26_1_1_1918                                                                                                                                            |     52|
|652   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__182                                                         |      8|
|653   |    mul_16s_15s_26_1_1_U223                                           |hls_dummy_mul_16s_15s_26_1_1_1919                                                                                                                                            |     11|
|654   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__82                                                          |      8|
|655   |    mul_16s_15s_26_1_1_U224                                           |hls_dummy_mul_16s_15s_26_1_1_1920                                                                                                                                            |     52|
|656   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__369                                                         |      8|
|657   |    mul_16s_15s_26_1_1_U225                                           |hls_dummy_mul_16s_15s_26_1_1_1921                                                                                                                                            |     11|
|658   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__269                                                         |      8|
|659   |    mul_16s_15s_26_1_1_U226                                           |hls_dummy_mul_16s_15s_26_1_1_1922                                                                                                                                            |      9|
|660   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__319                                                         |      8|
|661   |    mul_16s_15s_26_1_1_U227                                           |hls_dummy_mul_16s_15s_26_1_1_1923                                                                                                                                            |     27|
|662   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__49                                                          |      8|
|663   |    mul_16s_15s_26_1_1_U228                                           |hls_dummy_mul_16s_15s_26_1_1_1924                                                                                                                                            |     23|
|664   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__71                                                          |      8|
|665   |    mul_16s_15s_26_1_1_U229                                           |hls_dummy_mul_16s_15s_26_1_1_1925                                                                                                                                            |     52|
|666   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__358                                                         |      8|
|667   |    mul_16s_15s_26_1_1_U23                                            |hls_dummy_mul_16s_15s_26_1_1_1926                                                                                                                                            |     11|
|668   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__18                                                          |      8|
|669   |    mul_16s_15s_26_1_1_U230                                           |hls_dummy_mul_16s_15s_26_1_1_1927                                                                                                                                            |      8|
|670   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__122                                                         |      8|
|671   |    mul_16s_15s_26_1_1_U231                                           |hls_dummy_mul_16s_15s_26_1_1_1928                                                                                                                                            |     11|
|672   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__2                                                           |      8|
|673   |    mul_16s_15s_26_1_1_U232                                           |hls_dummy_mul_16s_15s_26_1_1_1929                                                                                                                                            |      9|
|674   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__51                                                          |      8|
|675   |    mul_16s_15s_26_1_1_U233                                           |hls_dummy_mul_16s_15s_26_1_1_1930                                                                                                                                            |     70|
|676   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__191                                                         |      8|
|677   |    mul_16s_15s_26_1_1_U234                                           |hls_dummy_mul_16s_15s_26_1_1_1931                                                                                                                                            |     52|
|678   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__108                                                         |      8|
|679   |    mul_16s_15s_26_1_1_U235                                           |hls_dummy_mul_16s_15s_26_1_1_1932                                                                                                                                            |     19|
|680   |    mul_16s_15s_26_1_1_U236                                           |hls_dummy_mul_16s_15s_26_1_1_1933                                                                                                                                            |     22|
|681   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__100                                                         |      8|
|682   |    mul_16s_15s_26_1_1_U237                                           |hls_dummy_mul_16s_15s_26_1_1_1934                                                                                                                                            |     11|
|683   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__149                                                         |      8|
|684   |    mul_16s_15s_26_1_1_U238                                           |hls_dummy_mul_16s_15s_26_1_1_1935                                                                                                                                            |      9|
|685   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__329                                                         |      8|
|686   |    mul_16s_15s_26_1_1_U239                                           |hls_dummy_mul_16s_15s_26_1_1_1936                                                                                                                                            |     39|
|687   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__209                                                         |      8|
|688   |    mul_16s_15s_26_1_1_U24                                            |hls_dummy_mul_16s_15s_26_1_1_1937                                                                                                                                            |     52|
|689   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__224                                                         |      8|
|690   |    mul_16s_15s_26_1_1_U240                                           |hls_dummy_mul_16s_15s_26_1_1_1938                                                                                                                                            |     23|
|691   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__187                                                         |      8|
|692   |    mul_16s_15s_26_1_1_U241                                           |hls_dummy_mul_16s_15s_26_1_1_1939                                                                                                                                            |      9|
|693   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__220                                                         |      8|
|694   |    mul_16s_15s_26_1_1_U242                                           |hls_dummy_mul_16s_15s_26_1_1_1940                                                                                                                                            |     52|
|695   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__260                                                         |      8|
|696   |    mul_16s_15s_26_1_1_U243                                           |hls_dummy_mul_16s_15s_26_1_1_1941                                                                                                                                            |     11|
|697   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__77                                                          |      8|
|698   |    mul_16s_15s_26_1_1_U244                                           |hls_dummy_mul_16s_15s_26_1_1_1942                                                                                                                                            |     52|
|699   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__287                                                         |      8|
|700   |    mul_16s_15s_26_1_1_U245                                           |hls_dummy_mul_16s_15s_26_1_1_1943                                                                                                                                            |     11|
|701   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__202                                                         |      8|
|702   |    mul_16s_15s_26_1_1_U246                                           |hls_dummy_mul_16s_15s_26_1_1_1944                                                                                                                                            |      9|
|703   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__248                                                         |      8|
|704   |    mul_16s_15s_26_1_1_U247                                           |hls_dummy_mul_16s_15s_26_1_1_1945                                                                                                                                            |     26|
|705   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__9                                                           |      8|
|706   |    mul_16s_15s_26_1_1_U248                                           |hls_dummy_mul_16s_15s_26_1_1_1946                                                                                                                                            |     22|
|707   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__34                                                          |      8|
|708   |    mul_16s_15s_26_1_1_U249                                           |hls_dummy_mul_16s_15s_26_1_1_1947                                                                                                                                            |     52|
|709   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__387                                                         |      8|
|710   |    mul_16s_15s_26_1_1_U25                                            |hls_dummy_mul_16s_15s_26_1_1_1948                                                                                                                                            |     11|
|711   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__132                                                         |      8|
|712   |    mul_16s_15s_26_1_1_U250                                           |hls_dummy_mul_16s_15s_26_1_1_1949                                                                                                                                            |      8|
|713   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__19                                                          |      8|
|714   |    mul_16s_15s_26_1_1_U251                                           |hls_dummy_mul_16s_15s_26_1_1_1950                                                                                                                                            |     11|
|715   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__29                                                          |      8|
|716   |    mul_16s_15s_26_1_1_U252                                           |hls_dummy_mul_16s_15s_26_1_1_1951                                                                                                                                            |      9|
|717   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__324                                                         |      8|
|718   |    mul_16s_15s_26_1_1_U253                                           |hls_dummy_mul_16s_15s_26_1_1_1952                                                                                                                                            |      9|
|719   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__3                                                           |      8|
|720   |    mul_16s_15s_26_1_1_U254                                           |hls_dummy_mul_16s_15s_26_1_1_1953                                                                                                                                            |     52|
|721   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__294                                                         |      8|
|722   |    mul_16s_15s_26_1_1_U255                                           |hls_dummy_mul_16s_15s_26_1_1_1954                                                                                                                                            |     40|
|723   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__8                                                           |      8|
|724   |    mul_16s_15s_26_1_1_U257                                           |hls_dummy_mul_16s_15s_26_1_1_1955                                                                                                                                            |     11|
|725   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__96                                                          |      8|
|726   |    mul_16s_15s_26_1_1_U258                                           |hls_dummy_mul_16s_15s_26_1_1_1956                                                                                                                                            |      9|
|727   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__121                                                         |      8|
|728   |    mul_16s_15s_26_1_1_U259                                           |hls_dummy_mul_16s_15s_26_1_1_1957                                                                                                                                            |     39|
|729   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__13                                                          |      8|
|730   |    mul_16s_15s_26_1_1_U26                                            |hls_dummy_mul_16s_15s_26_1_1_1958                                                                                                                                            |      9|
|731   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__181                                                         |      8|
|732   |    mul_16s_15s_26_1_1_U260                                           |hls_dummy_mul_16s_15s_26_1_1_1959                                                                                                                                            |      9|
|733   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__1                                                           |      8|
|734   |    mul_16s_15s_26_1_1_U261                                           |hls_dummy_mul_16s_15s_26_1_1_1960                                                                                                                                            |      9|
|735   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__51                                                          |      8|
|736   |    mul_16s_15s_26_1_1_U262                                           |hls_dummy_mul_16s_15s_26_1_1_1961                                                                                                                                            |     52|
|737   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__32                                                          |      8|
|738   |    mul_16s_15s_26_1_1_U263                                           |hls_dummy_mul_16s_15s_26_1_1_1962                                                                                                                                            |     11|
|739   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__116                                                         |      8|
|740   |    mul_16s_15s_26_1_1_U264                                           |hls_dummy_mul_16s_15s_26_1_1_1963                                                                                                                                            |     52|
|741   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__331                                                         |      8|
|742   |    mul_16s_15s_26_1_1_U265                                           |hls_dummy_mul_16s_15s_26_1_1_1964                                                                                                                                            |     11|
|743   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__244                                                         |      8|
|744   |    mul_16s_15s_26_1_1_U266                                           |hls_dummy_mul_16s_15s_26_1_1_1965                                                                                                                                            |      9|
|745   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__200                                                         |      8|
|746   |    mul_16s_15s_26_1_1_U267                                           |hls_dummy_mul_16s_15s_26_1_1_1966                                                                                                                                            |      9|
|747   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__2                                                           |      8|
|748   |    mul_16s_15s_26_1_1_U268                                           |hls_dummy_mul_16s_15s_26_1_1_1967                                                                                                                                            |     94|
|749   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__6                                                           |      8|
|750   |    mul_16s_15s_26_1_1_U269                                           |hls_dummy_mul_16s_15s_26_1_1_1968                                                                                                                                            |     52|
|751   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__53                                                          |      8|
|752   |    mul_16s_15s_26_1_1_U27                                            |hls_dummy_mul_16s_15s_26_1_1_1969                                                                                                                                            |     27|
|753   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__178                                                         |      8|
|754   |    mul_16s_15s_26_1_1_U270                                           |hls_dummy_mul_16s_15s_26_1_1_1970                                                                                                                                            |      8|
|755   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__58                                                          |      8|
|756   |    mul_16s_15s_26_1_1_U271                                           |hls_dummy_mul_16s_15s_26_1_1_1971                                                                                                                                            |     11|
|757   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__382                                                         |      8|
|758   |    mul_16s_15s_26_1_1_U272                                           |hls_dummy_mul_16s_15s_26_1_1_1972                                                                                                                                            |      9|
|759   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__276                                                         |      8|
|760   |    mul_16s_15s_26_1_1_U273                                           |hls_dummy_mul_16s_15s_26_1_1_1973                                                                                                                                            |     10|
|761   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__15                                                          |      8|
|762   |    mul_16s_15s_26_1_1_U274                                           |hls_dummy_mul_16s_15s_26_1_1_1974                                                                                                                                            |     52|
|763   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__85                                                          |      8|
|764   |    mul_16s_15s_26_1_1_U275                                           |hls_dummy_mul_16s_15s_26_1_1_1975                                                                                                                                            |     41|
|765   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__5                                                           |      8|
|766   |    mul_16s_15s_26_1_1_U276                                           |hls_dummy_mul_16s_15s_26_1_1_1976                                                                                                                                            |     26|
|767   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U276/tmp_product_funnel                                                              |      8|
|768   |    mul_16s_15s_26_1_1_U277                                           |hls_dummy_mul_16s_15s_26_1_1_1977                                                                                                                                            |     11|
|769   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__20                                                          |      8|
|770   |    mul_16s_15s_26_1_1_U278                                           |hls_dummy_mul_16s_15s_26_1_1_1978                                                                                                                                            |      9|
|771   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__94                                                          |      8|
|772   |    mul_16s_15s_26_1_1_U279                                           |hls_dummy_mul_16s_15s_26_1_1_1979                                                                                                                                            |     40|
|773   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel                                                              |      8|
|774   |    mul_16s_15s_26_1_1_U28                                            |hls_dummy_mul_16s_15s_26_1_1_1980                                                                                                                                            |     23|
|775   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__74                                                          |      8|
|776   |    mul_16s_15s_26_1_1_U280                                           |hls_dummy_mul_16s_15s_26_1_1_1981                                                                                                                                            |     10|
|777   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__17                                                          |      8|
|778   |    mul_16s_15s_26_1_1_U281                                           |hls_dummy_mul_16s_15s_26_1_1_1982                                                                                                                                            |      9|
|779   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__81                                                          |      8|
|780   |    mul_16s_15s_26_1_1_U282                                           |hls_dummy_mul_16s_15s_26_1_1_1983                                                                                                                                            |     52|
|781   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__17                                                          |      8|
|782   |    mul_16s_15s_26_1_1_U283                                           |hls_dummy_mul_16s_15s_26_1_1_1984                                                                                                                                            |     11|
|783   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__128                                                         |      8|
|784   |    mul_16s_15s_26_1_1_U284                                           |hls_dummy_mul_16s_15s_26_1_1_1985                                                                                                                                            |     52|
|785   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__355                                                         |      8|
|786   |    mul_16s_15s_26_1_1_U285                                           |hls_dummy_mul_16s_15s_26_1_1_1986                                                                                                                                            |     11|
|787   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__386                                                         |      8|
|788   |    mul_16s_15s_26_1_1_U286                                           |hls_dummy_mul_16s_15s_26_1_1_1987                                                                                                                                            |      9|
|789   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__337                                                         |      8|
|790   |    mul_16s_15s_26_1_1_U287                                           |hls_dummy_mul_16s_15s_26_1_1_1988                                                                                                                                            |     10|
|791   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__11                                                          |      8|
|792   |    mul_16s_15s_26_1_1_U288                                           |hls_dummy_mul_16s_15s_26_1_1_1989                                                                                                                                            |     97|
|793   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__10                                                          |      8|
|794   |    mul_16s_15s_26_1_1_U289                                           |hls_dummy_mul_16s_15s_26_1_1_1990                                                                                                                                            |     52|
|795   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__54                                                          |      8|
|796   |    mul_16s_15s_26_1_1_U29                                            |hls_dummy_mul_16s_15s_26_1_1_1991                                                                                                                                            |     52|
|797   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__158                                                         |      8|
|798   |    mul_16s_15s_26_1_1_U290                                           |hls_dummy_mul_16s_15s_26_1_1_1992                                                                                                                                            |      8|
|799   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__302                                                         |      8|
|800   |    mul_16s_15s_26_1_1_U291                                           |hls_dummy_mul_16s_15s_26_1_1_1993                                                                                                                                            |     11|
|801   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__117                                                         |      8|
|802   |    mul_16s_15s_26_1_1_U292                                           |hls_dummy_mul_16s_15s_26_1_1_1994                                                                                                                                            |      9|
|803   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__159                                                         |      8|
|804   |    mul_16s_15s_26_1_1_U293                                           |hls_dummy_mul_16s_15s_26_1_1_1995                                                                                                                                            |     69|
|805   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__125                                                         |      8|
|806   |    mul_16s_15s_26_1_1_U294                                           |hls_dummy_mul_16s_15s_26_1_1_1996                                                                                                                                            |     52|
|807   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__280                                                         |      8|
|808   |    mul_16s_15s_26_1_1_U295                                           |hls_dummy_mul_16s_15s_26_1_1_1997                                                                                                                                            |     23|
|809   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__156                                                         |      8|
|810   |    mul_16s_15s_26_1_1_U296                                           |hls_dummy_mul_16s_15s_26_1_1_1998                                                                                                                                            |     11|
|811   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__21                                                          |      8|
|812   |    mul_16s_15s_26_1_1_U298                                           |hls_dummy_mul_16s_15s_26_1_1_1999                                                                                                                                            |      9|
|813   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__78                                                          |      8|
|814   |    mul_16s_15s_26_1_1_U299                                           |hls_dummy_mul_16s_15s_26_1_1_2000                                                                                                                                            |     39|
|815   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__87                                                          |      8|
|816   |    mul_16s_15s_26_1_1_U30                                            |hls_dummy_mul_16s_15s_26_1_1_2001                                                                                                                                            |     19|
|817   |    mul_16s_15s_26_1_1_U300                                           |hls_dummy_mul_16s_15s_26_1_1_2002                                                                                                                                            |     24|
|818   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__61                                                          |      8|
|819   |    mul_16s_15s_26_1_1_U301                                           |hls_dummy_mul_16s_15s_26_1_1_2003                                                                                                                                            |      9|
|820   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__144                                                         |      8|
|821   |    mul_16s_15s_26_1_1_U302                                           |hls_dummy_mul_16s_15s_26_1_1_2004                                                                                                                                            |     52|
|822   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__38                                                          |      8|
|823   |    mul_16s_15s_26_1_1_U303                                           |hls_dummy_mul_16s_15s_26_1_1_2005                                                                                                                                            |     11|
|824   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__95                                                          |      8|
|825   |    mul_16s_15s_26_1_1_U304                                           |hls_dummy_mul_16s_15s_26_1_1_2006                                                                                                                                            |     52|
|826   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__102                                                         |      8|
|827   |    mul_16s_15s_26_1_1_U305                                           |hls_dummy_mul_16s_15s_26_1_1_2007                                                                                                                                            |     11|
|828   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__396                                                         |      8|
|829   |    mul_16s_15s_26_1_1_U306                                           |hls_dummy_mul_16s_15s_26_1_1_2008                                                                                                                                            |      9|
|830   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__46                                                          |      8|
|831   |    mul_16s_15s_26_1_1_U307                                           |hls_dummy_mul_16s_15s_26_1_1_2009                                                                                                                                            |     27|
|832   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__117                                                         |      8|
|833   |    mul_16s_15s_26_1_1_U308                                           |hls_dummy_mul_16s_15s_26_1_1_2010                                                                                                                                            |     23|
|834   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__147                                                         |      8|
|835   |    mul_16s_15s_26_1_1_U309                                           |hls_dummy_mul_16s_15s_26_1_1_2011                                                                                                                                            |     52|
|836   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__130                                                         |      8|
|837   |    mul_16s_15s_26_1_1_U31                                            |hls_dummy_mul_16s_15s_26_1_1_2012                                                                                                                                            |      8|
|838   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__259                                                         |      8|
|839   |    mul_16s_15s_26_1_1_U310                                           |hls_dummy_mul_16s_15s_26_1_1_2013                                                                                                                                            |      8|
|840   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__381                                                         |      8|
|841   |    mul_16s_15s_26_1_1_U311                                           |hls_dummy_mul_16s_15s_26_1_1_2014                                                                                                                                            |     11|
|842   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__242                                                         |      8|
|843   |    mul_16s_15s_26_1_1_U312                                           |hls_dummy_mul_16s_15s_26_1_1_2015                                                                                                                                            |      9|
|844   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__198                                                         |      8|
|845   |    mul_16s_15s_26_1_1_U313                                           |hls_dummy_mul_16s_15s_26_1_1_2016                                                                                                                                            |     71|
|846   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__112                                                         |      8|
|847   |    mul_16s_15s_26_1_1_U314                                           |hls_dummy_mul_16s_15s_26_1_1_2017                                                                                                                                            |     52|
|848   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__154                                                         |      8|
|849   |    mul_16s_15s_26_1_1_U315                                           |hls_dummy_mul_16s_15s_26_1_1_2018                                                                                                                                            |     22|
|850   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__145                                                         |      8|
|851   |    mul_16s_15s_26_1_1_U316                                           |hls_dummy_mul_16s_15s_26_1_1_2019                                                                                                                                            |     11|
|852   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__271                                                         |      8|
|853   |    mul_16s_15s_26_1_1_U317                                           |hls_dummy_mul_16s_15s_26_1_1_2020                                                                                                                                            |     19|
|854   |    mul_16s_15s_26_1_1_U318                                           |hls_dummy_mul_16s_15s_26_1_1_2021                                                                                                                                            |      9|
|855   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__311                                                         |      8|
|856   |    mul_16s_15s_26_1_1_U319                                           |hls_dummy_mul_16s_15s_26_1_1_2022                                                                                                                                            |     40|
|857   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__133                                                         |      8|
|858   |    mul_16s_15s_26_1_1_U32                                            |hls_dummy_mul_16s_15s_26_1_1_2023                                                                                                                                            |     11|
|859   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__226                                                         |      8|
|860   |    mul_16s_15s_26_1_1_U320                                           |hls_dummy_mul_16s_15s_26_1_1_2024                                                                                                                                            |     23|
|861   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__99                                                          |      8|
|862   |    mul_16s_15s_26_1_1_U321                                           |hls_dummy_mul_16s_15s_26_1_1_2025                                                                                                                                            |      9|
|863   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__129                                                         |      8|
|864   |    mul_16s_15s_26_1_1_U322                                           |hls_dummy_mul_16s_15s_26_1_1_2026                                                                                                                                            |     52|
|865   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__290                                                         |      8|
|866   |    mul_16s_15s_26_1_1_U323                                           |hls_dummy_mul_16s_15s_26_1_1_2027                                                                                                                                            |     11|
|867   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__247                                                         |      8|
|868   |    mul_16s_15s_26_1_1_U324                                           |hls_dummy_mul_16s_15s_26_1_1_2028                                                                                                                                            |     52|
|869   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__172                                                         |      8|
|870   |    mul_16s_15s_26_1_1_U325                                           |hls_dummy_mul_16s_15s_26_1_1_2029                                                                                                                                            |     11|
|871   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__67                                                          |      8|
|872   |    mul_16s_15s_26_1_1_U326                                           |hls_dummy_mul_16s_15s_26_1_1_2030                                                                                                                                            |      9|
|873   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__125                                                         |      8|
|874   |    mul_16s_15s_26_1_1_U327                                           |hls_dummy_mul_16s_15s_26_1_1_2031                                                                                                                                            |     26|
|875   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__164                                                         |      8|
|876   |    mul_16s_15s_26_1_1_U328                                           |hls_dummy_mul_16s_15s_26_1_1_2032                                                                                                                                            |     22|
|877   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__190                                                         |      8|
|878   |    mul_16s_15s_26_1_1_U329                                           |hls_dummy_mul_16s_15s_26_1_1_2033                                                                                                                                            |     52|
|879   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__19                                                          |      8|
|880   |    mul_16s_15s_26_1_1_U33                                            |hls_dummy_mul_16s_15s_26_1_1_2034                                                                                                                                            |      9|
|881   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__267                                                         |      8|
|882   |    mul_16s_15s_26_1_1_U330                                           |hls_dummy_mul_16s_15s_26_1_1_2035                                                                                                                                            |      8|
|883   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__9                                                           |      8|
|884   |    mul_16s_15s_26_1_1_U331                                           |hls_dummy_mul_16s_15s_26_1_1_2036                                                                                                                                            |     11|
|885   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__115                                                         |      8|
|886   |    mul_16s_15s_26_1_1_U332                                           |hls_dummy_mul_16s_15s_26_1_1_2037                                                                                                                                            |      9|
|887   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__70                                                          |      8|
|888   |    mul_16s_15s_26_1_1_U333                                           |hls_dummy_mul_16s_15s_26_1_1_2038                                                                                                                                            |     70|
|889   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__7                                                           |      8|
|890   |    mul_16s_15s_26_1_1_U334                                           |hls_dummy_mul_16s_15s_26_1_1_2039                                                                                                                                            |     52|
|891   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__112                                                         |      8|
|892   |    mul_16s_15s_26_1_1_U335                                           |hls_dummy_mul_16s_15s_26_1_1_2040                                                                                                                                            |     23|
|893   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__174                                                         |      8|
|894   |    mul_16s_15s_26_1_1_U336                                           |hls_dummy_mul_16s_15s_26_1_1_2041                                                                                                                                            |     11|
|895   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__80                                                          |      8|
|896   |    mul_16s_15s_26_1_1_U337                                           |hls_dummy_mul_16s_15s_26_1_1_2042                                                                                                                                            |      9|
|897   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__101                                                         |      8|
|898   |    mul_16s_15s_26_1_1_U339                                           |hls_dummy_mul_16s_15s_26_1_1_2043                                                                                                                                            |     40|
|899   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__150                                                         |      8|
|900   |    mul_16s_15s_26_1_1_U34                                            |hls_dummy_mul_16s_15s_26_1_1_2044                                                                                                                                            |     85|
|901   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__93                                                          |      8|
|902   |    mul_16s_15s_26_1_1_U340                                           |hls_dummy_mul_16s_15s_26_1_1_2045                                                                                                                                            |     24|
|903   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__122                                                         |      8|
|904   |    mul_16s_15s_26_1_1_U341                                           |hls_dummy_mul_16s_15s_26_1_1_2046                                                                                                                                            |      9|
|905   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__207                                                         |      8|
|906   |    mul_16s_15s_26_1_1_U342                                           |hls_dummy_mul_16s_15s_26_1_1_2047                                                                                                                                            |     52|
|907   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__309                                                         |      8|
|908   |    mul_16s_15s_26_1_1_U343                                           |hls_dummy_mul_16s_15s_26_1_1_2048                                                                                                                                            |     11|
|909   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__10                                                          |      8|
|910   |    mul_16s_15s_26_1_1_U344                                           |hls_dummy_mul_16s_15s_26_1_1_2049                                                                                                                                            |     52|
|911   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__110                                                         |      8|
|912   |    mul_16s_15s_26_1_1_U345                                           |hls_dummy_mul_16s_15s_26_1_1_2050                                                                                                                                            |     11|
|913   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__73                                                          |      8|
|914   |    mul_16s_15s_26_1_1_U346                                           |hls_dummy_mul_16s_15s_26_1_1_2051                                                                                                                                            |      9|
|915   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__374                                                         |      8|
|916   |    mul_16s_15s_26_1_1_U347                                           |hls_dummy_mul_16s_15s_26_1_1_2052                                                                                                                                            |     27|
|917   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__54                                                          |      8|
|918   |    mul_16s_15s_26_1_1_U348                                           |hls_dummy_mul_16s_15s_26_1_1_2053                                                                                                                                            |     23|
|919   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__17                                                          |      8|
|920   |    mul_16s_15s_26_1_1_U349                                           |hls_dummy_mul_16s_15s_26_1_1_2054                                                                                                                                            |     52|
|921   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__83                                                          |      8|
|922   |    mul_16s_15s_26_1_1_U35                                            |hls_dummy_mul_16s_15s_26_1_1_2055                                                                                                                                            |     52|
|923   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__153                                                         |      8|
|924   |    mul_16s_15s_26_1_1_U350                                           |hls_dummy_mul_16s_15s_26_1_1_2056                                                                                                                                            |      8|
|925   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__274                                                         |      8|
|926   |    mul_16s_15s_26_1_1_U351                                           |hls_dummy_mul_16s_15s_26_1_1_2057                                                                                                                                            |     11|
|927   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__299                                                         |      8|
|928   |    mul_16s_15s_26_1_1_U352                                           |hls_dummy_mul_16s_15s_26_1_1_2058                                                                                                                                            |      9|
|929   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__152                                                         |      8|
|930   |    mul_16s_15s_26_1_1_U353                                           |hls_dummy_mul_16s_15s_26_1_1_2059                                                                                                                                            |     70|
|931   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__120                                                         |      8|
|932   |    mul_16s_15s_26_1_1_U354                                           |hls_dummy_mul_16s_15s_26_1_1_2060                                                                                                                                            |     52|
|933   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__109                                                         |      8|
|934   |    mul_16s_15s_26_1_1_U355                                           |hls_dummy_mul_16s_15s_26_1_1_2061                                                                                                                                            |     22|
|935   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__89                                                          |      8|
|936   |    mul_16s_15s_26_1_1_U356                                           |hls_dummy_mul_16s_15s_26_1_1_2062                                                                                                                                            |     11|
|937   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__13                                                          |      8|
|938   |    mul_16s_15s_26_1_1_U357                                           |hls_dummy_mul_16s_15s_26_1_1_2063                                                                                                                                            |      9|
|939   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__98                                                          |      8|
|940   |    mul_16s_15s_26_1_1_U358                                           |hls_dummy_mul_16s_15s_26_1_1_2064                                                                                                                                            |     19|
|941   |    mul_16s_15s_26_1_1_U359                                           |hls_dummy_mul_16s_15s_26_1_1_2065                                                                                                                                            |     39|
|942   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__211                                                         |      8|
|943   |    mul_16s_15s_26_1_1_U360                                           |hls_dummy_mul_16s_15s_26_1_1_2066                                                                                                                                            |     23|
|944   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__202                                                         |      8|
|945   |    mul_16s_15s_26_1_1_U361                                           |hls_dummy_mul_16s_15s_26_1_1_2067                                                                                                                                            |      9|
|946   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__238                                                         |      8|
|947   |    mul_16s_15s_26_1_1_U362                                           |hls_dummy_mul_16s_15s_26_1_1_2068                                                                                                                                            |     52|
|948   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__370                                                         |      8|
|949   |    mul_16s_15s_26_1_1_U363                                           |hls_dummy_mul_16s_15s_26_1_1_2069                                                                                                                                            |     11|
|950   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__146                                                         |      8|
|951   |    mul_16s_15s_26_1_1_U364                                           |hls_dummy_mul_16s_15s_26_1_1_2070                                                                                                                                            |     52|
|952   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__180                                                         |      8|
|953   |    mul_16s_15s_26_1_1_U365                                           |hls_dummy_mul_16s_15s_26_1_1_2071                                                                                                                                            |     11|
|954   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__80                                                          |      8|
|955   |    mul_16s_15s_26_1_1_U366                                           |hls_dummy_mul_16s_15s_26_1_1_2072                                                                                                                                            |      9|
|956   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__221                                                         |      8|
|957   |    mul_16s_15s_26_1_1_U367                                           |hls_dummy_mul_16s_15s_26_1_1_2073                                                                                                                                            |     26|
|958   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__98                                                          |      8|
|959   |    mul_16s_15s_26_1_1_U368                                           |hls_dummy_mul_16s_15s_26_1_1_2074                                                                                                                                            |     22|
|960   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__157                                                         |      8|
|961   |    mul_16s_15s_26_1_1_U369                                           |hls_dummy_mul_16s_15s_26_1_1_2075                                                                                                                                            |     52|
|962   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__41                                                          |      8|
|963   |    mul_16s_15s_26_1_1_U37                                            |hls_dummy_mul_16s_15s_26_1_1_2076                                                                                                                                            |     11|
|964   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__84                                                          |      8|
|965   |    mul_16s_15s_26_1_1_U370                                           |hls_dummy_mul_16s_15s_26_1_1_2077                                                                                                                                            |      8|
|966   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__48                                                          |      8|
|967   |    mul_16s_15s_26_1_1_U371                                           |hls_dummy_mul_16s_15s_26_1_1_2078                                                                                                                                            |     11|
|968   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__189                                                         |      8|
|969   |    mul_16s_15s_26_1_1_U372                                           |hls_dummy_mul_16s_15s_26_1_1_2079                                                                                                                                            |      9|
|970   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__145                                                         |      8|
|971   |    mul_16s_15s_26_1_1_U373                                           |hls_dummy_mul_16s_15s_26_1_1_2080                                                                                                                                            |     95|
|972   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__184                                                         |      8|
|973   |    mul_16s_15s_26_1_1_U374                                           |hls_dummy_mul_16s_15s_26_1_1_2081                                                                                                                                            |     52|
|974   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__275                                                         |      8|
|975   |    mul_16s_15s_26_1_1_U375                                           |hls_dummy_mul_16s_15s_26_1_1_2082                                                                                                                                            |      9|
|976   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__90                                                          |      8|
|977   |    mul_16s_15s_26_1_1_U376                                           |hls_dummy_mul_16s_15s_26_1_1_2083                                                                                                                                            |     11|
|978   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__8                                                           |      8|
|979   |    mul_16s_15s_26_1_1_U377                                           |hls_dummy_mul_16s_15s_26_1_1_2084                                                                                                                                            |      9|
|980   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__250                                                         |      8|
|981   |    mul_16s_15s_26_1_1_U378                                           |hls_dummy_mul_16s_15s_26_1_1_2085                                                                                                                                            |     40|
|982   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__142                                                         |      8|
|983   |    mul_16s_15s_26_1_1_U38                                            |hls_dummy_mul_16s_15s_26_1_1_2086                                                                                                                                            |      9|
|984   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__293                                                         |      8|
|985   |    mul_16s_15s_26_1_1_U380                                           |hls_dummy_mul_16s_15s_26_1_1_2087                                                                                                                                            |      9|
|986   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__6                                                           |      8|
|987   |    mul_16s_15s_26_1_1_U381                                           |hls_dummy_mul_16s_15s_26_1_1_2088                                                                                                                                            |      9|
|988   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__295                                                         |      8|
|989   |    mul_16s_15s_26_1_1_U382                                           |hls_dummy_mul_16s_15s_26_1_1_2089                                                                                                                                            |     52|
|990   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__251                                                         |      8|
|991   |    mul_16s_15s_26_1_1_U383                                           |hls_dummy_mul_16s_15s_26_1_1_2090                                                                                                                                            |     11|
|992   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__346                                                         |      8|
|993   |    mul_16s_15s_26_1_1_U384                                           |hls_dummy_mul_16s_15s_26_1_1_2091                                                                                                                                            |     52|
|994   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__187                                                         |      8|
|995   |    mul_16s_15s_26_1_1_U385                                           |hls_dummy_mul_16s_15s_26_1_1_2092                                                                                                                                            |     11|
|996   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__91                                                          |      8|
|997   |    mul_16s_15s_26_1_1_U386                                           |hls_dummy_mul_16s_15s_26_1_1_2093                                                                                                                                            |      9|
|998   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__332                                                         |      8|
|999   |    mul_16s_15s_26_1_1_U387                                           |hls_dummy_mul_16s_15s_26_1_1_2094                                                                                                                                            |     39|
|1000  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__57                                                          |      8|
|1001  |    mul_16s_15s_26_1_1_U388                                           |hls_dummy_mul_16s_15s_26_1_1_2095                                                                                                                                            |      9|
|1002  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__201                                                         |      8|
|1003  |    mul_16s_15s_26_1_1_U389                                           |hls_dummy_mul_16s_15s_26_1_1_2096                                                                                                                                            |     52|
|1004  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__114                                                         |      8|
|1005  |    mul_16s_15s_26_1_1_U39                                            |hls_dummy_mul_16s_15s_26_1_1_2097                                                                                                                                            |     39|
|1006  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__18                                                          |      8|
|1007  |    mul_16s_15s_26_1_1_U390                                           |hls_dummy_mul_16s_15s_26_1_1_2098                                                                                                                                            |      8|
|1008  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__137                                                         |      8|
|1009  |    mul_16s_15s_26_1_1_U391                                           |hls_dummy_mul_16s_15s_26_1_1_2099                                                                                                                                            |     11|
|1010  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__193                                                         |      8|
|1011  |    mul_16s_15s_26_1_1_U392                                           |hls_dummy_mul_16s_15s_26_1_1_2100                                                                                                                                            |      9|
|1012  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__150                                                         |      8|
|1013  |    mul_16s_15s_26_1_1_U393                                           |hls_dummy_mul_16s_15s_26_1_1_2101                                                                                                                                            |     97|
|1014  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__210                                                         |      8|
|1015  |    mul_16s_15s_26_1_1_U394                                           |hls_dummy_mul_16s_15s_26_1_1_2102                                                                                                                                            |     52|
|1016  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__104                                                         |      8|
|1017  |    mul_16s_15s_26_1_1_U395                                           |hls_dummy_mul_16s_15s_26_1_1_2103                                                                                                                                            |     10|
|1018  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__114                                                         |      8|
|1019  |    mul_16s_15s_26_1_1_U396                                           |hls_dummy_mul_16s_15s_26_1_1_2104                                                                                                                                            |     11|
|1020  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__103                                                         |      8|
|1021  |    mul_16s_15s_26_1_1_U397                                           |hls_dummy_mul_16s_15s_26_1_1_2105                                                                                                                                            |      9|
|1022  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__344                                                         |      8|
|1023  |    mul_16s_15s_26_1_1_U398                                           |hls_dummy_mul_16s_15s_26_1_1_2106                                                                                                                                            |     41|
|1024  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__138                                                         |      8|
|1025  |    mul_16s_15s_26_1_1_U399                                           |hls_dummy_mul_16s_15s_26_1_1_2107                                                                                                                                            |     19|
|1026  |    mul_16s_15s_26_1_1_U40                                            |hls_dummy_mul_16s_15s_26_1_1_2108                                                                                                                                            |     24|
|1027  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__101                                                         |      8|
|1028  |    mul_16s_15s_26_1_1_U400                                           |hls_dummy_mul_16s_15s_26_1_1_2109                                                                                                                                            |     10|
|1029  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__1                                                           |      8|
|1030  |    mul_16s_15s_26_1_1_U401                                           |hls_dummy_mul_16s_15s_26_1_1_2110                                                                                                                                            |      9|
|1031  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__214                                                         |      8|
|1032  |    mul_16s_15s_26_1_1_U402                                           |hls_dummy_mul_16s_15s_26_1_1_2111                                                                                                                                            |     52|
|1033  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__99                                                          |      8|
|1034  |    mul_16s_15s_26_1_1_U403                                           |hls_dummy_mul_16s_15s_26_1_1_2112                                                                                                                                            |     11|
|1035  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__160                                                         |      8|
|1036  |    mul_16s_15s_26_1_1_U404                                           |hls_dummy_mul_16s_15s_26_1_1_2113                                                                                                                                            |     52|
|1037  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__185                                                         |      8|
|1038  |    mul_16s_15s_26_1_1_U405                                           |hls_dummy_mul_16s_15s_26_1_1_2114                                                                                                                                            |     11|
|1039  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__86                                                          |      8|
|1040  |    mul_16s_15s_26_1_1_U406                                           |hls_dummy_mul_16s_15s_26_1_1_2115                                                                                                                                            |      9|
|1041  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__317                                                         |      8|
|1042  |    mul_16s_15s_26_1_1_U407                                           |hls_dummy_mul_16s_15s_26_1_1_2116                                                                                                                                            |     40|
|1043  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__46                                                          |      8|
|1044  |    mul_16s_15s_26_1_1_U408                                           |hls_dummy_mul_16s_15s_26_1_1_2117                                                                                                                                            |     10|
|1045  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__200                                                         |      8|
|1046  |    mul_16s_15s_26_1_1_U409                                           |hls_dummy_mul_16s_15s_26_1_1_2118                                                                                                                                            |     52|
|1047  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__192                                                         |      8|
|1048  |    mul_16s_15s_26_1_1_U41                                            |hls_dummy_mul_16s_15s_26_1_1_2119                                                                                                                                            |      9|
|1049  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__68                                                          |      8|
|1050  |    mul_16s_15s_26_1_1_U410                                           |hls_dummy_mul_16s_15s_26_1_1_2120                                                                                                                                            |      8|
|1051  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__208                                                         |      8|
|1052  |    mul_16s_15s_26_1_1_U411                                           |hls_dummy_mul_16s_15s_26_1_1_2121                                                                                                                                            |     11|
|1053  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__372                                                         |      8|
|1054  |    mul_16s_15s_26_1_1_U412                                           |hls_dummy_mul_16s_15s_26_1_1_2122                                                                                                                                            |      9|
|1055  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__15                                                          |      8|
|1056  |    mul_16s_15s_26_1_1_U413                                           |hls_dummy_mul_16s_15s_26_1_1_2123                                                                                                                                            |     66|
|1057  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__50                                                          |      8|
|1058  |    mul_16s_15s_26_1_1_U414                                           |hls_dummy_mul_16s_15s_26_1_1_2124                                                                                                                                            |     52|
|1059  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__70                                                          |      8|
|1060  |    mul_16s_15s_26_1_1_U415                                           |hls_dummy_mul_16s_15s_26_1_1_2125                                                                                                                                            |     23|
|1061  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__73                                                          |      8|
|1062  |    mul_16s_15s_26_1_1_U416                                           |hls_dummy_mul_16s_15s_26_1_1_2126                                                                                                                                            |     11|
|1063  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__394                                                         |      8|
|1064  |    mul_16s_15s_26_1_1_U417                                           |hls_dummy_mul_16s_15s_26_1_1_2127                                                                                                                                            |      9|
|1065  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__44                                                          |      8|
|1066  |    mul_16s_15s_26_1_1_U418                                           |hls_dummy_mul_16s_15s_26_1_1_2128                                                                                                                                            |     41|
|1067  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__151                                                         |      8|
|1068  |    mul_16s_15s_26_1_1_U419                                           |hls_dummy_mul_16s_15s_26_1_1_2129                                                                                                                                            |     24|
|1069  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__63                                                          |      8|
|1070  |    mul_16s_15s_26_1_1_U42                                            |hls_dummy_mul_16s_15s_26_1_1_2130                                                                                                                                            |     52|
|1071  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__281                                                         |      8|
|1072  |    mul_16s_15s_26_1_1_U421                                           |hls_dummy_mul_16s_15s_26_1_1_2131                                                                                                                                            |      9|
|1073  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__33                                                          |      8|
|1074  |    mul_16s_15s_26_1_1_U422                                           |hls_dummy_mul_16s_15s_26_1_1_2132                                                                                                                                            |     52|
|1075  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__28                                                          |      8|
|1076  |    mul_16s_15s_26_1_1_U423                                           |hls_dummy_mul_16s_15s_26_1_1_2133                                                                                                                                            |     11|
|1077  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__12                                                          |      8|
|1078  |    mul_16s_15s_26_1_1_U424                                           |hls_dummy_mul_16s_15s_26_1_1_2134                                                                                                                                            |     52|
|1079  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__89                                                          |      8|
|1080  |    mul_16s_15s_26_1_1_U425                                           |hls_dummy_mul_16s_15s_26_1_1_2135                                                                                                                                            |     11|
|1081  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__76                                                          |      8|
|1082  |    mul_16s_15s_26_1_1_U426                                           |hls_dummy_mul_16s_15s_26_1_1_2136                                                                                                                                            |      9|
|1083  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__44                                                          |      8|
|1084  |    mul_16s_15s_26_1_1_U427                                           |hls_dummy_mul_16s_15s_26_1_1_2137                                                                                                                                            |     26|
|1085  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__119                                                         |      8|
|1086  |    mul_16s_15s_26_1_1_U428                                           |hls_dummy_mul_16s_15s_26_1_1_2138                                                                                                                                            |     24|
|1087  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__182                                                         |      8|
|1088  |    mul_16s_15s_26_1_1_U429                                           |hls_dummy_mul_16s_15s_26_1_1_2139                                                                                                                                            |     52|
|1089  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__101                                                         |      8|
|1090  |    mul_16s_15s_26_1_1_U43                                            |hls_dummy_mul_16s_15s_26_1_1_2140                                                                                                                                            |     11|
|1091  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__219                                                         |      8|
|1092  |    mul_16s_15s_26_1_1_U430                                           |hls_dummy_mul_16s_15s_26_1_1_2141                                                                                                                                            |      8|
|1093  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__131                                                         |      8|
|1094  |    mul_16s_15s_26_1_1_U431                                           |hls_dummy_mul_16s_15s_26_1_1_2142                                                                                                                                            |     11|
|1095  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__98                                                          |      8|
|1096  |    mul_16s_15s_26_1_1_U432                                           |hls_dummy_mul_16s_15s_26_1_1_2143                                                                                                                                            |      9|
|1097  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__340                                                         |      8|
|1098  |    mul_16s_15s_26_1_1_U433                                           |hls_dummy_mul_16s_15s_26_1_1_2144                                                                                                                                            |     69|
|1099  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__8                                                           |      8|
|1100  |    mul_16s_15s_26_1_1_U434                                           |hls_dummy_mul_16s_15s_26_1_1_2145                                                                                                                                            |     52|
|1101  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__188                                                         |      8|
|1102  |    mul_16s_15s_26_1_1_U435                                           |hls_dummy_mul_16s_15s_26_1_1_2146                                                                                                                                            |     24|
|1103  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__146                                                         |      8|
|1104  |    mul_16s_15s_26_1_1_U436                                           |hls_dummy_mul_16s_15s_26_1_1_2147                                                                                                                                            |     11|
|1105  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__361                                                         |      8|
|1106  |    mul_16s_15s_26_1_1_U437                                           |hls_dummy_mul_16s_15s_26_1_1_2148                                                                                                                                            |      9|
|1107  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__11                                                          |      8|
|1108  |    mul_16s_15s_26_1_1_U438                                           |hls_dummy_mul_16s_15s_26_1_1_2149                                                                                                                                            |     40|
|1109  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__96                                                          |      8|
|1110  |    mul_16s_15s_26_1_1_U439                                           |hls_dummy_mul_16s_15s_26_1_1_2150                                                                                                                                            |     23|
|1111  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__68                                                          |      8|
|1112  |    mul_16s_15s_26_1_1_U44                                            |hls_dummy_mul_16s_15s_26_1_1_2151                                                                                                                                            |     52|
|1113  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__17                                                          |      8|
|1114  |    mul_16s_15s_26_1_1_U440                                           |hls_dummy_mul_16s_15s_26_1_1_2152                                                                                                                                            |     19|
|1115  |    mul_16s_15s_26_1_1_U441                                           |hls_dummy_mul_16s_15s_26_1_1_2153                                                                                                                                            |      9|
|1116  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__211                                                         |      8|
|1117  |    mul_16s_15s_26_1_1_U442                                           |hls_dummy_mul_16s_15s_26_1_1_2154                                                                                                                                            |     52|
|1118  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__197                                                         |      8|
|1119  |    mul_16s_15s_26_1_1_U443                                           |hls_dummy_mul_16s_15s_26_1_1_2155                                                                                                                                            |     11|
|1120  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__203                                                         |      8|
|1121  |    mul_16s_15s_26_1_1_U444                                           |hls_dummy_mul_16s_15s_26_1_1_2156                                                                                                                                            |     52|
|1122  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__125                                                         |      8|
|1123  |    mul_16s_15s_26_1_1_U445                                           |hls_dummy_mul_16s_15s_26_1_1_2157                                                                                                                                            |     11|
|1124  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__65                                                          |      8|
|1125  |    mul_16s_15s_26_1_1_U446                                           |hls_dummy_mul_16s_15s_26_1_1_2158                                                                                                                                            |      9|
|1126  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__50                                                          |      8|
|1127  |    mul_16s_15s_26_1_1_U447                                           |hls_dummy_mul_16s_15s_26_1_1_2159                                                                                                                                            |     25|
|1128  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__130                                                         |      8|
|1129  |    mul_16s_15s_26_1_1_U448                                           |hls_dummy_mul_16s_15s_26_1_1_2160                                                                                                                                            |     23|
|1130  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__193                                                         |      8|
|1131  |    mul_16s_15s_26_1_1_U449                                           |hls_dummy_mul_16s_15s_26_1_1_2161                                                                                                                                            |     52|
|1132  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__59                                                          |      8|
|1133  |    mul_16s_15s_26_1_1_U45                                            |hls_dummy_mul_16s_15s_26_1_1_2162                                                                                                                                            |     11|
|1134  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__321                                                         |      8|
|1135  |    mul_16s_15s_26_1_1_U450                                           |hls_dummy_mul_16s_15s_26_1_1_2163                                                                                                                                            |      8|
|1136  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__255                                                         |      8|
|1137  |    mul_16s_15s_26_1_1_U451                                           |hls_dummy_mul_16s_15s_26_1_1_2164                                                                                                                                            |     11|
|1138  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__121                                                         |      8|
|1139  |    mul_16s_15s_26_1_1_U452                                           |hls_dummy_mul_16s_15s_26_1_1_2165                                                                                                                                            |      9|
|1140  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__166                                                         |      8|
|1141  |    mul_16s_15s_26_1_1_U453                                           |hls_dummy_mul_16s_15s_26_1_1_2166                                                                                                                                            |     97|
|1142  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__51                                                          |      8|
|1143  |    mul_16s_15s_26_1_1_U454                                           |hls_dummy_mul_16s_15s_26_1_1_2167                                                                                                                                            |     52|
|1144  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__300                                                         |      8|
|1145  |    mul_16s_15s_26_1_1_U455                                           |hls_dummy_mul_16s_15s_26_1_1_2168                                                                                                                                            |     10|
|1146  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__192                                                         |      8|
|1147  |    mul_16s_15s_26_1_1_U456                                           |hls_dummy_mul_16s_15s_26_1_1_2169                                                                                                                                            |     11|
|1148  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__25                                                          |      8|
|1149  |    mul_16s_15s_26_1_1_U457                                           |hls_dummy_mul_16s_15s_26_1_1_2170                                                                                                                                            |      9|
|1150  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__34                                                          |      8|
|1151  |    mul_16s_15s_26_1_1_U458                                           |hls_dummy_mul_16s_15s_26_1_1_2171                                                                                                                                            |     41|
|1152  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__27                                                          |      8|
|1153  |    mul_16s_15s_26_1_1_U459                                           |hls_dummy_mul_16s_15s_26_1_1_2172                                                                                                                                            |     10|
|1154  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__108                                                         |      8|
|1155  |    mul_16s_15s_26_1_1_U46                                            |hls_dummy_mul_16s_15s_26_1_1_2173                                                                                                                                            |      9|
|1156  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__373                                                         |      8|
|1157  |    mul_16s_15s_26_1_1_U460                                           |hls_dummy_mul_16s_15s_26_1_1_2174                                                                                                                                            |      9|
|1158  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__85                                                          |      8|
|1159  |    mul_16s_15s_26_1_1_U462                                           |hls_dummy_mul_16s_15s_26_1_1_2175                                                                                                                                            |     52|
|1160  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__7                                                           |      8|
|1161  |    mul_16s_15s_26_1_1_U463                                           |hls_dummy_mul_16s_15s_26_1_1_2176                                                                                                                                            |     11|
|1162  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__84                                                          |      8|
|1163  |    mul_16s_15s_26_1_1_U464                                           |hls_dummy_mul_16s_15s_26_1_1_2177                                                                                                                                            |     52|
|1164  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__122                                                         |      8|
|1165  |    mul_16s_15s_26_1_1_U465                                           |hls_dummy_mul_16s_15s_26_1_1_2178                                                                                                                                            |     11|
|1166  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__88                                                          |      8|
|1167  |    mul_16s_15s_26_1_1_U466                                           |hls_dummy_mul_16s_15s_26_1_1_2179                                                                                                                                            |      9|
|1168  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__22                                                          |      8|
|1169  |    mul_16s_15s_26_1_1_U467                                           |hls_dummy_mul_16s_15s_26_1_1_2180                                                                                                                                            |     40|
|1170  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__175                                                         |      8|
|1171  |    mul_16s_15s_26_1_1_U468                                           |hls_dummy_mul_16s_15s_26_1_1_2181                                                                                                                                            |     10|
|1172  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__72                                                          |      8|
|1173  |    mul_16s_15s_26_1_1_U469                                           |hls_dummy_mul_16s_15s_26_1_1_2182                                                                                                                                            |     52|
|1174  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__45                                                          |      8|
|1175  |    mul_16s_15s_26_1_1_U47                                            |hls_dummy_mul_16s_15s_26_1_1_2183                                                                                                                                            |     26|
|1176  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__41                                                          |      8|
|1177  |    mul_16s_15s_26_1_1_U470                                           |hls_dummy_mul_16s_15s_26_1_1_2184                                                                                                                                            |      8|
|1178  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__323                                                         |      8|
|1179  |    mul_16s_15s_26_1_1_U471                                           |hls_dummy_mul_16s_15s_26_1_1_2185                                                                                                                                            |     11|
|1180  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__138                                                         |      8|
|1181  |    mul_16s_15s_26_1_1_U472                                           |hls_dummy_mul_16s_15s_26_1_1_2186                                                                                                                                            |      9|
|1182  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__118                                                         |      8|
|1183  |    mul_16s_15s_26_1_1_U473                                           |hls_dummy_mul_16s_15s_26_1_1_2187                                                                                                                                            |     95|
|1184  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__14                                                          |      8|
|1185  |    mul_16s_15s_26_1_1_U474                                           |hls_dummy_mul_16s_15s_26_1_1_2188                                                                                                                                            |     52|
|1186  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__368                                                         |      8|
|1187  |    mul_16s_15s_26_1_1_U475                                           |hls_dummy_mul_16s_15s_26_1_1_2189                                                                                                                                            |      9|
|1188  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__165                                                         |      8|
|1189  |    mul_16s_15s_26_1_1_U476                                           |hls_dummy_mul_16s_15s_26_1_1_2190                                                                                                                                            |     11|
|1190  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__129                                                         |      8|
|1191  |    mul_16s_15s_26_1_1_U477                                           |hls_dummy_mul_16s_15s_26_1_1_2191                                                                                                                                            |      9|
|1192  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__56                                                          |      8|
|1193  |    mul_16s_15s_26_1_1_U478                                           |hls_dummy_mul_16s_15s_26_1_1_2192                                                                                                                                            |     40|
|1194  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__102                                                         |      8|
|1195  |    mul_16s_15s_26_1_1_U479                                           |hls_dummy_mul_16s_15s_26_1_1_2193                                                                                                                                            |      9|
|1196  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__195                                                         |      8|
|1197  |    mul_16s_15s_26_1_1_U48                                            |hls_dummy_mul_16s_15s_26_1_1_2194                                                                                                                                            |     22|
|1198  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__30                                                          |      8|
|1199  |    mul_16s_15s_26_1_1_U480                                           |hls_dummy_mul_16s_15s_26_1_1_2195                                                                                                                                            |      9|
|1200  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__31                                                          |      8|
|1201  |    mul_16s_15s_26_1_1_U481                                           |hls_dummy_mul_16s_15s_26_1_1_2196                                                                                                                                            |     19|
|1202  |    mul_16s_15s_26_1_1_U482                                           |hls_dummy_mul_16s_15s_26_1_1_2197                                                                                                                                            |     52|
|1203  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__37                                                          |      8|
|1204  |    mul_16s_15s_26_1_1_U483                                           |hls_dummy_mul_16s_15s_26_1_1_2198                                                                                                                                            |     11|
|1205  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__75                                                          |      8|
|1206  |    mul_16s_15s_26_1_1_U484                                           |hls_dummy_mul_16s_15s_26_1_1_2199                                                                                                                                            |     52|
|1207  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__119                                                         |      8|
|1208  |    mul_16s_15s_26_1_1_U485                                           |hls_dummy_mul_16s_15s_26_1_1_2200                                                                                                                                            |     11|
|1209  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__100                                                         |      8|
|1210  |    mul_16s_15s_26_1_1_U486                                           |hls_dummy_mul_16s_15s_26_1_1_2201                                                                                                                                            |      9|
|1211  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__4                                                           |      8|
|1212  |    mul_16s_15s_26_1_1_U487                                           |hls_dummy_mul_16s_15s_26_1_1_2202                                                                                                                                            |     39|
|1213  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__20                                                          |      8|
|1214  |    mul_16s_15s_26_1_1_U488                                           |hls_dummy_mul_16s_15s_26_1_1_2203                                                                                                                                            |      9|
|1215  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__168                                                         |      8|
|1216  |    mul_16s_15s_26_1_1_U489                                           |hls_dummy_mul_16s_15s_26_1_1_2204                                                                                                                                            |     52|
|1217  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__57                                                          |      8|
|1218  |    mul_16s_15s_26_1_1_U49                                            |hls_dummy_mul_16s_15s_26_1_1_2205                                                                                                                                            |     52|
|1219  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__313                                                         |      8|
|1220  |    mul_16s_15s_26_1_1_U490                                           |hls_dummy_mul_16s_15s_26_1_1_2206                                                                                                                                            |      8|
|1221  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__157                                                         |      8|
|1222  |    mul_16s_15s_26_1_1_U491                                           |hls_dummy_mul_16s_15s_26_1_1_2207                                                                                                                                            |     11|
|1223  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__268                                                         |      8|
|1224  |    mul_16s_15s_26_1_1_U492                                           |hls_dummy_mul_16s_15s_26_1_1_2208                                                                                                                                            |      9|
|1225  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__318                                                         |      8|
|1226  |    mul_16s_15s_26_1_1_U493                                           |hls_dummy_mul_16s_15s_26_1_1_2209                                                                                                                                            |     70|
|1227  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__2                                                           |      8|
|1228  |    mul_16s_15s_26_1_1_U494                                           |hls_dummy_mul_16s_15s_26_1_1_2210                                                                                                                                            |     52|
|1229  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__366                                                         |      8|
|1230  |    mul_16s_15s_26_1_1_U495                                           |hls_dummy_mul_16s_15s_26_1_1_2211                                                                                                                                            |     23|
|1231  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__23                                                          |      8|
|1232  |    mul_16s_15s_26_1_1_U496                                           |hls_dummy_mul_16s_15s_26_1_1_2212                                                                                                                                            |     11|
|1233  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__339                                                         |      8|
|1234  |    mul_16s_15s_26_1_1_U497                                           |hls_dummy_mul_16s_15s_26_1_1_2213                                                                                                                                            |      9|
|1235  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__391                                                         |      8|
|1236  |    mul_16s_15s_26_1_1_U498                                           |hls_dummy_mul_16s_15s_26_1_1_2214                                                                                                                                            |     40|
|1237  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__118                                                         |      8|
|1238  |    mul_16s_15s_26_1_1_U499                                           |hls_dummy_mul_16s_15s_26_1_1_2215                                                                                                                                            |     24|
|1239  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__88                                                          |      8|
|1240  |    mul_16s_15s_26_1_1_U50                                            |hls_dummy_mul_16s_15s_26_1_1_2216                                                                                                                                            |      8|
|1241  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__363                                                         |      8|
|1242  |    mul_16s_15s_26_1_1_U500                                           |hls_dummy_mul_16s_15s_26_1_1_2217                                                                                                                                            |      9|
|1243  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__135                                                         |      8|
|1244  |    mul_16s_15s_26_1_1_U501                                           |hls_dummy_mul_16s_15s_26_1_1_2218                                                                                                                                            |     52|
|1245  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__183                                                         |      8|
|1246  |    mul_16s_15s_26_1_1_U503                                           |hls_dummy_mul_16s_15s_26_1_1_2219                                                                                                                                            |     11|
|1247  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__83                                                          |      8|
|1248  |    mul_16s_15s_26_1_1_U504                                           |hls_dummy_mul_16s_15s_26_1_1_2220                                                                                                                                            |     52|
|1249  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__55                                                          |      8|
|1250  |    mul_16s_15s_26_1_1_U505                                           |hls_dummy_mul_16s_15s_26_1_1_2221                                                                                                                                            |     11|
|1251  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__72                                                          |      8|
|1252  |    mul_16s_15s_26_1_1_U506                                           |hls_dummy_mul_16s_15s_26_1_1_2222                                                                                                                                            |      9|
|1253  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__128                                                         |      8|
|1254  |    mul_16s_15s_26_1_1_U507                                           |hls_dummy_mul_16s_15s_26_1_1_2223                                                                                                                                            |     27|
|1255  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__148                                                         |      8|
|1256  |    mul_16s_15s_26_1_1_U508                                           |hls_dummy_mul_16s_15s_26_1_1_2224                                                                                                                                            |     23|
|1257  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__180                                                         |      8|
|1258  |    mul_16s_15s_26_1_1_U509                                           |hls_dummy_mul_16s_15s_26_1_1_2225                                                                                                                                            |     52|
|1259  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__40                                                          |      8|
|1260  |    mul_16s_15s_26_1_1_U510                                           |hls_dummy_mul_16s_15s_26_1_1_2226                                                                                                                                            |      8|
|1261  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__191                                                         |      8|
|1262  |    mul_16s_15s_26_1_1_U511                                           |hls_dummy_mul_16s_15s_26_1_1_2227                                                                                                                                            |     11|
|1263  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__179                                                         |      8|
|1264  |    mul_16s_15s_26_1_1_U512                                           |hls_dummy_mul_16s_15s_26_1_1_2228                                                                                                                                            |      9|
|1265  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__222                                                         |      8|
|1266  |    mul_16s_15s_26_1_1_U513                                           |hls_dummy_mul_16s_15s_26_1_1_2229                                                                                                                                            |     70|
|1267  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__167                                                         |      8|
|1268  |    mul_16s_15s_26_1_1_U514                                           |hls_dummy_mul_16s_15s_26_1_1_2230                                                                                                                                            |     52|
|1269  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__264                                                         |      8|
|1270  |    mul_16s_15s_26_1_1_U515                                           |hls_dummy_mul_16s_15s_26_1_1_2231                                                                                                                                            |     22|
|1271  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__194                                                         |      8|
|1272  |    mul_16s_15s_26_1_1_U516                                           |hls_dummy_mul_16s_15s_26_1_1_2232                                                                                                                                            |     11|
|1273  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__69                                                          |      8|
|1274  |    mul_16s_15s_26_1_1_U517                                           |hls_dummy_mul_16s_15s_26_1_1_2233                                                                                                                                            |      9|
|1275  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__92                                                          |      8|
|1276  |    mul_16s_15s_26_1_1_U518                                           |hls_dummy_mul_16s_15s_26_1_1_2234                                                                                                                                            |     39|
|1277  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__106                                                         |      8|
|1278  |    mul_16s_15s_26_1_1_U519                                           |hls_dummy_mul_16s_15s_26_1_1_2235                                                                                                                                            |     23|
|1279  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__76                                                          |      8|
|1280  |    mul_16s_15s_26_1_1_U52                                            |hls_dummy_mul_16s_15s_26_1_1_2236                                                                                                                                            |     11|
|1281  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__263                                                         |      8|
|1282  |    mul_16s_15s_26_1_1_U520                                           |hls_dummy_mul_16s_15s_26_1_1_2237                                                                                                                                            |      9|
|1283  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__245                                                         |      8|
|1284  |    mul_16s_15s_26_1_1_U521                                           |hls_dummy_mul_16s_15s_26_1_1_2238                                                                                                                                            |     52|
|1285  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__35                                                          |      8|
|1286  |    mul_16s_15s_26_1_1_U522                                           |hls_dummy_mul_16s_15s_26_1_1_2239                                                                                                                                            |     19|
|1287  |    mul_16s_15s_26_1_1_U523                                           |hls_dummy_mul_16s_15s_26_1_1_2240                                                                                                                                            |     11|
|1288  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__285                                                         |      8|
|1289  |    mul_16s_15s_26_1_1_U524                                           |hls_dummy_mul_16s_15s_26_1_1_2241                                                                                                                                            |     52|
|1290  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__186                                                         |      8|
|1291  |    mul_16s_15s_26_1_1_U525                                           |hls_dummy_mul_16s_15s_26_1_1_2242                                                                                                                                            |     11|
|1292  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__33                                                          |      8|
|1293  |    mul_16s_15s_26_1_1_U526                                           |hls_dummy_mul_16s_15s_26_1_1_2243                                                                                                                                            |      9|
|1294  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__142                                                         |      8|
|1295  |    mul_16s_15s_26_1_1_U527                                           |hls_dummy_mul_16s_15s_26_1_1_2244                                                                                                                                            |     26|
|1296  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__139                                                         |      8|
|1297  |    mul_16s_15s_26_1_1_U528                                           |hls_dummy_mul_16s_15s_26_1_1_2245                                                                                                                                            |     22|
|1298  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__172                                                         |      8|
|1299  |    mul_16s_15s_26_1_1_U529                                           |hls_dummy_mul_16s_15s_26_1_1_2246                                                                                                                                            |     52|
|1300  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__77                                                          |      8|
|1301  |    mul_16s_15s_26_1_1_U53                                            |hls_dummy_mul_16s_15s_26_1_1_2247                                                                                                                                            |      9|
|1302  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__284                                                         |      8|
|1303  |    mul_16s_15s_26_1_1_U530                                           |hls_dummy_mul_16s_15s_26_1_1_2248                                                                                                                                            |      8|
|1304  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__23                                                          |      8|
|1305  |    mul_16s_15s_26_1_1_U531                                           |hls_dummy_mul_16s_15s_26_1_1_2249                                                                                                                                            |     11|
|1306  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__28                                                          |      8|
|1307  |    mul_16s_15s_26_1_1_U532                                           |hls_dummy_mul_16s_15s_26_1_1_2250                                                                                                                                            |      9|
|1308  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__24                                                          |      8|
|1309  |    mul_16s_15s_26_1_1_U533                                           |hls_dummy_mul_16s_15s_26_1_1_2251                                                                                                                                            |     97|
|1310  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__123                                                         |      8|
|1311  |    mul_16s_15s_26_1_1_U534                                           |hls_dummy_mul_16s_15s_26_1_1_2252                                                                                                                                            |     52|
|1312  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__106                                                         |      8|
|1313  |    mul_16s_15s_26_1_1_U535                                           |hls_dummy_mul_16s_15s_26_1_1_2253                                                                                                                                            |     10|
|1314  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__153                                                         |      8|
|1315  |    mul_16s_15s_26_1_1_U536                                           |hls_dummy_mul_16s_15s_26_1_1_2254                                                                                                                                            |     11|
|1316  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__389                                                         |      8|
|1317  |    mul_16s_15s_26_1_1_U537                                           |hls_dummy_mul_16s_15s_26_1_1_2255                                                                                                                                            |      9|
|1318  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__190                                                         |      8|
|1319  |    mul_16s_15s_26_1_1_U538                                           |hls_dummy_mul_16s_15s_26_1_1_2256                                                                                                                                            |     41|
|1320  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__11                                                          |      8|
|1321  |    mul_16s_15s_26_1_1_U539                                           |hls_dummy_mul_16s_15s_26_1_1_2257                                                                                                                                            |     10|
|1322  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__212                                                         |      8|
|1323  |    mul_16s_15s_26_1_1_U54                                            |hls_dummy_mul_16s_15s_26_1_1_2258                                                                                                                                            |     82|
|1324  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__183                                                         |      8|
|1325  |    mul_16s_15s_26_1_1_U540                                           |hls_dummy_mul_16s_15s_26_1_1_2259                                                                                                                                            |      9|
|1326  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__204                                                         |      8|
|1327  |    mul_16s_15s_26_1_1_U541                                           |hls_dummy_mul_16s_15s_26_1_1_2260                                                                                                                                            |     52|
|1328  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__249                                                         |      8|
|1329  |    mul_16s_15s_26_1_1_U542                                           |hls_dummy_mul_16s_15s_26_1_1_2261                                                                                                                                            |     11|
|1330  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__156                                                         |      8|
|1331  |    mul_16s_15s_26_1_1_U544                                           |hls_dummy_mul_16s_15s_26_1_1_2262                                                                                                                                            |     52|
|1332  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__63                                                          |      8|
|1333  |    mul_16s_15s_26_1_1_U545                                           |hls_dummy_mul_16s_15s_26_1_1_2263                                                                                                                                            |     11|
|1334  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__46                                                          |      8|
|1335  |    mul_16s_15s_26_1_1_U546                                           |hls_dummy_mul_16s_15s_26_1_1_2264                                                                                                                                            |      9|
|1336  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__113                                                         |      8|
|1337  |    mul_16s_15s_26_1_1_U547                                           |hls_dummy_mul_16s_15s_26_1_1_2265                                                                                                                                            |     40|
|1338  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__36                                                          |      8|
|1339  |    mul_16s_15s_26_1_1_U548                                           |hls_dummy_mul_16s_15s_26_1_1_2266                                                                                                                                            |     10|
|1340  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__60                                                          |      8|
|1341  |    mul_16s_15s_26_1_1_U549                                           |hls_dummy_mul_16s_15s_26_1_1_2267                                                                                                                                            |     52|
|1342  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__232                                                         |      8|
|1343  |    mul_16s_15s_26_1_1_U55                                            |hls_dummy_mul_16s_15s_26_1_1_2268                                                                                                                                            |     52|
|1344  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__310                                                         |      8|
|1345  |    mul_16s_15s_26_1_1_U550                                           |hls_dummy_mul_16s_15s_26_1_1_2269                                                                                                                                            |      8|
|1346  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__175                                                         |      8|
|1347  |    mul_16s_15s_26_1_1_U551                                           |hls_dummy_mul_16s_15s_26_1_1_2270                                                                                                                                            |     11|
|1348  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__353                                                         |      8|
|1349  |    mul_16s_15s_26_1_1_U552                                           |hls_dummy_mul_16s_15s_26_1_1_2271                                                                                                                                            |      9|
|1350  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__58                                                          |      8|
|1351  |    mul_16s_15s_26_1_1_U553                                           |hls_dummy_mul_16s_15s_26_1_1_2272                                                                                                                                            |     95|
|1352  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__132                                                         |      8|
|1353  |    mul_16s_15s_26_1_1_U554                                           |hls_dummy_mul_16s_15s_26_1_1_2273                                                                                                                                            |     52|
|1354  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__124                                                         |      8|
|1355  |    mul_16s_15s_26_1_1_U555                                           |hls_dummy_mul_16s_15s_26_1_1_2274                                                                                                                                            |      9|
|1356  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__161                                                         |      8|
|1357  |    mul_16s_15s_26_1_1_U556                                           |hls_dummy_mul_16s_15s_26_1_1_2275                                                                                                                                            |     11|
|1358  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__240                                                         |      8|
|1359  |    mul_16s_15s_26_1_1_U557                                           |hls_dummy_mul_16s_15s_26_1_1_2276                                                                                                                                            |      9|
|1360  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__173                                                         |      8|
|1361  |    mul_16s_15s_26_1_1_U558                                           |hls_dummy_mul_16s_15s_26_1_1_2277                                                                                                                                            |     40|
|1362  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__70                                                          |      8|
|1363  |    mul_16s_15s_26_1_1_U559                                           |hls_dummy_mul_16s_15s_26_1_1_2278                                                                                                                                            |      9|
|1364  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__44                                                          |      8|
|1365  |    mul_16s_15s_26_1_1_U560                                           |hls_dummy_mul_16s_15s_26_1_1_2279                                                                                                                                            |      9|
|1366  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__22                                                          |      8|
|1367  |    mul_16s_15s_26_1_1_U561                                           |hls_dummy_mul_16s_15s_26_1_1_2280                                                                                                                                            |     52|
|1368  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__113                                                         |      8|
|1369  |    mul_16s_15s_26_1_1_U562                                           |hls_dummy_mul_16s_15s_26_1_1_2281                                                                                                                                            |     11|
|1370  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__377                                                         |      8|
|1371  |    mul_16s_15s_26_1_1_U563                                           |hls_dummy_mul_16s_15s_26_1_1_2282                                                                                                                                            |     19|
|1372  |    mul_16s_15s_26_1_1_U564                                           |hls_dummy_mul_16s_15s_26_1_1_2283                                                                                                                                            |     52|
|1373  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__62                                                          |      8|
|1374  |    mul_16s_15s_26_1_1_U565                                           |hls_dummy_mul_16s_15s_26_1_1_2284                                                                                                                                            |     11|
|1375  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__81                                                          |      8|
|1376  |    mul_16s_15s_26_1_1_U566                                           |hls_dummy_mul_16s_15s_26_1_1_2285                                                                                                                                            |      9|
|1377  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__316                                                         |      8|
|1378  |    mul_16s_15s_26_1_1_U567                                           |hls_dummy_mul_16s_15s_26_1_1_2286                                                                                                                                            |     39|
|1379  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__97                                                          |      8|
|1380  |    mul_16s_15s_26_1_1_U568                                           |hls_dummy_mul_16s_15s_26_1_1_2287                                                                                                                                            |      9|
|1381  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__131                                                         |      8|
|1382  |    mul_16s_15s_26_1_1_U569                                           |hls_dummy_mul_16s_15s_26_1_1_2288                                                                                                                                            |     52|
|1383  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__66                                                          |      8|
|1384  |    mul_16s_15s_26_1_1_U57                                            |hls_dummy_mul_16s_15s_26_1_1_2289                                                                                                                                            |     11|
|1385  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__21                                                          |      8|
|1386  |    mul_16s_15s_26_1_1_U570                                           |hls_dummy_mul_16s_15s_26_1_1_2290                                                                                                                                            |      8|
|1387  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__282                                                         |      8|
|1388  |    mul_16s_15s_26_1_1_U571                                           |hls_dummy_mul_16s_15s_26_1_1_2291                                                                                                                                            |     11|
|1389  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__397                                                         |      8|
|1390  |    mul_16s_15s_26_1_1_U572                                           |hls_dummy_mul_16s_15s_26_1_1_2292                                                                                                                                            |      9|
|1391  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__209                                                         |      8|
|1392  |    mul_16s_15s_26_1_1_U573                                           |hls_dummy_mul_16s_15s_26_1_1_2293                                                                                                                                            |     97|
|1393  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__94                                                          |      8|
|1394  |    mul_16s_15s_26_1_1_U574                                           |hls_dummy_mul_16s_15s_26_1_1_2294                                                                                                                                            |     52|
|1395  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__252                                                         |      8|
|1396  |    mul_16s_15s_26_1_1_U575                                           |hls_dummy_mul_16s_15s_26_1_1_2295                                                                                                                                            |     10|
|1397  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__128                                                         |      8|
|1398  |    mul_16s_15s_26_1_1_U576                                           |hls_dummy_mul_16s_15s_26_1_1_2296                                                                                                                                            |     11|
|1399  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__30                                                          |      8|
|1400  |    mul_16s_15s_26_1_1_U577                                           |hls_dummy_mul_16s_15s_26_1_1_2297                                                                                                                                            |      9|
|1401  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__72                                                          |      8|
|1402  |    mul_16s_15s_26_1_1_U578                                           |hls_dummy_mul_16s_15s_26_1_1_2298                                                                                                                                            |     41|
|1403  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__52                                                          |      8|
|1404  |    mul_16s_15s_26_1_1_U579                                           |hls_dummy_mul_16s_15s_26_1_1_2299                                                                                                                                            |     10|
|1405  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__29                                                          |      8|
|1406  |    mul_16s_15s_26_1_1_U58                                            |hls_dummy_mul_16s_15s_26_1_1_2300                                                                                                                                            |      9|
|1407  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__93                                                          |      8|
|1408  |    mul_16s_15s_26_1_1_U580                                           |hls_dummy_mul_16s_15s_26_1_1_2301                                                                                                                                            |      9|
|1409  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__354                                                         |      8|
|1410  |    mul_16s_15s_26_1_1_U581                                           |hls_dummy_mul_16s_15s_26_1_1_2302                                                                                                                                            |     52|
|1411  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__6                                                           |      8|
|1412  |    mul_16s_15s_26_1_1_U582                                           |hls_dummy_mul_16s_15s_26_1_1_2303                                                                                                                                            |     11|
|1413  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__301                                                         |      8|
|1414  |    mul_16s_15s_26_1_1_U583                                           |hls_dummy_mul_16s_15s_26_1_1_2304                                                                                                                                            |     52|
|1415  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__25                                                          |      8|
|1416  |    mul_16s_15s_26_1_1_U585                                           |hls_dummy_mul_16s_15s_26_1_1_2305                                                                                                                                            |     11|
|1417  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__278                                                         |      8|
|1418  |    mul_16s_15s_26_1_1_U586                                           |hls_dummy_mul_16s_15s_26_1_1_2306                                                                                                                                            |      9|
|1419  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__378                                                         |      8|
|1420  |    mul_16s_15s_26_1_1_U587                                           |hls_dummy_mul_16s_15s_26_1_1_2307                                                                                                                                            |     40|
|1421  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__75                                                          |      8|
|1422  |    mul_16s_15s_26_1_1_U588                                           |hls_dummy_mul_16s_15s_26_1_1_2308                                                                                                                                            |     10|
|1423  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__103                                                         |      8|
|1424  |    mul_16s_15s_26_1_1_U589                                           |hls_dummy_mul_16s_15s_26_1_1_2309                                                                                                                                            |     52|
|1425  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__9                                                           |      8|
|1426  |    mul_16s_15s_26_1_1_U59                                            |hls_dummy_mul_16s_15s_26_1_1_2310                                                                                                                                            |     39|
|1427  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__208                                                         |      8|
|1428  |    mul_16s_15s_26_1_1_U590                                           |hls_dummy_mul_16s_15s_26_1_1_2311                                                                                                                                            |      8|
|1429  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__253                                                         |      8|
|1430  |    mul_16s_15s_26_1_1_U591                                           |hls_dummy_mul_16s_15s_26_1_1_2312                                                                                                                                            |     11|
|1431  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__100                                                         |      8|
|1432  |    mul_16s_15s_26_1_1_U592                                           |hls_dummy_mul_16s_15s_26_1_1_2313                                                                                                                                            |      9|
|1433  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__235                                                         |      8|
|1434  |    mul_16s_15s_26_1_1_U593                                           |hls_dummy_mul_16s_15s_26_1_1_2314                                                                                                                                            |     95|
|1435  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__24                                                          |      8|
|1436  |    mul_16s_15s_26_1_1_U594                                           |hls_dummy_mul_16s_15s_26_1_1_2315                                                                                                                                            |     52|
|1437  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__303                                                         |      8|
|1438  |    mul_16s_15s_26_1_1_U595                                           |hls_dummy_mul_16s_15s_26_1_1_2316                                                                                                                                            |      9|
|1439  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__47                                                          |      8|
|1440  |    mul_16s_15s_26_1_1_U596                                           |hls_dummy_mul_16s_15s_26_1_1_2317                                                                                                                                            |     11|
|1441  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__105                                                         |      8|
|1442  |    mul_16s_15s_26_1_1_U597                                           |hls_dummy_mul_16s_15s_26_1_1_2318                                                                                                                                            |      9|
|1443  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__74                                                          |      8|
|1444  |    mul_16s_15s_26_1_1_U598                                           |hls_dummy_mul_16s_15s_26_1_1_2319                                                                                                                                            |     40|
|1445  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__109                                                         |      8|
|1446  |    mul_16s_15s_26_1_1_U599                                           |hls_dummy_mul_16s_15s_26_1_1_2320                                                                                                                                            |      9|
|1447  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__78                                                          |      8|
|1448  |    mul_16s_15s_26_1_1_U60                                            |hls_dummy_mul_16s_15s_26_1_1_2321                                                                                                                                            |     23|
|1449  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__198                                                         |      8|
|1450  |    mul_16s_15s_26_1_1_U600                                           |hls_dummy_mul_16s_15s_26_1_1_2322                                                                                                                                            |      9|
|1451  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__379                                                         |      8|
|1452  |    mul_16s_15s_26_1_1_U601                                           |hls_dummy_mul_16s_15s_26_1_1_2323                                                                                                                                            |     52|
|1453  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__26                                                          |      8|
|1454  |    mul_16s_15s_26_1_1_U602                                           |hls_dummy_mul_16s_15s_26_1_1_2324                                                                                                                                            |     11|
|1455  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__279                                                         |      8|
|1456  |    mul_16s_15s_26_1_1_U603                                           |hls_dummy_mul_16s_15s_26_1_1_2325                                                                                                                                            |     52|
|1457  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__140                                                         |      8|
|1458  |    mul_16s_15s_26_1_1_U604                                           |hls_dummy_mul_16s_15s_26_1_1_2326                                                                                                                                            |     19|
|1459  |    mul_16s_15s_26_1_1_U605                                           |hls_dummy_mul_16s_15s_26_1_1_2327                                                                                                                                            |     11|
|1460  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__328                                                         |      8|
|1461  |    mul_16s_15s_26_1_1_U606                                           |hls_dummy_mul_16s_15s_26_1_1_2328                                                                                                                                            |      9|
|1462  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__89                                                          |      8|
|1463  |    mul_16s_15s_26_1_1_U607                                           |hls_dummy_mul_16s_15s_26_1_1_2329                                                                                                                                            |     39|
|1464  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__141                                                         |      8|
|1465  |    mul_16s_15s_26_1_1_U608                                           |hls_dummy_mul_16s_15s_26_1_1_2330                                                                                                                                            |      9|
|1466  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__176                                                         |      8|
|1467  |    mul_16s_15s_26_1_1_U609                                           |hls_dummy_mul_16s_15s_26_1_1_2331                                                                                                                                            |     52|
|1468  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__14                                                          |      8|
|1469  |    mul_16s_15s_26_1_1_U61                                            |hls_dummy_mul_16s_15s_26_1_1_2332                                                                                                                                            |      9|
|1470  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__349                                                         |      8|
|1471  |    mul_16s_15s_26_1_1_U610                                           |hls_dummy_mul_16s_15s_26_1_1_2333                                                                                                                                            |      8|
|1472  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__265                                                         |      8|
|1473  |    mul_16s_15s_26_1_1_U611                                           |hls_dummy_mul_16s_15s_26_1_1_2334                                                                                                                                            |     11|
|1474  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__223                                                         |      8|
|1475  |    mul_16s_15s_26_1_1_U612                                           |hls_dummy_mul_16s_15s_26_1_1_2335                                                                                                                                            |      9|
|1476  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__155                                                         |      8|
|1477  |    mul_16s_15s_26_1_1_U613                                           |hls_dummy_mul_16s_15s_26_1_1_2336                                                                                                                                            |     97|
|1478  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__81                                                          |      8|
|1479  |    mul_16s_15s_26_1_1_U614                                           |hls_dummy_mul_16s_15s_26_1_1_2337                                                                                                                                            |     52|
|1480  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__115                                                         |      8|
|1481  |    mul_16s_15s_26_1_1_U615                                           |hls_dummy_mul_16s_15s_26_1_1_2338                                                                                                                                            |     10|
|1482  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__32                                                          |      8|
|1483  |    mul_16s_15s_26_1_1_U616                                           |hls_dummy_mul_16s_15s_26_1_1_2339                                                                                                                                            |     11|
|1484  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__94                                                          |      8|
|1485  |    mul_16s_15s_26_1_1_U617                                           |hls_dummy_mul_16s_15s_26_1_1_2340                                                                                                                                            |      9|
|1486  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__112                                                         |      8|
|1487  |    mul_16s_15s_26_1_1_U618                                           |hls_dummy_mul_16s_15s_26_1_1_2341                                                                                                                                            |     41|
|1488  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__92                                                          |      8|
|1489  |    mul_16s_15s_26_1_1_U619                                           |hls_dummy_mul_16s_15s_26_1_1_2342                                                                                                                                            |     10|
|1490  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__66                                                          |      8|
|1491  |    mul_16s_15s_26_1_1_U62                                            |hls_dummy_mul_16s_15s_26_1_1_2343                                                                                                                                            |     52|
|1492  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__120                                                         |      8|
|1493  |    mul_16s_15s_26_1_1_U620                                           |hls_dummy_mul_16s_15s_26_1_1_2344                                                                                                                                            |      9|
|1494  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__14                                                          |      8|
|1495  |    mul_16s_15s_26_1_1_U621                                           |hls_dummy_mul_16s_15s_26_1_1_2345                                                                                                                                            |     52|
|1496  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__64                                                          |      8|
|1497  |    mul_16s_15s_26_1_1_U622                                           |hls_dummy_mul_16s_15s_26_1_1_2346                                                                                                                                            |     11|
|1498  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__367                                                         |      8|
|1499  |    mul_16s_15s_26_1_1_U623                                           |hls_dummy_mul_16s_15s_26_1_1_2347                                                                                                                                            |     52|
|1500  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__10                                                          |      8|
|1501  |    mul_16s_15s_26_1_1_U624                                           |hls_dummy_mul_16s_15s_26_1_1_2348                                                                                                                                            |     11|
|1502  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__109                                                         |      8|
|1503  |    mul_16s_15s_26_1_1_U626                                           |hls_dummy_mul_16s_15s_26_1_1_2349                                                                                                                                            |      9|
|1504  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__3                                                           |      8|
|1505  |    mul_16s_15s_26_1_1_U627                                           |hls_dummy_mul_16s_15s_26_1_1_2350                                                                                                                                            |     40|
|1506  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__126                                                         |      8|
|1507  |    mul_16s_15s_26_1_1_U628                                           |hls_dummy_mul_16s_15s_26_1_1_2351                                                                                                                                            |     10|
|1508  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__158                                                         |      8|
|1509  |    mul_16s_15s_26_1_1_U629                                           |hls_dummy_mul_16s_15s_26_1_1_2352                                                                                                                                            |     52|
|1510  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__177                                                         |      8|
|1511  |    mul_16s_15s_26_1_1_U63                                            |hls_dummy_mul_16s_15s_26_1_1_2353                                                                                                                                            |     11|
|1512  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__213                                                         |      8|
|1513  |    mul_16s_15s_26_1_1_U630                                           |hls_dummy_mul_16s_15s_26_1_1_2354                                                                                                                                            |      8|
|1514  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__212                                                         |      8|
|1515  |    mul_16s_15s_26_1_1_U631                                           |hls_dummy_mul_16s_15s_26_1_1_2355                                                                                                                                            |     11|
|1516  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__360                                                         |      8|
|1517  |    mul_16s_15s_26_1_1_U632                                           |hls_dummy_mul_16s_15s_26_1_1_2356                                                                                                                                            |      9|
|1518  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__37                                                          |      8|
|1519  |    mul_16s_15s_26_1_1_U633                                           |hls_dummy_mul_16s_15s_26_1_1_2357                                                                                                                                            |     95|
|1520  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__134                                                         |      8|
|1521  |    mul_16s_15s_26_1_1_U634                                           |hls_dummy_mul_16s_15s_26_1_1_2358                                                                                                                                            |     52|
|1522  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__307                                                         |      8|
|1523  |    mul_16s_15s_26_1_1_U635                                           |hls_dummy_mul_16s_15s_26_1_1_2359                                                                                                                                            |      9|
|1524  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__166                                                         |      8|
|1525  |    mul_16s_15s_26_1_1_U636                                           |hls_dummy_mul_16s_15s_26_1_1_2360                                                                                                                                            |     11|
|1526  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__225                                                         |      8|
|1527  |    mul_16s_15s_26_1_1_U637                                           |hls_dummy_mul_16s_15s_26_1_1_2361                                                                                                                                            |      9|
|1528  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__257                                                         |      8|
|1529  |    mul_16s_15s_26_1_1_U638                                           |hls_dummy_mul_16s_15s_26_1_1_2362                                                                                                                                            |     40|
|1530  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__124                                                         |      8|
|1531  |    mul_16s_15s_26_1_1_U639                                           |hls_dummy_mul_16s_15s_26_1_1_2363                                                                                                                                            |      9|
|1532  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__91                                                          |      8|
|1533  |    mul_16s_15s_26_1_1_U64                                            |hls_dummy_mul_16s_15s_26_1_1_2364                                                                                                                                            |     52|
|1534  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__41                                                          |      8|
|1535  |    mul_16s_15s_26_1_1_U640                                           |hls_dummy_mul_16s_15s_26_1_1_2365                                                                                                                                            |      9|
|1536  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__87                                                          |      8|
|1537  |    mul_16s_15s_26_1_1_U641                                           |hls_dummy_mul_16s_15s_26_1_1_2366                                                                                                                                            |     52|
|1538  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__99                                                          |      8|
|1539  |    mul_16s_15s_26_1_1_U642                                           |hls_dummy_mul_16s_15s_26_1_1_2367                                                                                                                                            |     11|
|1540  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__68                                                          |      8|
|1541  |    mul_16s_15s_26_1_1_U643                                           |hls_dummy_mul_16s_15s_26_1_1_2368                                                                                                                                            |     52|
|1542  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__35                                                          |      8|
|1543  |    mul_16s_15s_26_1_1_U644                                           |hls_dummy_mul_16s_15s_26_1_1_2369                                                                                                                                            |     11|
|1544  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__86                                                          |      8|
|1545  |    mul_16s_15s_26_1_1_U645                                           |hls_dummy_mul_16s_15s_26_1_1_2370                                                                                                                                            |     19|
|1546  |    mul_16s_15s_26_1_1_U646                                           |hls_dummy_mul_16s_15s_26_1_1_2371                                                                                                                                            |      9|
|1547  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__6                                                           |      8|
|1548  |    mul_16s_15s_26_1_1_U647                                           |hls_dummy_mul_16s_15s_26_1_1_2372                                                                                                                                            |     39|
|1549  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__155                                                         |      8|
|1550  |    mul_16s_15s_26_1_1_U648                                           |hls_dummy_mul_16s_15s_26_1_1_2373                                                                                                                                            |      9|
|1551  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__185                                                         |      8|
|1552  |    mul_16s_15s_26_1_1_U649                                           |hls_dummy_mul_16s_15s_26_1_1_2374                                                                                                                                            |     52|
|1553  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__229                                                         |      8|
|1554  |    mul_16s_15s_26_1_1_U65                                            |hls_dummy_mul_16s_15s_26_1_1_2375                                                                                                                                            |     11|
|1555  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__97                                                          |      8|
|1556  |    mul_16s_15s_26_1_1_U650                                           |hls_dummy_mul_16s_15s_26_1_1_2376                                                                                                                                            |      8|
|1557  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__228                                                         |      8|
|1558  |    mul_16s_15s_26_1_1_U651                                           |hls_dummy_mul_16s_15s_26_1_1_2377                                                                                                                                            |     11|
|1559  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__291                                                         |      8|
|1560  |    mul_16s_15s_26_1_1_U652                                           |hls_dummy_mul_16s_15s_26_1_1_2378                                                                                                                                            |      9|
|1561  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__272                                                         |      8|
|1562  |    mul_16s_15s_26_1_1_U653                                           |hls_dummy_mul_16s_15s_26_1_1_2379                                                                                                                                            |     66|
|1563  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__31                                                          |      8|
|1564  |    mul_16s_15s_26_1_1_U654                                           |hls_dummy_mul_16s_15s_26_1_1_2380                                                                                                                                            |     52|
|1565  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__343                                                         |      8|
|1566  |    mul_16s_15s_26_1_1_U655                                           |hls_dummy_mul_16s_15s_26_1_1_2381                                                                                                                                            |     23|
|1567  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__82                                                          |      8|
|1568  |    mul_16s_15s_26_1_1_U656                                           |hls_dummy_mul_16s_15s_26_1_1_2382                                                                                                                                            |     11|
|1569  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__12                                                          |      8|
|1570  |    mul_16s_15s_26_1_1_U657                                           |hls_dummy_mul_16s_15s_26_1_1_2383                                                                                                                                            |      9|
|1571  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__61                                                          |      8|
|1572  |    mul_16s_15s_26_1_1_U658                                           |hls_dummy_mul_16s_15s_26_1_1_2384                                                                                                                                            |     41|
|1573  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__39                                                          |      8|
|1574  |    mul_16s_15s_26_1_1_U659                                           |hls_dummy_mul_16s_15s_26_1_1_2385                                                                                                                                            |     25|
|1575  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__144                                                         |      8|
|1576  |    mul_16s_15s_26_1_1_U66                                            |hls_dummy_mul_16s_15s_26_1_1_2386                                                                                                                                            |      9|
|1577  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__13                                                          |      8|
|1578  |    mul_16s_15s_26_1_1_U660                                           |hls_dummy_mul_16s_15s_26_1_1_2387                                                                                                                                            |      9|
|1579  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__52                                                          |      8|
|1580  |    mul_16s_15s_26_1_1_U661                                           |hls_dummy_mul_16s_15s_26_1_1_2388                                                                                                                                            |     52|
|1581  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__351                                                         |      8|
|1582  |    mul_16s_15s_26_1_1_U662                                           |hls_dummy_mul_16s_15s_26_1_1_2389                                                                                                                                            |     11|
|1583  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__3                                                           |      8|
|1584  |    mul_16s_15s_26_1_1_U663                                           |hls_dummy_mul_16s_15s_26_1_1_2390                                                                                                                                            |     52|
|1585  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__205                                                         |      8|
|1586  |    mul_16s_15s_26_1_1_U664                                           |hls_dummy_mul_16s_15s_26_1_1_2391                                                                                                                                            |     11|
|1587  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__342                                                         |      8|
|1588  |    mul_16s_15s_26_1_1_U665                                           |hls_dummy_mul_16s_15s_26_1_1_2392                                                                                                                                            |      9|
|1589  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__306                                                         |      8|
|1590  |    mul_16s_15s_26_1_1_U667                                           |hls_dummy_mul_16s_15s_26_1_1_2393                                                                                                                                            |     25|
|1591  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__206                                                         |      8|
|1592  |    mul_16s_15s_26_1_1_U668                                           |hls_dummy_mul_16s_15s_26_1_1_2394                                                                                                                                            |     23|
|1593  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__4                                                           |      8|
|1594  |    mul_16s_15s_26_1_1_U669                                           |hls_dummy_mul_16s_15s_26_1_1_2395                                                                                                                                            |     52|
|1595  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__107                                                         |      8|
|1596  |    mul_16s_15s_26_1_1_U67                                            |hls_dummy_mul_16s_15s_26_1_1_2396                                                                                                                                            |     26|
|1597  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__170                                                         |      8|
|1598  |    mul_16s_15s_26_1_1_U670                                           |hls_dummy_mul_16s_15s_26_1_1_2397                                                                                                                                            |      8|
|1599  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__34                                                          |      8|
|1600  |    mul_16s_15s_26_1_1_U671                                           |hls_dummy_mul_16s_15s_26_1_1_2398                                                                                                                                            |     11|
|1601  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__79                                                          |      8|
|1602  |    mul_16s_15s_26_1_1_U672                                           |hls_dummy_mul_16s_15s_26_1_1_2399                                                                                                                                            |      9|
|1603  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__315                                                         |      8|
|1604  |    mul_16s_15s_26_1_1_U673                                           |hls_dummy_mul_16s_15s_26_1_1_2400                                                                                                                                            |     10|
|1605  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__10                                                          |      8|
|1606  |    mul_16s_15s_26_1_1_U674                                           |hls_dummy_mul_16s_15s_26_1_1_2401                                                                                                                                            |     52|
|1607  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__127                                                         |      8|
|1608  |    mul_16s_15s_26_1_1_U675                                           |hls_dummy_mul_16s_15s_26_1_1_2402                                                                                                                                            |     41|
|1609  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__53                                                          |      8|
|1610  |    mul_16s_15s_26_1_1_U676                                           |hls_dummy_mul_16s_15s_26_1_1_2403                                                                                                                                            |     11|
|1611  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__326                                                         |      8|
|1612  |    mul_16s_15s_26_1_1_U677                                           |hls_dummy_mul_16s_15s_26_1_1_2404                                                                                                                                            |      9|
|1613  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__393                                                         |      8|
|1614  |    mul_16s_15s_26_1_1_U678                                           |hls_dummy_mul_16s_15s_26_1_1_2405                                                                                                                                            |     39|
|1615  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__199                                                         |      8|
|1616  |    mul_16s_15s_26_1_1_U679                                           |hls_dummy_mul_16s_15s_26_1_1_2406                                                                                                                                            |      9|
|1617  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__159                                                         |      8|
|1618  |    mul_16s_15s_26_1_1_U68                                            |hls_dummy_mul_16s_15s_26_1_1_2407                                                                                                                                            |     22|
|1619  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__186                                                         |      8|
|1620  |    mul_16s_15s_26_1_1_U680                                           |hls_dummy_mul_16s_15s_26_1_1_2408                                                                                                                                            |      9|
|1621  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__49                                                          |      8|
|1622  |    mul_16s_15s_26_1_1_U681                                           |hls_dummy_mul_16s_15s_26_1_1_2409                                                                                                                                            |     52|
|1623  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__60                                                          |      8|
|1624  |    mul_16s_15s_26_1_1_U682                                           |hls_dummy_mul_16s_15s_26_1_1_2410                                                                                                                                            |     11|
|1625  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__39                                                          |      8|
|1626  |    mul_16s_15s_26_1_1_U683                                           |hls_dummy_mul_16s_15s_26_1_1_2411                                                                                                                                            |     52|
|1627  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__334                                                         |      8|
|1628  |    mul_16s_15s_26_1_1_U684                                           |hls_dummy_mul_16s_15s_26_1_1_2412                                                                                                                                            |     11|
|1629  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__227                                                         |      8|
|1630  |    mul_16s_15s_26_1_1_U685                                           |hls_dummy_mul_16s_15s_26_1_1_2413                                                                                                                                            |      9|
|1631  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__243                                                         |      8|
|1632  |    mul_16s_15s_26_1_1_U686                                           |hls_dummy_mul_16s_15s_26_1_1_2414                                                                                                                                            |     26|
|1633  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U637/tmp_product_funnel__31                                                          |      8|
|1634  |    mul_16s_15s_26_1_1_U687                                           |hls_dummy_mul_16s_15s_26_1_1_2415                                                                                                                                            |     10|
|1635  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__5                                                           |      8|
|1636  |    mul_16s_15s_26_1_1_U688                                           |hls_dummy_mul_16s_15s_26_1_1_2416                                                                                                                                            |     96|
|1637  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__152                                                         |      8|
|1638  |    mul_16s_15s_26_1_1_U689                                           |hls_dummy_mul_16s_15s_26_1_1_2417                                                                                                                                            |     52|
|1639  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__60                                                          |      8|
|1640  |    mul_16s_15s_26_1_1_U69                                            |hls_dummy_mul_16s_15s_26_1_1_2418                                                                                                                                            |     52|
|1641  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__127                                                         |      8|
|1642  |    mul_16s_15s_26_1_1_U690                                           |hls_dummy_mul_16s_15s_26_1_1_2419                                                                                                                                            |      8|
|1643  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__56                                                          |      8|
|1644  |    mul_16s_15s_26_1_1_U691                                           |hls_dummy_mul_16s_15s_26_1_1_2420                                                                                                                                            |     11|
|1645  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__174                                                         |      8|
|1646  |    mul_16s_15s_26_1_1_U692                                           |hls_dummy_mul_16s_15s_26_1_1_2421                                                                                                                                            |      9|
|1647  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__161                                                         |      8|
|1648  |    mul_16s_15s_26_1_1_U693                                           |hls_dummy_mul_16s_15s_26_1_1_2422                                                                                                                                            |     70|
|1649  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__79                                                          |      8|
|1650  |    mul_16s_15s_26_1_1_U694                                           |hls_dummy_mul_16s_15s_26_1_1_2423                                                                                                                                            |     52|
|1651  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__32                                                          |      8|
|1652  |    mul_16s_15s_26_1_1_U695                                           |hls_dummy_mul_16s_15s_26_1_1_2424                                                                                                                                            |     22|
|1653  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__135                                                         |      8|
|1654  |    mul_16s_15s_26_1_1_U696                                           |hls_dummy_mul_16s_15s_26_1_1_2425                                                                                                                                            |     11|
|1655  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__258                                                         |      8|
|1656  |    mul_16s_15s_26_1_1_U697                                           |hls_dummy_mul_16s_15s_26_1_1_2426                                                                                                                                            |      9|
|1657  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__304                                                         |      8|
|1658  |    mul_16s_15s_26_1_1_U698                                           |hls_dummy_mul_16s_15s_26_1_1_2427                                                                                                                                            |     39|
|1659  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__80                                                          |      8|
|1660  |    mul_16s_15s_26_1_1_U699                                           |hls_dummy_mul_16s_15s_26_1_1_2428                                                                                                                                            |     23|
|1661  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__58                                                          |      8|
|1662  |    mul_16s_15s_26_1_1_U70                                            |hls_dummy_mul_16s_15s_26_1_1_2429                                                                                                                                            |      8|
|1663  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__139                                                         |      8|
|1664  |    mul_16s_15s_26_1_1_U700                                           |hls_dummy_mul_16s_15s_26_1_1_2430                                                                                                                                            |      9|
|1665  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__105                                                         |      8|
|1666  |    mul_16s_15s_26_1_1_U701                                           |hls_dummy_mul_16s_15s_26_1_1_2431                                                                                                                                            |     52|
|1667  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__239                                                         |      8|
|1668  |    mul_16s_15s_26_1_1_U702                                           |hls_dummy_mul_16s_15s_26_1_1_2432                                                                                                                                            |     11|
|1669  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__47                                                          |      8|
|1670  |    mul_16s_15s_26_1_1_U703                                           |hls_dummy_mul_16s_15s_26_1_1_2433                                                                                                                                            |     52|
|1671  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__92                                                          |      8|
|1672  |    mul_16s_15s_26_1_1_U704                                           |hls_dummy_mul_16s_15s_26_1_1_2434                                                                                                                                            |     11|
|1673  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__390                                                         |      8|
|1674  |    mul_16s_15s_26_1_1_U705                                           |hls_dummy_mul_16s_15s_26_1_1_2435                                                                                                                                            |      9|
|1675  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__36                                                          |      8|
|1676  |    mul_16s_15s_26_1_1_U706                                           |hls_dummy_mul_16s_15s_26_1_1_2436                                                                                                                                            |     26|
|1677  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__110                                                         |      8|
|1678  |    mul_16s_15s_26_1_1_U708                                           |hls_dummy_mul_16s_15s_26_1_1_2437                                                                                                                                            |     23|
|1679  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__143                                                         |      8|
|1680  |    mul_16s_15s_26_1_1_U709                                           |hls_dummy_mul_16s_15s_26_1_1_2438                                                                                                                                            |     52|
|1681  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__359                                                         |      8|
|1682  |    mul_16s_15s_26_1_1_U71                                            |hls_dummy_mul_16s_15s_26_1_1_2439                                                                                                                                            |     19|
|1683  |    mul_16s_15s_26_1_1_U710                                           |hls_dummy_mul_16s_15s_26_1_1_2440                                                                                                                                            |      8|
|1684  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__141                                                         |      8|
|1685  |    mul_16s_15s_26_1_1_U711                                           |hls_dummy_mul_16s_15s_26_1_1_2441                                                                                                                                            |     11|
|1686  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__254                                                         |      8|
|1687  |    mul_16s_15s_26_1_1_U712                                           |hls_dummy_mul_16s_15s_26_1_1_2442                                                                                                                                            |      9|
|1688  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__297                                                         |      8|
|1689  |    mul_16s_15s_26_1_1_U713                                           |hls_dummy_mul_16s_15s_26_1_1_2443                                                                                                                                            |     70|
|1690  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel                                                              |      8|
|1691  |    mul_16s_15s_26_1_1_U714                                           |hls_dummy_mul_16s_15s_26_1_1_2444                                                                                                                                            |     52|
|1692  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__347                                                         |      8|
|1693  |    mul_16s_15s_26_1_1_U715                                           |hls_dummy_mul_16s_15s_26_1_1_2445                                                                                                                                            |     23|
|1694  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__12                                                          |      8|
|1695  |    mul_16s_15s_26_1_1_U716                                           |hls_dummy_mul_16s_15s_26_1_1_2446                                                                                                                                            |     11|
|1696  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__18                                                          |      8|
|1697  |    mul_16s_15s_26_1_1_U717                                           |hls_dummy_mul_16s_15s_26_1_1_2447                                                                                                                                            |      9|
|1698  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__59                                                          |      8|
|1699  |    mul_16s_15s_26_1_1_U718                                           |hls_dummy_mul_16s_15s_26_1_1_2448                                                                                                                                            |     40|
|1700  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__42                                                          |      8|
|1701  |    mul_16s_15s_26_1_1_U719                                           |hls_dummy_mul_16s_15s_26_1_1_2449                                                                                                                                            |     24|
|1702  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__21                                                          |      8|
|1703  |    mul_16s_15s_26_1_1_U72                                            |hls_dummy_mul_16s_15s_26_1_1_2450                                                                                                                                            |     11|
|1704  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__314                                                         |      8|
|1705  |    mul_16s_15s_26_1_1_U720                                           |hls_dummy_mul_16s_15s_26_1_1_2451                                                                                                                                            |      9|
|1706  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__241                                                         |      8|
|1707  |    mul_16s_15s_26_1_1_U721                                           |hls_dummy_mul_16s_15s_26_1_1_2452                                                                                                                                            |     52|
|1708  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__184                                                         |      8|
|1709  |    mul_16s_15s_26_1_1_U722                                           |hls_dummy_mul_16s_15s_26_1_1_2453                                                                                                                                            |     11|
|1710  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__325                                                         |      8|
|1711  |    mul_16s_15s_26_1_1_U723                                           |hls_dummy_mul_16s_15s_26_1_1_2454                                                                                                                                            |     52|
|1712  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__371                                                         |      8|
|1713  |    mul_16s_15s_26_1_1_U724                                           |hls_dummy_mul_16s_15s_26_1_1_2455                                                                                                                                            |     11|
|1714  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__266                                                         |      8|
|1715  |    mul_16s_15s_26_1_1_U725                                           |hls_dummy_mul_16s_15s_26_1_1_2456                                                                                                                                            |      9|
|1716  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__16                                                          |      8|
|1717  |    mul_16s_15s_26_1_1_U726                                           |hls_dummy_mul_16s_15s_26_1_1_2457                                                                                                                                            |     27|
|1718  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__67                                                          |      8|
|1719  |    mul_16s_15s_26_1_1_U727                                           |hls_dummy_mul_16s_15s_26_1_1_2458                                                                                                                                            |     19|
|1720  |    mul_16s_15s_26_1_1_U728                                           |hls_dummy_mul_16s_15s_26_1_1_2459                                                                                                                                            |     22|
|1721  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__95                                                          |      8|
|1722  |    mul_16s_15s_26_1_1_U729                                           |hls_dummy_mul_16s_15s_26_1_1_2460                                                                                                                                            |     52|
|1723  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel                                                              |      8|
|1724  |    mul_16s_15s_26_1_1_U73                                            |hls_dummy_mul_16s_15s_26_1_1_2461                                                                                                                                            |      9|
|1725  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__356                                                         |      8|
|1726  |    mul_16s_15s_26_1_1_U730                                           |hls_dummy_mul_16s_15s_26_1_1_2462                                                                                                                                            |      8|
|1727  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__206                                                         |      8|
|1728  |    mul_16s_15s_26_1_1_U731                                           |hls_dummy_mul_16s_15s_26_1_1_2463                                                                                                                                            |     11|
|1729  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__199                                                         |      8|
|1730  |    mul_16s_15s_26_1_1_U732                                           |hls_dummy_mul_16s_15s_26_1_1_2464                                                                                                                                            |      9|
|1731  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__352                                                         |      8|
|1732  |    mul_16s_15s_26_1_1_U733                                           |hls_dummy_mul_16s_15s_26_1_1_2465                                                                                                                                            |     68|
|1733  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__205                                                         |      8|
|1734  |    mul_16s_15s_26_1_1_U734                                           |hls_dummy_mul_16s_15s_26_1_1_2466                                                                                                                                            |     52|
|1735  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__333                                                         |      8|
|1736  |    mul_16s_15s_26_1_1_U735                                           |hls_dummy_mul_16s_15s_26_1_1_2467                                                                                                                                            |     22|
|1737  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__35                                                          |      8|
|1738  |    mul_16s_15s_26_1_1_U736                                           |hls_dummy_mul_16s_15s_26_1_1_2468                                                                                                                                            |     11|
|1739  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__119                                                         |      8|
|1740  |    mul_16s_15s_26_1_1_U737                                           |hls_dummy_mul_16s_15s_26_1_1_2469                                                                                                                                            |      9|
|1741  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__286                                                         |      8|
|1742  |    mul_16s_15s_26_1_1_U738                                           |hls_dummy_mul_16s_15s_26_1_1_2470                                                                                                                                            |     39|
|1743  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__169                                                         |      8|
|1744  |    mul_16s_15s_26_1_1_U739                                           |hls_dummy_mul_16s_15s_26_1_1_2471                                                                                                                                            |     25|
|1745  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__19                                                          |      8|
|1746  |    mul_16s_15s_26_1_1_U74                                            |hls_dummy_mul_16s_15s_26_1_1_2472                                                                                                                                            |     86|
|1747  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__188                                                         |      8|
|1748  |    mul_16s_15s_26_1_1_U740                                           |hls_dummy_mul_16s_15s_26_1_1_2473                                                                                                                                            |      9|
|1749  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__261                                                         |      8|
|1750  |    mul_16s_15s_26_1_1_U741                                           |hls_dummy_mul_16s_15s_26_1_1_2474                                                                                                                                            |     52|
|1751  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__392                                                         |      8|
|1752  |    mul_16s_15s_26_1_1_U742                                           |hls_dummy_mul_16s_15s_26_1_1_2475                                                                                                                                            |     11|
|1753  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__210                                                         |      8|
|1754  |    mul_16s_15s_26_1_1_U743                                           |hls_dummy_mul_16s_15s_26_1_1_2476                                                                                                                                            |     52|
|1755  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__123                                                         |      8|
|1756  |    mul_16s_15s_26_1_1_U744                                           |hls_dummy_mul_16s_15s_26_1_1_2477                                                                                                                                            |     11|
|1757  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__55                                                          |      8|
|1758  |    mul_16s_15s_26_1_1_U745                                           |hls_dummy_mul_16s_15s_26_1_1_2478                                                                                                                                            |      9|
|1759  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__1                                                           |      8|
|1760  |    mul_16s_15s_26_1_1_U746                                           |hls_dummy_mul_16s_15s_26_1_1_2479                                                                                                                                            |     26|
|1761  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__207                                                         |      8|
|1762  |    mul_16s_15s_26_1_1_U747                                           |hls_dummy_mul_16s_15s_26_1_1_2480                                                                                                                                            |     22|
|1763  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__37                                                          |      8|
|1764  |    mul_16s_15s_26_1_1_U749                                           |hls_dummy_mul_16s_15s_26_1_1_2481                                                                                                                                            |     52|
|1765  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__53                                                          |      8|
|1766  |    mul_16s_15s_26_1_1_U75                                            |hls_dummy_mul_16s_15s_26_1_1_2482                                                                                                                                            |     52|
|1767  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__69                                                          |      8|
|1768  |    mul_16s_15s_26_1_1_U750                                           |hls_dummy_mul_16s_15s_26_1_1_2483                                                                                                                                            |      8|
|1769  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__47                                                          |      8|
|1770  |    mul_16s_15s_26_1_1_U751                                           |hls_dummy_mul_16s_15s_26_1_1_2484                                                                                                                                            |     11|
|1771  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__90                                                          |      8|
|1772  |    mul_16s_15s_26_1_1_U752                                           |hls_dummy_mul_16s_15s_26_1_1_2485                                                                                                                                            |      9|
|1773  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__330                                                         |      8|
|1774  |    mul_16s_15s_26_1_1_U753                                           |hls_dummy_mul_16s_15s_26_1_1_2486                                                                                                                                            |     71|
|1775  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__64                                                          |      8|
|1776  |    mul_16s_15s_26_1_1_U754                                           |hls_dummy_mul_16s_15s_26_1_1_2487                                                                                                                                            |     52|
|1777  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__388                                                         |      8|
|1778  |    mul_16s_15s_26_1_1_U755                                           |hls_dummy_mul_16s_15s_26_1_1_2488                                                                                                                                            |     23|
|1779  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__121                                                         |      8|
|1780  |    mul_16s_15s_26_1_1_U756                                           |hls_dummy_mul_16s_15s_26_1_1_2489                                                                                                                                            |     11|
|1781  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__176                                                         |      8|
|1782  |    mul_16s_15s_26_1_1_U757                                           |hls_dummy_mul_16s_15s_26_1_1_2490                                                                                                                                            |      9|
|1783  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__195                                                         |      8|
|1784  |    mul_16s_15s_26_1_1_U758                                           |hls_dummy_mul_16s_15s_26_1_1_2491                                                                                                                                            |     40|
|1785  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__69                                                          |      8|
|1786  |    mul_16s_15s_26_1_1_U759                                           |hls_dummy_mul_16s_15s_26_1_1_2492                                                                                                                                            |     23|
|1787  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__105                                                         |      8|
|1788  |    mul_16s_15s_26_1_1_U760                                           |hls_dummy_mul_16s_15s_26_1_1_2493                                                                                                                                            |      9|
|1789  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__143                                                         |      8|
|1790  |    mul_16s_15s_26_1_1_U761                                           |hls_dummy_mul_16s_15s_26_1_1_2494                                                                                                                                            |     52|
|1791  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__168                                                         |      8|
|1792  |    mul_16s_15s_26_1_1_U762                                           |hls_dummy_mul_16s_15s_26_1_1_2495                                                                                                                                            |     11|
|1793  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__270                                                         |      8|
|1794  |    mul_16s_15s_26_1_1_U763                                           |hls_dummy_mul_16s_15s_26_1_1_2496                                                                                                                                            |     52|
|1795  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__73                                                          |      8|
|1796  |    mul_16s_15s_26_1_1_U764                                           |hls_dummy_mul_16s_15s_26_1_1_2497                                                                                                                                            |     11|
|1797  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__61                                                          |      8|
|1798  |    mul_16s_15s_26_1_1_U765                                           |hls_dummy_mul_16s_15s_26_1_1_2498                                                                                                                                            |      9|
|1799  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__66                                                          |      8|
|1800  |    mul_16s_15s_26_1_1_U766                                           |hls_dummy_mul_16s_15s_26_1_1_2499                                                                                                                                            |     27|
|1801  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__15                                                          |      8|
|1802  |    mul_16s_15s_26_1_1_U767                                           |hls_dummy_mul_16s_15s_26_1_1_2500                                                                                                                                            |     23|
|1803  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__85                                                          |      8|
|1804  |    mul_16s_15s_26_1_1_U768                                           |hls_dummy_mul_16s_15s_26_1_1_2501                                                                                                                                            |     26|
|1805  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U276/tmp_product_funnel__3                                                           |      8|
|1806  |    mul_16s_15s_26_1_1_U769                                           |hls_dummy_mul_16s_15s_26_1_1_2502                                                                                                                                            |     52|
|1807  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__384                                                         |      8|
|1808  |    mul_16s_15s_26_1_1_U77                                            |hls_dummy_mul_16s_15s_26_1_1_2503                                                                                                                                            |     11|
|1809  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__71                                                          |      8|
|1810  |    mul_16s_15s_26_1_1_U770                                           |hls_dummy_mul_16s_15s_26_1_1_2504                                                                                                                                            |      8|
|1811  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__42                                                          |      8|
|1812  |    mul_16s_15s_26_1_1_U771                                           |hls_dummy_mul_16s_15s_26_1_1_2505                                                                                                                                            |     11|
|1813  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__365                                                         |      8|
|1814  |    mul_16s_15s_26_1_1_U772                                           |hls_dummy_mul_16s_15s_26_1_1_2506                                                                                                                                            |      9|
|1815  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__395                                                         |      8|
|1816  |    mul_16s_15s_26_1_1_U773                                           |hls_dummy_mul_16s_15s_26_1_1_2507                                                                                                                                            |      9|
|1817  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__14                                                          |      8|
|1818  |    mul_16s_15s_26_1_1_U774                                           |hls_dummy_mul_16s_15s_26_1_1_2508                                                                                                                                            |     52|
|1819  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__54                                                          |      8|
|1820  |    mul_16s_15s_26_1_1_U775                                           |hls_dummy_mul_16s_15s_26_1_1_2509                                                                                                                                            |     40|
|1821  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__9                                                           |      8|
|1822  |    mul_16s_15s_26_1_1_U776                                           |hls_dummy_mul_16s_15s_26_1_1_2510                                                                                                                                            |     11|
|1823  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__79                                                          |      8|
|1824  |    mul_16s_15s_26_1_1_U777                                           |hls_dummy_mul_16s_15s_26_1_1_2511                                                                                                                                            |      9|
|1825  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__106                                                         |      8|
|1826  |    mul_16s_15s_26_1_1_U778                                           |hls_dummy_mul_16s_15s_26_1_1_2512                                                                                                                                            |     39|
|1827  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__7                                                           |      8|
|1828  |    mul_16s_15s_26_1_1_U779                                           |hls_dummy_mul_16s_15s_26_1_1_2513                                                                                                                                            |     10|
|1829  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__12                                                          |      8|
|1830  |    mul_16s_15s_26_1_1_U78                                            |hls_dummy_mul_16s_15s_26_1_1_2514                                                                                                                                            |      9|
|1831  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__230                                                         |      8|
|1832  |    mul_16s_15s_26_1_1_U780                                           |hls_dummy_mul_16s_15s_26_1_1_2515                                                                                                                                            |      9|
|1833  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__97                                                          |      8|
|1834  |    mul_16s_15s_26_1_1_U781                                           |hls_dummy_mul_16s_15s_26_1_1_2516                                                                                                                                            |     52|
|1835  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__91                                                          |      8|
|1836  |    mul_16s_15s_26_1_1_U782                                           |hls_dummy_mul_16s_15s_26_1_1_2517                                                                                                                                            |     11|
|1837  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__124                                                         |      8|
|1838  |    mul_16s_15s_26_1_1_U783                                           |hls_dummy_mul_16s_15s_26_1_1_2518                                                                                                                                            |     52|
|1839  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__48                                                          |      8|
|1840  |    mul_16s_15s_26_1_1_U784                                           |hls_dummy_mul_16s_15s_26_1_1_2519                                                                                                                                            |     11|
|1841  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__24                                                          |      8|
|1842  |    mul_16s_15s_26_1_1_U785                                           |hls_dummy_mul_16s_15s_26_1_1_2520                                                                                                                                            |      9|
|1843  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__23                                                          |      8|
|1844  |    mul_16s_15s_26_1_1_U786                                           |hls_dummy_mul_16s_15s_26_1_1_2521                                                                                                                                            |      9|
|1845  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__16                                                          |      8|
|1846  |    mul_16s_15s_26_1_1_U787                                           |hls_dummy_mul_16s_15s_26_1_1_2522                                                                                                                                            |     94|
|1847  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U279/tmp_product_funnel__4                                                           |      8|
|1848  |    mul_16s_15s_26_1_1_U788                                           |hls_dummy_mul_16s_15s_26_1_1_2523                                                                                                                                            |     52|
|1849  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__107                                                         |      8|
|1850  |    mul_16s_15s_26_1_1_U79                                            |hls_dummy_mul_16s_15s_26_1_1_2524                                                                                                                                            |     40|
|1851  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__48                                                          |      8|
|1852  |    mul_16s_15s_26_1_1_U790                                           |hls_dummy_mul_16s_15s_26_1_1_2525                                                                                                                                            |      8|
|1853  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__120                                                         |      8|
|1854  |    mul_16s_15s_26_1_1_U791                                           |hls_dummy_mul_16s_15s_26_1_1_2526                                                                                                                                            |     11|
|1855  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__322                                                         |      8|
|1856  |    mul_16s_15s_26_1_1_U792                                           |hls_dummy_mul_16s_15s_26_1_1_2527                                                                                                                                            |      9|
|1857  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__74                                                          |      8|
|1858  |    mul_16s_15s_26_1_1_U793                                           |hls_dummy_mul_16s_15s_26_1_1_2528                                                                                                                                            |     72|
|1859  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__86                                                          |      8|
|1860  |    mul_16s_15s_26_1_1_U794                                           |hls_dummy_mul_16s_15s_26_1_1_2529                                                                                                                                            |     52|
|1861  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__236                                                         |      8|
|1862  |    mul_16s_15s_26_1_1_U795                                           |hls_dummy_mul_16s_15s_26_1_1_2530                                                                                                                                            |     23|
|1863  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__196                                                         |      8|
|1864  |    mul_16s_15s_26_1_1_U796                                           |hls_dummy_mul_16s_15s_26_1_1_2531                                                                                                                                            |     11|
|1865  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__273                                                         |      8|
|1866  |    mul_16s_15s_26_1_1_U797                                           |hls_dummy_mul_16s_15s_26_1_1_2532                                                                                                                                            |      9|
|1867  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__196                                                         |      8|
|1868  |    mul_16s_15s_26_1_1_U798                                           |hls_dummy_mul_16s_15s_26_1_1_2533                                                                                                                                            |     55|
|1869  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__149                                                         |      8|
|1870  |    mul_16s_15s_26_1_1_U80                                            |hls_dummy_mul_16s_15s_26_1_1_2534                                                                                                                                            |     24|
|1871  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__163                                                         |      8|
|1872  |    mul_16s_15s_26_1_1_U800                                           |hls_dummy_mul_16s_15s_26_1_1_2535                                                                                                                                            |      9|
|1873  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__104                                                         |      8|
|1874  |    mul_16s_15s_26_1_1_U801                                           |hls_dummy_mul_16s_15s_26_1_1_2536                                                                                                                                            |     52|
|1875  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__15                                                          |      8|
|1876  |    mul_16s_15s_26_1_1_U802                                           |hls_dummy_mul_16s_15s_26_1_1_2537                                                                                                                                            |     11|
|1877  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__27                                                          |      8|
|1878  |    mul_16s_15s_26_1_1_U803                                           |hls_dummy_mul_16s_15s_26_1_1_2538                                                                                                                                            |     52|
|1879  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__117                                                         |      8|
|1880  |    mul_16s_15s_26_1_1_U804                                           |hls_dummy_mul_16s_15s_26_1_1_2539                                                                                                                                            |     11|
|1881  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__102                                                         |      8|
|1882  |    mul_16s_15s_26_1_1_U805                                           |hls_dummy_mul_16s_15s_26_1_1_2540                                                                                                                                            |      9|
|1883  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__82                                                          |      8|
|1884  |    mul_16s_15s_26_1_1_U806                                           |hls_dummy_mul_16s_15s_26_1_1_2541                                                                                                                                            |     27|
|1885  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__43                                                          |      8|
|1886  |    mul_16s_15s_26_1_1_U807                                           |hls_dummy_mul_16s_15s_26_1_1_2542                                                                                                                                            |     23|
|1887  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__177                                                         |      8|
|1888  |    mul_16s_15s_26_1_1_U808                                           |hls_dummy_mul_16s_15s_26_1_1_2543                                                                                                                                            |     52|
|1889  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__312                                                         |      8|
|1890  |    mul_16s_15s_26_1_1_U809                                           |hls_dummy_mul_16s_15s_26_1_1_2544                                                                                                                                            |     26|
|1891  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U276/tmp_product_funnel__2                                                           |      8|
|1892  |    mul_16s_15s_26_1_1_U81                                            |hls_dummy_mul_16s_15s_26_1_1_2545                                                                                                                                            |      9|
|1893  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__7                                                           |      8|
|1894  |    mul_16s_15s_26_1_1_U82                                            |hls_dummy_mul_16s_15s_26_1_1_2546                                                                                                                                            |     52|
|1895  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__147                                                         |      8|
|1896  |    mul_16s_15s_26_1_1_U83                                            |hls_dummy_mul_16s_15s_26_1_1_2547                                                                                                                                            |     11|
|1897  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__43                                                          |      8|
|1898  |    mul_16s_15s_26_1_1_U84                                            |hls_dummy_mul_16s_15s_26_1_1_2548                                                                                                                                            |     52|
|1899  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__2                                                           |      8|
|1900  |    mul_16s_15s_26_1_1_U85                                            |hls_dummy_mul_16s_15s_26_1_1_2549                                                                                                                                            |     11|
|1901  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__78                                                          |      8|
|1902  |    mul_16s_15s_26_1_1_U86                                            |hls_dummy_mul_16s_15s_26_1_1_2550                                                                                                                                            |      9|
|1903  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U729/tmp_product_funnel__71                                                          |      8|
|1904  |    mul_16s_15s_26_1_1_U87                                            |hls_dummy_mul_16s_15s_26_1_1_2551                                                                                                                                            |     27|
|1905  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__127                                                         |      8|
|1906  |    mul_16s_15s_26_1_1_U88                                            |hls_dummy_mul_16s_15s_26_1_1_2552                                                                                                                                            |     23|
|1907  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__173                                                         |      8|
|1908  |    mul_16s_15s_26_1_1_U89                                            |hls_dummy_mul_16s_15s_26_1_1_2553                                                                                                                                            |     52|
|1909  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__57                                                          |      8|
|1910  |    mul_16s_15s_26_1_1_U90                                            |hls_dummy_mul_16s_15s_26_1_1_2554                                                                                                                                            |      8|
|1911  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__27                                                          |      8|
|1912  |    mul_16s_15s_26_1_1_U91                                            |hls_dummy_mul_16s_15s_26_1_1_2555                                                                                                                                            |     11|
|1913  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__75                                                          |      8|
|1914  |    mul_16s_15s_26_1_1_U93                                            |hls_dummy_mul_16s_15s_26_1_1_2556                                                                                                                                            |      9|
|1915  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__133                                                         |      8|
|1916  |    mul_16s_15s_26_1_1_U95                                            |hls_dummy_mul_16s_15s_26_1_1_2557                                                                                                                                            |     52|
|1917  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__338                                                         |      8|
|1918  |    mul_16s_15s_26_1_1_U96                                            |hls_dummy_mul_16s_15s_26_1_1_2558                                                                                                                                            |     42|
|1919  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U713/tmp_product_funnel__38                                                          |      8|
|1920  |    mul_16s_15s_26_1_1_U97                                            |hls_dummy_mul_16s_15s_26_1_1_2559                                                                                                                                            |     11|
|1921  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__31                                                          |      8|
|1922  |    mul_16s_15s_26_1_1_U98                                            |hls_dummy_mul_16s_15s_26_1_1_2560                                                                                                                                            |      9|
|1923  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_3_U0/mul_16s_15s_26_1_1_U158/tmp_product_funnel__151                                                         |      8|
|1924  |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s                                                                                                 |  66209|
|1925  |    tmp_238_reg_133439_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__4                                                                        |      8|
|1926  |    tmp_227_reg_133329_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__313                                                                      |      8|
|1927  |    tmp_226_reg_133319_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__587                                                                      |      8|
|1928  |    tmp_279_reg_133839_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__342                                                                      |      8|
|1929  |    tmp_218_reg_133244_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__131                                                                      |      8|
|1930  |    tmp_207_reg_133134_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__417                                                                      |      8|
|1931  |    tmp_206_reg_133124_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__111                                                                      |      8|
|1932  |    tmp_597_reg_136939_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__397                                                                      |      8|
|1933  |    tmp_592_reg_136894_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__78                                                                       |      8|
|1934  |    tmp_595_reg_136919_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__376                                                                      |      8|
|1935  |    tmp_596_reg_136929_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__45                                                                       |      8|
|1936  |    tmp_587_reg_136844_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__353                                                                      |      8|
|1937  |    tmp_590_reg_136874_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__23                                                                       |      8|
|1938  |    tmp_589_reg_136864_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__333                                                                      |      8|
|1939  |    tmp_588_reg_136854_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__6                                                                        |      8|
|1940  |    tmp_594_reg_136909_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__138                                                                      |      8|
|1941  |    tmp_583_reg_136804_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__423                                                                      |      8|
|1942  |    tmp_581_reg_136784_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__117                                                                      |      8|
|1943  |    tmp_584_reg_136814_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__403                                                                      |      8|
|1944  |    tmp_582_reg_136794_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__89                                                                       |      8|
|1945  |    tmp_580_reg_136774_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__380                                                                      |      8|
|1946  |    tmp_591_reg_136884_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__55                                                                       |      8|
|1947  |    tmp_598_reg_136949_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__358                                                                      |      8|
|1948  |    tmp_586_reg_136834_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__29                                                                       |      8|
|1949  |    tmp_585_reg_136824_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__339                                                                      |      8|
|1950  |    tmp_348_reg_134509_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__486                                                                      |      8|
|1951  |    tmp_517_reg_136159_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__525                                                                      |      8|
|1952  |    tmp_513_reg_136119_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__218                                                                      |      8|
|1953  |    tmp_515_reg_136139_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__505                                                                      |      8|
|1954  |    tmp_516_reg_136149_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__194                                                                      |      8|
|1955  |    tmp_507_reg_136064_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__483                                                                      |      8|
|1956  |    tmp_510_reg_136094_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__172                                                                      |      8|
|1957  |    tmp_509_reg_136084_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__457                                                                      |      8|
|1958  |    tmp_508_reg_136074_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__155                                                                      |      8|
|1959  |    tmp_514_reg_136129_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__439                                                                      |      8|
|1960  |    tmp_503_reg_136024_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__44                                                                       |      8|
|1961  |    tmp_501_reg_136004_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__352                                                                      |      8|
|1962  |    tmp_504_reg_136034_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__21                                                                       |      8|
|1963  |    tmp_502_reg_136014_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__330                                                                      |      8|
|1964  |    tmp_500_reg_135994_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__3                                                                        |      8|
|1965  |    tmp_512_reg_136109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__312                                                                      |      8|
|1966  |    tmp_6_reg_131134_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__31                                                                       |      8|
|1967  |    tmp_s_reg_131154_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__493                                                                      |      8|
|1968  |    tmp_7_reg_131194_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__314                                                                      |      8|
|1969  |    tmp_9_reg_131204_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__300                                                                      |      8|
|1970  |    tmp_10_reg_131214_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__574                                                                      |      8|
|1971  |    tmp_13_reg_131244_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__84                                                                       |      8|
|1972  |    tmp_15_reg_131264_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__524                                                                      |      8|
|1973  |    tmp_16_reg_131274_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__130                                                                      |      8|
|1974  |    tmp_21_reg_131319_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__600                                                                      |      8|
|1975  |    tmp_22_reg_131329_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__308                                                                      |      8|
|1976  |    tmp_25_reg_131359_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__584                                                                      |      8|
|1977  |    tmp_33_reg_131439_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__288                                                                      |      8|
|1978  |    tmp_34_reg_131449_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__561                                                                      |      8|
|1979  |    tmp_35_reg_131459_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__267                                                                      |      8|
|1980  |    tmp_36_reg_131469_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__542                                                                      |      8|
|1981  |    tmp_41_reg_131514_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__241                                                                      |      8|
|1982  |    tmp_42_reg_131524_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__516                                                                      |      8|
|1983  |    tmp_47_reg_131574_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__208                                                                      |      8|
|1984  |    tmp_49_reg_131594_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__498                                                                      |      8|
|1985  |    tmp_50_reg_131604_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__185                                                                      |      8|
|1986  |    tmp_51_reg_131614_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__474                                                                      |      8|
|1987  |    tmp_53_reg_131634_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__167                                                                      |      8|
|1988  |    tmp_54_reg_131644_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__451                                                                      |      8|
|1989  |    tmp_71_reg_131809_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__470                                                                      |      8|
|1990  |    tmp_73_reg_131829_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__364                                                                      |      8|
|1991  |    tmp_77_reg_131869_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__348                                                                      |      8|
|1992  |    tmp_80_reg_131899_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__112                                                                      |      8|
|1993  |    tmp_519_reg_136179_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__177                                                                      |      8|
|1994  |    tmp_82_reg_131914_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__539                                                                      |      8|
|1995  |    tmp_84_reg_131934_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__238                                                                      |      8|
|1996  |    tmp_85_reg_131944_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__217                                                                      |      8|
|1997  |    tmp_89_reg_131984_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__504                                                                      |      8|
|1998  |    tmp_90_reg_131994_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__193                                                                      |      8|
|1999  |    tmp_92_reg_132014_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__282                                                                      |      8|
|2000  |    tmp_94_reg_132034_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__272                                                                      |      8|
|2001  |    tmp_95_reg_132044_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__548                                                                      |      8|
|2002  |    tmp_96_reg_132054_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__248                                                                      |      8|
|2003  |    tmp_266_reg_133709_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__221                                                                      |      8|
|2004  |    tmp_100_reg_132094_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__508                                                                      |      8|
|2005  |    tmp_267_reg_133719_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__197                                                                      |      8|
|2006  |    tmp_102_reg_132109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__321                                                                      |      8|
|2007  |    tmp_104_reg_132129_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__594                                                                      |      8|
|2008  |    tmp_109_reg_132179_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__385                                                                      |      8|
|2009  |    tmp_111_reg_132199_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__590                                                                      |      8|
|2010  |    tmp_112_reg_132209_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__294                                                                      |      8|
|2011  |    tmp_113_reg_132219_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__571                                                                      |      8|
|2012  |    tmp_115_reg_132239_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__392                                                                      |      8|
|2013  |    tmp_116_reg_132249_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__68                                                                       |      8|
|2014  |    tmp_117_reg_132259_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__368                                                                      |      8|
|2015  |    tmp_120_reg_132289_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__40                                                                       |      8|
|2016  |    tmp_121_reg_132299_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__347                                                                      |      8|
|2017  |    tmp_124_reg_132324_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__468                                                                      |      8|
|2018  |    tmp_129_reg_132374_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__91                                                                       |      8|
|2019  |    tmp_130_reg_132384_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__381                                                                      |      8|
|2020  |    tmp_131_reg_132394_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__56                                                                       |      8|
|2021  |    tmp_132_reg_132404_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__233                                                                      |      8|
|2022  |    tmp_133_reg_132414_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__514                                                                      |      8|
|2023  |    tmp_140_reg_132484_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__206                                                                      |      8|
|2024  |    tmp_143_reg_132509_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__497                                                                      |      8|
|2025  |    tmp_148_reg_132559_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__184                                                                      |      8|
|2026  |    tmp_149_reg_132569_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__473                                                                      |      8|
|2027  |    tmp_150_reg_132579_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__454                                                                      |      8|
|2028  |    tmp_657_reg_137524_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__72                                                                       |      8|
|2029  |    tmp_652_reg_137479_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__370                                                                      |      8|
|2030  |    tmp_654_reg_137499_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__42                                                                       |      8|
|2031  |    tmp_656_reg_137514_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__283                                                                      |      8|
|2032  |    tmp_647_reg_137429_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__557                                                                      |      8|
|2033  |    tmp_650_reg_137459_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__260                                                                      |      8|
|2034  |    tmp_649_reg_137449_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__535                                                                      |      8|
|2035  |    tmp_648_reg_137439_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__232                                                                      |      8|
|2036  |    tmp_653_reg_137489_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__205                                                                      |      8|
|2037  |    tmp_643_reg_137389_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__496                                                                      |      8|
|2038  |    tmp_641_reg_137369_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__124                                                                      |      8|
|2039  |    tmp_644_reg_137399_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__411                                                                      |      8|
|2040  |    tmp_642_reg_137379_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__98                                                                       |      8|
|2041  |    tmp_640_reg_137359_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__390                                                                      |      8|
|2042  |    tmp_651_reg_137469_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__63                                                                       |      8|
|2043  |    tmp_658_reg_137534_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__298                                                                      |      8|
|2044  |    tmp_646_reg_137419_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__501                                                                      |      8|
|2045  |    tmp_645_reg_137409_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__189                                                                      |      8|
|2046  |    tmp_152_reg_132599_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__534                                                                      |      8|
|2047  |    tmp_153_reg_132609_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__231                                                                      |      8|
|2048  |    tmp_162_reg_132699_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__150                                                                      |      8|
|2049  |    tmp_171_reg_132784_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__140                                                                      |      8|
|2050  |    tmp_172_reg_132794_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__426                                                                      |      8|
|2051  |    tmp_173_reg_132804_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__119                                                                      |      8|
|2052  |    tmp_174_reg_132814_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__405                                                                      |      8|
|2053  |    tmp_175_reg_132824_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__93                                                                       |      8|
|2054  |    tmp_176_reg_132834_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__384                                                                      |      8|
|2055  |    tmp_177_reg_132844_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__58                                                                       |      8|
|2056  |    tmp_180_reg_132874_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__383                                                                      |      8|
|2057  |    tmp_182_reg_132894_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__276                                                                      |      8|
|2058  |    tmp_186_reg_132929_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__257                                                                      |      8|
|2059  |    tmp_190_reg_132969_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__332                                                                      |      8|
|2060  |    tmp_194_reg_133009_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__147                                                                      |      8|
|2061  |    tmp_195_reg_133019_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__432                                                                      |      8|
|2062  |    tmp_196_reg_133029_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__128                                                                      |      8|
|2063  |    tmp_197_reg_133039_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__415                                                                      |      8|
|2064  |    tmp_200_reg_133069_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__306                                                                      |      8|
|2065  |    tmp_201_reg_133079_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__581                                                                      |      8|
|2066  |    tmp_212_reg_133184_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__54                                                                       |      8|
|2067  |    tmp_214_reg_133204_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__151                                                                      |      8|
|2068  |    tmp_215_reg_133214_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__436                                                                      |      8|
|2069  |    tmp_221_reg_133274_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__134                                                                      |      8|
|2070  |    tmp_577_reg_136744_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel                                                                           |      8|
|2071  |    tmp_572_reg_136699_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__227                                                                      |      8|
|2072  |    tmp_575_reg_136724_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__442                                                                      |      8|
|2073  |    tmp_576_reg_136734_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__46                                                                       |      8|
|2074  |    tmp_567_reg_136649_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__290                                                                      |      8|
|2075  |    tmp_570_reg_136679_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__492                                                                      |      8|
|2076  |    tmp_569_reg_136669_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__120                                                                      |      8|
|2077  |    tmp_568_reg_136659_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__334                                                                      |      8|
|2078  |    tmp_574_reg_136714_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__544                                                                      |      8|
|2079  |    tmp_563_reg_136609_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__162                                                                      |      8|
|2080  |    tmp_561_reg_136589_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__386                                                                      |      8|
|2081  |    tmp_564_reg_136619_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__589                                                                      |      8|
|2082  |    tmp_562_reg_136599_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__143                                                                      |      8|
|2083  |    tmp_560_reg_136579_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__360                                                                      |      8|
|2084  |    tmp_571_reg_136689_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__569                                                                      |      8|
|2085  |    tmp_578_reg_136754_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__126                                                                      |      8|
|2086  |    tmp_566_reg_136639_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__413                                                                      |      8|
|2087  |    tmp_565_reg_136629_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__101                                                                      |      8|
|2088  |    tmp_228_reg_133339_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__305                                                                      |      8|
|2089  |    tmp_229_reg_133349_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__580                                                                      |      8|
|2090  |    tmp_230_reg_133359_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__285                                                                      |      8|
|2091  |    tmp_231_reg_133369_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__558                                                                      |      8|
|2092  |    tmp_232_reg_133379_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__263                                                                      |      8|
|2093  |    tmp_240_reg_133459_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__538                                                                      |      8|
|2094  |    tmp_242_reg_133479_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__237                                                                      |      8|
|2095  |    tmp_243_reg_133489_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__190                                                                      |      8|
|2096  |    tmp_244_reg_133499_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__479                                                                      |      8|
|2097  |    tmp_248_reg_133534_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__169                                                                      |      8|
|2098  |    tmp_250_reg_133554_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__455                                                                      |      8|
|2099  |    tmp_253_reg_133584_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__152                                                                      |      8|
|2100  |    tmp_254_reg_133594_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__437                                                                      |      8|
|2101  |    tmp_255_reg_133604_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__136                                                                      |      8|
|2102  |    tmp_256_reg_133614_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__422                                                                      |      8|
|2103  |    tmp_257_reg_133624_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__114                                                                      |      8|
|2104  |    tmp_262_reg_133674_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__399                                                                      |      8|
|2105  |    tmp_263_reg_133684_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__83                                                                       |      8|
|2106  |    tmp_264_reg_133694_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__377                                                                      |      8|
|2107  |    tmp_268_reg_133729_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__50                                                                       |      8|
|2108  |    tmp_269_reg_133739_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__356                                                                      |      8|
|2109  |    tmp_270_reg_133749_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__27                                                                       |      8|
|2110  |    tmp_272_reg_133769_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__338                                                                      |      8|
|2111  |    tmp_273_reg_133779_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__12                                                                       |      8|
|2112  |    tmp_274_reg_133789_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__319                                                                      |      8|
|2113  |    tmp_275_reg_133799_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__593                                                                      |      8|
|2114  |    tmp_276_reg_133809_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__297                                                                      |      8|
|2115  |    tmp_277_reg_133819_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__572                                                                      |      8|
|2116  |    tmp_280_reg_133849_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__433                                                                      |      8|
|2117  |    tmp_282_reg_133869_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__38                                                                       |      8|
|2118  |    tmp_288_reg_133924_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__279                                                                      |      8|
|2119  |    tmp_289_reg_133934_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__484                                                                      |      8|
|2120  |    tmp_290_reg_133944_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__109                                                                      |      8|
|2121  |    tmp_291_reg_133954_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__326                                                                      |      8|
|2122  |    tmp_294_reg_133984_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__533                                                                      |      8|
|2123  |    tmp_300_reg_134044_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__157                                                                      |      8|
|2124  |    tmp_301_reg_134054_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__374                                                                      |      8|
|2125  |    tmp_303_reg_134074_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__583                                                                      |      8|
|2126  |    tmp_304_reg_134084_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__202                                                                      |      8|
|2127  |    tmp_308_reg_134119_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__424                                                                      |      8|
|2128  |    tmp_309_reg_134129_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__22                                                                       |      8|
|2129  |    tmp_310_reg_134139_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__266                                                                      |      8|
|2130  |    tmp_312_reg_134159_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__466                                                                      |      8|
|2131  |    tmp_313_reg_134169_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__90                                                                       |      8|
|2132  |    tmp_323_reg_134269_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__570                                                                      |      8|
|2133  |    tmp_328_reg_134314_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__186                                                                      |      8|
|2134  |    tmp_330_reg_134334_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__412                                                                      |      8|
|2135  |    tmp_333_reg_134364_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__13                                                                       |      8|
|2136  |    tmp_334_reg_134374_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__252                                                                      |      8|
|2137  |    tmp_335_reg_134384_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__452                                                                      |      8|
|2138  |    tmp_339_reg_134424_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__66                                                                       |      8|
|2139  |    tmp_342_reg_134454_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__220                                                                      |      8|
|2140  |    tmp_343_reg_134464_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__367                                                                      |      8|
|2141  |    tmp_344_reg_134474_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__506                                                                      |      8|
|2142  |    tmp_479_reg_135789_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__258                                                                      |      8|
|2143  |    tmp_349_reg_134519_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__460                                                                      |      8|
|2144  |    tmp_350_reg_134529_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__599                                                                      |      8|
|2145  |    tmp_353_reg_134559_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__517                                                                      |      8|
|2146  |    tmp_354_reg_134569_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__531                                                                      |      8|
|2147  |    tmp_355_reg_134579_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__75                                                                       |      8|
|2148  |    tmp_356_reg_134589_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__225                                                                      |      8|
|2149  |    tmp_357_reg_134599_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__373                                                                      |      8|
|2150  |    tmp_360_reg_134629_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__115                                                                      |      8|
|2151  |    tmp_361_reg_134639_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__261                                                                      |      8|
|2152  |    tmp_362_reg_134649_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__400                                                                      |      8|
|2153  |    tmp_363_reg_134659_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__536                                                                      |      8|
|2154  |    tmp_364_reg_134669_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__85                                                                       |      8|
|2155  |    tmp_367_reg_134699_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__234                                                                      |      8|
|2156  |    tmp_370_reg_134724_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__378                                                                      |      8|
|2157  |    tmp_371_reg_134734_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__164                                                                      |      8|
|2158  |    tmp_372_reg_134744_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__316                                                                      |      8|
|2159  |    tmp_373_reg_134754_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__449                                                                      |      8|
|2160  |    tmp_637_reg_137329_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__145                                                                      |      8|
|2161  |    tmp_632_reg_137284_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__363                                                                      |      8|
|2162  |    tmp_635_reg_137309_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__33                                                                       |      8|
|2163  |    tmp_636_reg_137319_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__340                                                                      |      8|
|2164  |    tmp_627_reg_137234_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__553                                                                      |      8|
|2165  |    tmp_630_reg_137264_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__254                                                                      |      8|
|2166  |    tmp_629_reg_137254_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__528                                                                      |      8|
|2167  |    tmp_628_reg_137244_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__149                                                                      |      8|
|2168  |    tmp_633_reg_137294_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__435                                                                      |      8|
|2169  |    tmp_623_reg_137194_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__132                                                                      |      8|
|2170  |    tmp_621_reg_137174_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__418                                                                      |      8|
|2171  |    tmp_619_reg_137154_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__19                                                                       |      8|
|2172  |    tmp_634_reg_137304_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_634_reg_137304_reg_funnel                                                                           |      8|
|2173  |    tmp_624_reg_137204_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__507                                                                      |      8|
|2174  |    tmp_622_reg_137184_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__195                                                                      |      8|
|2175  |    tmp_620_reg_137164_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__485                                                                      |      8|
|2176  |    tmp_631_reg_137274_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__110                                                                      |      8|
|2177  |    tmp_638_reg_137339_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__396                                                                      |      8|
|2178  |    tmp_626_reg_137224_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__77                                                                       |      8|
|2179  |    tmp_625_reg_137214_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__375                                                                      |      8|
|2180  |    tmp_375_reg_134774_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__30                                                                       |      8|
|2181  |    tmp_377_reg_134794_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__475                                                                      |      8|
|2182  |    tmp_386_reg_134884_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__103                                                                      |      8|
|2183  |    tmp_387_reg_134894_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__320                                                                      |      8|
|2184  |    tmp_389_reg_134909_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__527                                                                      |      8|
|2185  |    tmp_390_reg_134919_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__148                                                                      |      8|
|2186  |    tmp_391_reg_134929_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__369                                                                      |      8|
|2187  |    tmp_392_reg_134939_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__576                                                                      |      8|
|2188  |    tmp_393_reg_134949_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__196                                                                      |      8|
|2189  |    tmp_394_reg_134959_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__419                                                                      |      8|
|2190  |    tmp_395_reg_134969_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__20                                                                       |      8|
|2191  |    tmp_677_reg_137719_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__327                                                                      |      8|
|2192  |    tmp_672_reg_137674_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__601                                                                      |      8|
|2193  |    tmp_674_reg_137694_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__309                                                                      |      8|
|2194  |    tmp_676_reg_137709_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__585                                                                      |      8|
|2195  |    tmp_667_reg_137624_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__289                                                                      |      8|
|2196  |    tmp_670_reg_137654_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__562                                                                      |      8|
|2197  |    tmp_669_reg_137644_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__268                                                                      |      8|
|2198  |    tmp_668_reg_137634_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__543                                                                      |      8|
|2199  |    tmp_673_reg_137684_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__242                                                                      |      8|
|2200  |    tmp_663_reg_137584_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__446                                                                      |      8|
|2201  |    tmp_661_reg_137564_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__57                                                                       |      8|
|2202  |    tmp_659_reg_137544_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__402                                                                      |      8|
|2203  |    tmp_675_reg_137704_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_634_reg_137304_reg_funnel__5                                                                        |      8|
|2204  |    tmp_664_reg_137594_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__64                                                                       |      8|
|2205  |    tmp_662_reg_137574_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__299                                                                      |      8|
|2206  |    tmp_660_reg_137554_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__503                                                                      |      8|
|2207  |    tmp_671_reg_137664_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__192                                                                      |      8|
|2208  |    tmp_678_reg_137729_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__482                                                                      |      8|
|2209  |    tmp_666_reg_137614_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__107                                                                      |      8|
|2210  |    tmp_665_reg_137604_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__256                                                                      |      8|
|2211  |    tmp_401_reg_135029_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__182                                                                      |      8|
|2212  |    tmp_404_reg_135059_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__104                                                                      |      8|
|2213  |    tmp_407_reg_135089_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__322                                                                      |      8|
|2214  |    tmp_416_reg_135174_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__133                                                                      |      8|
|2215  |    tmp_421_reg_135224_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__350                                                                      |      8|
|2216  |    tmp_427_reg_135284_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__555                                                                      |      8|
|2217  |    tmp_434_reg_135349_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__552                                                                      |      8|
|2218  |    tmp_435_reg_135359_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__100                                                                      |      8|
|2219  |    tmp_437_reg_135379_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__253                                                                      |      8|
|2220  |    tmp_461_reg_135614_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__391                                                                      |      8|
|2221  |    tmp_464_reg_135644_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__526                                                                      |      8|
|2222  |    tmp_468_reg_135684_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__67                                                                       |      8|
|2223  |    tmp_469_reg_135694_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__219                                                                      |      8|
|2224  |    tmp_258_reg_133634_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__434                                                                      |      8|
|2225  |    tmp_247_reg_133524_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__129                                                                      |      8|
|2226  |    tmp_246_reg_133514_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__416                                                                      |      8|
|2227  |    tmp_473_reg_135729_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__16                                                                       |      8|
|2228  |    tmp_474_reg_135739_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__173                                                                      |      8|
|2229  |    tmp_476_reg_135759_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__325                                                                      |      8|
|2230  |    tmp_477_reg_135769_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__459                                                                      |      8|
|2231  |    tmp_480_reg_135799_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__598                                                                      |      8|
|2232  |    tmp_481_reg_135809_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__156                                                                      |      8|
|2233  |    tmp_482_reg_135819_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__307                                                                      |      8|
|2234  |    tmp_487_reg_135869_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__440                                                                      |      8|
|2235  |    tmp_489_reg_135889_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__582                                                                      |      8|
|2236  |    tmp_492_reg_135914_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__137                                                                      |      8|
|2237  |    tmp_495_reg_135944_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__286                                                                      |      8|
|2238  |    tmp_496_reg_135954_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__490                                                                      |      8|
|2239  |    tmp_497_reg_135964_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__116                                                                      |      8|
|2240  |    tmp_520_reg_136189_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__556                                                                      |      8|
|2241  |    tmp_521_reg_136199_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__174                                                                      |      8|
|2242  |    tmp_524_reg_136229_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__97                                                                       |      8|
|2243  |    tmp_527_reg_136259_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__250                                                                      |      8|
|2244  |    tmp_528_reg_136269_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__389                                                                      |      8|
|2245  |    tmp_529_reg_136279_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__522                                                                      |      8|
|2246  |    tmp_530_reg_136289_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__62                                                                       |      8|
|2247  |    tmp_531_reg_136299_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__214                                                                      |      8|
|2248  |    tmp_533_reg_136314_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__365                                                                      |      8|
|2249  |    tmp_534_reg_136324_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__500                                                                      |      8|
|2250  |    tmp_535_reg_136334_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__34                                                                       |      8|
|2251  |    tmp_536_reg_136344_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__188                                                                      |      8|
|2252  |    tmp_541_reg_136394_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__341                                                                      |      8|
|2253  |    tmp_542_reg_136404_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__477                                                                      |      8|
|2254  |    tmp_547_reg_136454_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__236                                                                      |      8|
|2255  |    tmp_548_reg_136464_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__379                                                                      |      8|
|2256  |    tmp_549_reg_136474_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__515                                                                      |      8|
|2257  |    tmp_550_reg_136484_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__53                                                                       |      8|
|2258  |    tmp_551_reg_136494_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__207                                                                      |      8|
|2259  |    tmp_556_reg_136539_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__551                                                                      |      8|
|2260  |    tmp_558_reg_136559_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__99                                                                       |      8|
|2261  |    tmp_720_reg_138139_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__70                                                                       |      8|
|2262  |    tmp_721_reg_138149_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__48                                                                       |      8|
|2263  |    tmp_724_reg_138179_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__547                                                                      |      8|
|2264  |    tmp_729_reg_138229_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__247                                                                      |      8|
|2265  |    tmp_731_reg_138249_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__521                                                                      |      8|
|2266  |    tmp_732_reg_138259_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__293                                                                      |      8|
|2267  |    tmp_733_reg_138269_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__568                                                                      |      8|
|2268  |    tmp_735_reg_138289_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__277                                                                      |      8|
|2269  |    tmp_736_reg_138299_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__108                                                                      |      8|
|2270  |    tmp_740_reg_138334_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__395                                                                      |      8|
|2271  |    tmp_741_reg_138344_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__76                                                                       |      8|
|2272  |    tmp_743_reg_138364_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__559                                                                      |      8|
|2273  |    tmp_744_reg_138374_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__359                                                                      |      8|
|2274  |    tmp_749_reg_138424_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__458                                                                      |      8|
|2275  |    tmp_752_reg_138454_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__284                                                                      |      8|
|2276  |    tmp_754_reg_138474_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__87                                                                       |      8|
|2277  |    tmp_755_reg_138484_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__106                                                                      |      8|
|2278  |    tmp_756_reg_138494_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__2                                                                        |      8|
|2279  |    tmp_759_reg_138519_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__329                                                                      |      8|
|2280  |    tmp_760_reg_138529_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__463                                                                      |      8|
|2281  |    tmp_761_reg_138539_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__81                                                                       |      8|
|2282  |    tmp_617_reg_137134_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__311                                                                      |      8|
|2283  |    tmp_612_reg_137089_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__513                                                                      |      8|
|2284  |    tmp_615_reg_137114_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__47                                                                       |      8|
|2285  |    tmp_616_reg_137124_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__291                                                                      |      8|
|2286  |    tmp_607_reg_137039_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__494                                                                      |      8|
|2287  |    tmp_610_reg_137069_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__25                                                                       |      8|
|2288  |    tmp_609_reg_137059_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__181                                                                      |      8|
|2289  |    tmp_608_reg_137049_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__336                                                                      |      8|
|2290  |    tmp_613_reg_137099_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__471                                                                      |      8|
|2291  |    tmp_603_reg_136999_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__10                                                                       |      8|
|2292  |    tmp_601_reg_136979_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__165                                                                      |      8|
|2293  |    tmp_604_reg_137009_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__317                                                                      |      8|
|2294  |    tmp_602_reg_136989_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__450                                                                      |      8|
|2295  |    tmp_600_reg_136969_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__592                                                                      |      8|
|2296  |    tmp_611_reg_137079_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__146                                                                      |      8|
|2297  |    tmp_765_reg_138579_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__349                                                                      |      8|
|2298  |    tmp_767_reg_138599_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__487                                                                      |      8|
|2299  |    tmp_768_reg_138609_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__1                                                                        |      8|
|2300  |    tmp_772_reg_138649_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__230                                                                      |      8|
|2301  |    tmp_773_reg_138659_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__443                                                                      |      8|
|2302  |    tmp_777_reg_138699_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__270                                                                      |      8|
|2303  |    tmp_781_reg_138734_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__408                                                                      |      8|
|2304  |    tmp_782_reg_138744_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__9                                                                        |      8|
|2305  |    tmp_786_reg_138784_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__245                                                                      |      8|
|2306  |    tmp_478_reg_135779_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__328                                                                      |      8|
|2307  |    tmp_466_reg_135664_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__462                                                                      |      8|
|2308  |    tmp_465_reg_135654_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__80                                                                       |      8|
|2309  |    tmp_459_reg_135594_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__229                                                                      |      8|
|2310  |    tmp_457_reg_135574_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__564                                                                      |      8|
|2311  |    tmp_453_reg_135534_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__121                                                                      |      8|
|2312  |    tmp_455_reg_135554_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__269                                                                      |      8|
|2313  |    tmp_456_reg_135564_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__407                                                                      |      8|
|2314  |    tmp_447_reg_135479_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__545                                                                      |      8|
|2315  |    tmp_451_reg_135514_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__94                                                                       |      8|
|2316  |    tmp_449_reg_135499_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__244                                                                      |      8|
|2317  |    tmp_448_reg_135489_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__387                                                                      |      8|
|2318  |    tmp_454_reg_135544_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__519                                                                      |      8|
|2319  |    tmp_443_reg_135439_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__60                                                                       |      8|
|2320  |    tmp_441_reg_135419_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__212                                                                      |      8|
|2321  |    tmp_439_reg_135399_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__362                                                                      |      8|
|2322  |    tmp_450_reg_135509_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_634_reg_137304_reg_funnel__4                                                                        |      8|
|2323  |    tmp_444_reg_135449_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__530                                                                      |      8|
|2324  |    tmp_442_reg_135429_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__74                                                                       |      8|
|2325  |    tmp_440_reg_135409_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__224                                                                      |      8|
|2326  |    tmp_452_reg_135524_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__372                                                                      |      8|
|2327  |    tmp_458_reg_135584_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__510                                                                      |      8|
|2328  |    tmp_445_reg_135459_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__43                                                                       |      8|
|2329  |    tmp_739_reg_138324_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__481                                                                      |      8|
|2330  |    tmp_719_reg_138129_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__264                                                                      |      8|
|2331  |    tmp_737_reg_138309_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_634_reg_137304_reg_funnel__2                                                                        |      8|
|2332  |    tmp_438_reg_135389_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__540                                                                      |      8|
|2333  |    tmp_426_reg_135274_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__88                                                                       |      8|
|2334  |    tmp_425_reg_135264_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__239                                                                      |      8|
|2335  |    tmp_418_reg_135194_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__567                                                                      |      8|
|2336  |    tmp_406_reg_135079_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__125                                                                      |      8|
|2337  |    tmp_405_reg_135069_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__275                                                                      |      8|
|2338  |    tmp_299_reg_134034_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__579                                                                      |      8|
|2339  |    tmp_717_reg_138109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__105                                                                      |      8|
|2340  |    tmp_712_reg_138064_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__255                                                                      |      8|
|2341  |    tmp_714_reg_138084_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__394                                                                      |      8|
|2342  |    tmp_715_reg_138094_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__529                                                                      |      8|
|2343  |    tmp_707_reg_138014_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__73                                                                       |      8|
|2344  |    tmp_710_reg_138044_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__223                                                                      |      8|
|2345  |    tmp_709_reg_138034_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__371                                                                      |      8|
|2346  |    tmp_708_reg_138024_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__262                                                                      |      8|
|2347  |    tmp_713_reg_138074_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__401                                                                      |      8|
|2348  |    tmp_703_reg_137974_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__537                                                                      |      8|
|2349  |    tmp_701_reg_137954_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__86                                                                       |      8|
|2350  |    tmp_699_reg_137934_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__235                                                                      |      8|
|2351  |    tmp_716_reg_138104_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_634_reg_137304_reg_funnel__1                                                                        |      8|
|2352  |    tmp_704_reg_137984_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__502                                                                      |      8|
|2353  |    tmp_702_reg_137964_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__35                                                                       |      8|
|2354  |    tmp_700_reg_137944_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__191                                                                      |      8|
|2355  |    tmp_711_reg_138054_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__343                                                                      |      8|
|2356  |    tmp_718_reg_138119_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__480                                                                      |      8|
|2357  |    tmp_706_reg_138004_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__14                                                                       |      8|
|2358  |    tmp_705_reg_137994_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__170                                                                      |      8|
|2359  |    tmp_138_reg_132464_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__478                                                                      |      8|
|2360  |    tmp_127_reg_132354_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__168                                                                      |      8|
|2361  |    tmp_126_reg_132344_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__453                                                                      |      8|
|2362  |    tmp_378_reg_134804_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__71                                                                       |      8|
|2363  |    tmp_697_reg_137914_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__361                                                                      |      8|
|2364  |    tmp_692_reg_137869_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__49                                                                       |      8|
|2365  |    tmp_694_reg_137889_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__204                                                                      |      8|
|2366  |    tmp_695_reg_137899_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__355                                                                      |      8|
|2367  |    tmp_687_reg_137819_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__495                                                                      |      8|
|2368  |    tmp_690_reg_137849_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__26                                                                       |      8|
|2369  |    tmp_689_reg_137839_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__183                                                                      |      8|
|2370  |    tmp_688_reg_137829_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__337                                                                      |      8|
|2371  |    tmp_693_reg_137879_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__472                                                                      |      8|
|2372  |    tmp_683_reg_137779_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__11                                                                       |      8|
|2373  |    tmp_681_reg_137759_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__166                                                                      |      8|
|2374  |    tmp_679_reg_137739_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__318                                                                      |      8|
|2375  |    tmp_696_reg_137909_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_634_reg_137304_reg_funnel__3                                                                        |      8|
|2376  |    tmp_684_reg_137789_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__577                                                                      |      8|
|2377  |    tmp_682_reg_137769_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__135                                                                      |      8|
|2378  |    tmp_680_reg_137749_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__281                                                                      |      8|
|2379  |    tmp_691_reg_137859_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__420                                                                      |      8|
|2380  |    tmp_686_reg_137809_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__228                                                                      |      8|
|2381  |    tmp_698_reg_137924_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__52                                                                       |      8|
|2382  |    tmp_685_reg_137799_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__286   |      8|
|2383  |    tmp_158_reg_132659_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__24                                                                       |      8|
|2384  |    tmp_147_reg_132549_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__44                                                                       |      8|
|2385  |    tmp_146_reg_132539_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__73                                                                       |      8|
|2386  |    tmp_298_reg_134024_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__69                                                                       |      8|
|2387  |    tmp_287_reg_133914_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__67                                                                       |      8|
|2388  |    tmp_285_reg_133899_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__66                                                                       |      8|
|2389  |    tmp_78_reg_131879_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__76                                                                       |      8|
|2390  |    tmp_67_reg_131769_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__21                                                                       |      8|
|2391  |    tmp_66_reg_131759_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__1                                                                        |      8|
|2392  |    tmp_538_reg_136364_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__46                                                                       |      8|
|2393  |    tmp_526_reg_136249_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__43                                                                       |      8|
|2394  |    tmp_525_reg_136239_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__42                                                                       |      8|
|2395  |    tmp_58_reg_131684_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__4                                                                        |      8|
|2396  |    tmp_46_reg_131564_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__54                                                                       |      8|
|2397  |    tmp_38_reg_131489_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__34                                                                       |      8|
|2398  |    tmp_27_reg_131379_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__33                                                                       |      8|
|2399  |    tmp_26_reg_131369_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__53                                                                       |      8|
|2400  |    tmp_17_reg_131284_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__26                                                                       |      8|
|2401  |    tmp_11_reg_131224_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__55                                                                       |      8|
|2402  |    tmp_14_reg_131254_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__7                                                                        |      8|
|2403  |    tmp_1_reg_131164_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__62                                                                       |      8|
|2404  |    tmp_8_reg_131144_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__80                                                                       |      8|
|2405  |    tmp_4_reg_131124_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__78                                                                       |      8|
|2406  |    tmp_12_reg_131234_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__74                                                                       |      8|
|2407  |    tmp_18_reg_131294_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__19                                                                       |      8|
|2408  |    tmp_5_reg_131184_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__39                                                                       |      8|
|2409  |    tmp_3_reg_131174_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__32                                                                       |      8|
|2410  |    tmp_178_reg_132854_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__12                                                                       |      8|
|2411  |    tmp_167_reg_132744_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__11                                                                       |      8|
|2412  |    tmp_166_reg_132734_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__10                                                                       |      8|
|2413  |    tmp_725_reg_138189_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__103   |      8|
|2414  |    tmp_446_reg_135469_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__49                                                                       |      8|
|2415  |    tmp_251_reg_133564_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__16                                                                       |      8|
|2416  |    tmp_249_reg_133544_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__8                                                                        |      8|
|2417  |    tmp_241_reg_133469_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__65                                                                       |      8|
|2418  |    tmp_252_reg_133574_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__71                                                                       |      8|
|2419  |    tmp_400_reg_135019_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__143   |      8|
|2420  |    tmp_397_reg_134989_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__250   |      8|
|2421  |    tmp_396_reg_134979_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__37                                                                       |      8|
|2422  |    tmp_383_reg_134854_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__158   |      8|
|2423  |    tmp_381_reg_134834_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__51                                                                       |      8|
|2424  |    tmp_380_reg_134824_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__18                                                                       |      8|
|2425  |    tmp_376_reg_134784_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__15                                                                       |      8|
|2426  |    tmp_369_reg_134714_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__38                                                                       |      8|
|2427  |    tmp_352_reg_134549_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__28                                                                       |      8|
|2428  |    tmp_351_reg_134539_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|2429  |    tmp_532_reg_136309_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__6                                                                        |      8|
|2430  |    tmp_181_reg_132884_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__2                                                                        |      8|
|2431  |    tmp_160_reg_132679_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__20                                                                       |      8|
|2432  |    tmp_157_reg_132649_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__50                                                                       |      8|
|2433  |    tmp_151_reg_132589_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__9                                                                        |      8|
|2434  |    tmp_141_reg_132494_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__63                                                                       |      8|
|2435  |    tmp_114_reg_132229_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel                                                                           |      8|
|2436  |    tmp_271_reg_133759_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__22                                                                       |      8|
|2437  |    tmp_261_reg_133664_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__40                                                                       |      8|
|2438  |    tmp_260_reg_133654_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__14                                                                       |      8|
|2439  |    tmp_278_reg_133829_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__48                                                                       |      8|
|2440  |    tmp_32_reg_131429_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__17                                                                       |      8|
|2441  |    tmp_31_reg_131419_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__35                                                                       |      8|
|2442  |    tmp_518_reg_136169_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__36                                                                       |      8|
|2443  |    tmp_506_reg_136054_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__61                                                                       |      8|
|2444  |    tmp_505_reg_136044_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__315   |      8|
|2445  |    tmp_537_reg_136354_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__29                                                                       |      8|
|2446  |    tmp_523_reg_136219_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__47                                                                       |      8|
|2447  |    tmp_286_reg_133909_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|2448  |    tmp_618_reg_137144_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__265   |      8|
|2449  |    tmp_606_reg_137029_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__217   |      8|
|2450  |    tmp_605_reg_137019_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__149   |      8|
|2451  |    tmp_108_reg_132169_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|2452  |    tmp_110_reg_132189_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|2453  |    tmp_105_reg_132139_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65    |      8|
|2454  |    tmp_103_reg_132119_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|2455  |    tmp_118_reg_132269_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|2456  |    tmp_107_reg_132159_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |      8|
|2457  |    tmp_106_reg_132149_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |      8|
|2458  |    tmp_97_reg_132064_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|2459  |    tmp_93_reg_132024_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63    |      8|
|2460  |    tmp_88_reg_131974_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67    |      8|
|2461  |    tmp_91_reg_132004_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|2462  |    tmp_98_reg_132074_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2463  |    tmp_87_reg_131964_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |      8|
|2464  |    tmp_86_reg_131954_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|2465  |    tmp_734_reg_138279_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__90    |      8|
|2466  |    tmp_727_reg_138209_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__147   |      8|
|2467  |    tmp_730_reg_138239_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__303   |      8|
|2468  |    tmp_728_reg_138219_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__268   |      8|
|2469  |    tmp_723_reg_138169_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__118   |      8|
|2470  |    tmp_722_reg_138159_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__88    |      8|
|2471  |    tmp_738_reg_138314_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__283   |      8|
|2472  |    tmp_726_reg_138199_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__239   |      8|
|2473  |    tmp_522_reg_136209_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__166   |      8|
|2474  |    tmp_747_reg_138404_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |      8|
|2475  |    tmp_750_reg_138434_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |      8|
|2476  |    tmp_748_reg_138414_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |      8|
|2477  |    tmp_753_reg_138464_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|2478  |    tmp_757_reg_138504_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|2479  |    tmp_742_reg_138354_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__231   |      8|
|2480  |    tmp_751_reg_138444_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55    |      8|
|2481  |    tmp_758_reg_138509_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|2482  |    tmp_746_reg_138394_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__79    |      8|
|2483  |    tmp_745_reg_138384_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45    |      8|
|2484  |    tmp_123_reg_132314_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|2485  |    tmp_766_reg_138589_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|2486  |    tmp_374_reg_134764_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |      8|
|2487  |    tmp_491_reg_135909_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|2488  |    tmp_74_reg_131839_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|2489  |    tmp_338_reg_134414_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__97    |      8|
|2490  |    tmp_325_reg_134289_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__209   |      8|
|2491  |    tmp_358_reg_134609_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__306   |      8|
|2492  |    tmp_346_reg_134494_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|2493  |    tmp_345_reg_134484_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65    |      8|
|2494  |    tmp_639_reg_137349_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|2495  |    tmp_655_reg_137509_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__79    |      8|
|2496  |    tmp_559_reg_136569_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__81    |      8|
|2497  |    tmp_573_reg_136709_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74    |      8|
|2498  |    tmp_237_reg_133429_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__125   |      8|
|2499  |    tmp_233_reg_133389_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66    |      8|
|2500  |    tmp_235_reg_133409_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60    |      8|
|2501  |    tmp_236_reg_133419_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__129   |      8|
|2502  |    tmp_234_reg_133399_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__116   |      8|
|2503  |    tmp_223_reg_133294_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__89    |      8|
|2504  |    tmp_224_reg_133304_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|2505  |    tmp_225_reg_133309_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69    |      8|
|2506  |    tmp_222_reg_133284_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__101   |      8|
|2507  |    tmp_220_reg_133264_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71    |      8|
|2508  |    tmp_217_reg_133234_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2509  |    tmp_213_reg_133194_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__128   |      8|
|2510  |    tmp_216_reg_133224_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|2511  |    tmp_208_reg_133144_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|2512  |    tmp_211_reg_133174_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|2513  |    tmp_210_reg_133164_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__113   |      8|
|2514  |    tmp_209_reg_133154_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__114   |      8|
|2515  |    tmp_203_reg_133099_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59    |      8|
|2516  |    tmp_205_reg_133114_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|2517  |    tmp_202_reg_133089_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2518  |    tmp_366_reg_134689_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__76    |      8|
|2519  |    tmp_365_reg_134679_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67    |      8|
|2520  |    tmp_557_reg_136549_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |      8|
|2521  |    tmp_553_reg_136509_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|2522  |    tmp_555_reg_136529_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__121   |      8|
|2523  |    tmp_554_reg_136519_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__87    |      8|
|2524  |    tmp_543_reg_136414_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|2525  |    tmp_544_reg_136424_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__84    |      8|
|2526  |    tmp_540_reg_136384_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|2527  |    tmp_546_reg_136444_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__109   |      8|
|2528  |    tmp_545_reg_136434_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |      8|
|2529  |    tmp_155_reg_132629_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__120   |      8|
|2530  |    tmp_156_reg_132639_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|2531  |    tmp_154_reg_132619_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__117   |      8|
|2532  |    tmp_144_reg_132519_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__104   |      8|
|2533  |    tmp_139_reg_132474_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__102   |      8|
|2534  |    tmp_142_reg_132504_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |      8|
|2535  |    tmp_145_reg_132529_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |      8|
|2536  |    tmp_137_reg_132454_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |      8|
|2537  |    tmp_135_reg_132434_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|2538  |    tmp_136_reg_132444_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |      8|
|2539  |    tmp_128_reg_132364_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|2540  |    tmp_134_reg_132424_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44    |      8|
|2541  |    tmp_119_reg_132279_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |      8|
|2542  |    tmp_122_reg_132309_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|2543  |    tmp_125_reg_132334_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|2544  |    tmp_417_reg_135184_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__110   |      8|
|2545  |    tmp_413_reg_135144_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__97    |      8|
|2546  |    tmp_415_reg_135164_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__119   |      8|
|2547  |    tmp_411_reg_135124_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85    |      8|
|2548  |    tmp_410_reg_135114_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__123   |      8|
|2549  |    tmp_408_reg_135099_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|2550  |    tmp_414_reg_135154_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63    |      8|
|2551  |    tmp_403_reg_135049_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__80    |      8|
|2552  |    tmp_402_reg_135039_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |      8|
|2553  |    tmp_412_reg_135134_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__82    |      8|
|2554  |    tmp_433_reg_135339_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__92    |      8|
|2555  |    tmp_436_reg_135369_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50    |      8|
|2556  |    tmp_431_reg_135319_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__86    |      8|
|2557  |    tmp_430_reg_135309_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62    |      8|
|2558  |    tmp_428_reg_135294_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|2559  |    tmp_423_reg_135244_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__124   |      8|
|2560  |    tmp_419_reg_135204_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |      8|
|2561  |    tmp_429_reg_135304_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|2562  |    tmp_424_reg_135254_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|2563  |    tmp_422_reg_135234_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__99    |      8|
|2564  |    tmp_420_reg_135214_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__93    |      8|
|2565  |    tmp_432_reg_135329_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__91    |      8|
|2566  |    tmp_539_reg_136374_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__233   |      8|
|2567  |    tmp_379_reg_134814_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__103   |      8|
|2568  |    tmp_359_reg_134619_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47    |      8|
|2569  |    tmp_340_reg_134434_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69    |      8|
|2570  |    tmp_341_reg_134444_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__89    |      8|
|2571  |    tmp_579_reg_136764_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__119   |      8|
|2572  |    tmp_593_reg_136904_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|2573  |    tmp_337_reg_134404_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |      8|
|2574  |    tmp_336_reg_134394_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__146   |      8|
|2575  |    tmp_331_reg_134344_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__83    |      8|
|2576  |    tmp_329_reg_134324_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__307   |      8|
|2577  |    tmp_321_reg_134249_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__126   |      8|
|2578  |    tmp_319_reg_134229_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70    |      8|
|2579  |    tmp_327_reg_134309_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|2580  |    tmp_324_reg_134279_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__81    |      8|
|2581  |    tmp_322_reg_134259_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47    |      8|
|2582  |    tmp_320_reg_134239_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|2583  |    tmp_332_reg_134354_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__107   |      8|
|2584  |    tmp_599_reg_136959_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|2585  |    tmp_614_reg_137109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|2586  |    tmp_317_reg_134209_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__143   |      8|
|2587  |    tmp_315_reg_134189_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|2588  |    tmp_316_reg_134199_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |      8|
|2589  |    tmp_311_reg_134149_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |      8|
|2590  |    tmp_314_reg_134179_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|2591  |    tmp_306_reg_134104_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|2592  |    tmp_302_reg_134064_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__77    |      8|
|2593  |    tmp_318_reg_134219_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__132   |      8|
|2594  |    tmp_307_reg_134109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__135   |      8|
|2595  |    tmp_305_reg_134094_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60    |      8|
|2596  |    tmp_297_reg_134014_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__141   |      8|
|2597  |    tmp_293_reg_133974_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__114   |      8|
|2598  |    tmp_295_reg_133994_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |      8|
|2599  |    tmp_296_reg_134004_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__86    |      8|
|2600  |    tmp_283_reg_133879_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |      8|
|2601  |    tmp_281_reg_133859_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__261   |      8|
|2602  |    tmp_284_reg_133889_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |      8|
|2603  |    tmp_292_reg_133964_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68    |      8|
|2604  |    tmp_83_reg_131924_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|2605  |    tmp_75_reg_131849_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58    |      8|
|2606  |    tmp_76_reg_131859_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|2607  |    tmp_68_reg_131779_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__123   |      8|
|2608  |    tmp_70_reg_131799_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__142   |      8|
|2609  |    tmp_69_reg_131789_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__134   |      8|
|2610  |    tmp_64_reg_131739_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__75    |      8|
|2611  |    tmp_62_reg_131719_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53    |      8|
|2612  |    tmp_65_reg_131749_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__111   |      8|
|2613  |    tmp_63_reg_131729_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__110   |      8|
|2614  |    tmp_61_reg_131709_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__133   |      8|
|2615  |    tmp_72_reg_131819_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__100   |      8|
|2616  |    tmp_57_reg_131674_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|2617  |    tmp_55_reg_131654_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63    |      8|
|2618  |    tmp_56_reg_131664_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44    |      8|
|2619  |    tmp_48_reg_131584_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__80    |      8|
|2620  |    tmp_44_reg_131544_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|2621  |    tmp_45_reg_131554_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |      8|
|2622  |    tmp_43_reg_131534_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|2623  |    tmp_52_reg_131624_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|2624  |    tmp_37_reg_131479_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__108   |      8|
|2625  |    tmp_28_reg_131389_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__139   |      8|
|2626  |    tmp_30_reg_131409_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66    |      8|
|2627  |    tmp_29_reg_131399_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85    |      8|
|2628  |    tmp_24_reg_131349_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__91    |      8|
|2629  |    tmp_23_reg_131339_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2630  |    tmp_475_reg_135749_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__112   |      8|
|2631  |    tmp_467_reg_135674_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|2632  |    tmp_471_reg_135709_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|2633  |    tmp_463_reg_135634_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |      8|
|2634  |    tmp_470_reg_135704_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__79    |      8|
|2635  |    tmp_462_reg_135624_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__128   |      8|
|2636  |    tmp_460_reg_135604_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__122   |      8|
|2637  |    tmp_472_reg_135719_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|2638  |    tmp_326_reg_134299_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|2639  |    tmp_493_reg_135924_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57    |      8|
|2640  |    tmp_490_reg_135899_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__93    |      8|
|2641  |    tmp_488_reg_135879_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__124   |      8|
|2642  |    tmp_494_reg_135934_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__129   |      8|
|2643  |    tmp_483_reg_135829_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |      8|
|2644  |    tmp_484_reg_135839_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |      8|
|2645  |    tmp_498_reg_135974_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|2646  |    tmp_486_reg_135859_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |      8|
|2647  |    tmp_485_reg_135849_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|2648  |    tmp_499_reg_135984_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|2649  |    tmp_511_reg_136104_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__97    |      8|
|2650  |    tmp_552_reg_136504_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__52                                                                       |      8|
|2651  |    tmp_399_reg_135009_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__29                                                                       |      8|
|2652  |    tmp_409_reg_135109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__24                                                                       |      8|
|2653  |    tmp_388_reg_134904_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__102                                                                      |      8|
|2654  |    tmp_384_reg_134864_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__110                                                                      |      8|
|2655  |    tmp_382_reg_134844_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__107                                                                      |      8|
|2656  |    tmp_398_reg_134999_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__22                                                                       |      8|
|2657  |    tmp_385_reg_134874_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__18                                                                       |      8|
|2658  |    tmp_368_reg_134709_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__91                                                                       |      8|
|2659  |    tmp_347_reg_134504_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__69                                                                       |      8|
|2660  |    tmp_259_reg_133644_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__66                                                                       |      8|
|2661  |    tmp_265_reg_133704_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__61                                                                       |      8|
|2662  |    tmp_239_reg_133449_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__104                                                                      |      8|
|2663  |    tmp_245_reg_133509_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__99                                                                       |      8|
|2664  |    tmp_219_reg_133254_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__68                                                                       |      8|
|2665  |    tmp_199_reg_133059_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__33                                                                       |      8|
|2666  |    tmp_204_reg_133109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__27                                                                       |      8|
|2667  |    tmp_193_reg_132999_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__7                                                                        |      8|
|2668  |    tmp_188_reg_132949_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__6                                                                        |      8|
|2669  |    tmp_191_reg_132979_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__4                                                                        |      8|
|2670  |    tmp_189_reg_132959_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__19                                                                       |      8|
|2671  |    tmp_184_reg_132909_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__30                                                                       |      8|
|2672  |    tmp_179_reg_132864_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__37                                                                       |      8|
|2673  |    tmp_183_reg_132904_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__32                                                                       |      8|
|2674  |    tmp_185_reg_132919_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__15                                                                       |      8|
|2675  |    tmp_192_reg_132989_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__71                                                                       |      8|
|2676  |    tmp_198_reg_133049_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__65                                                                       |      8|
|2677  |    tmp_187_reg_132939_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__63                                                                       |      8|
|2678  |    tmp_168_reg_132754_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__98                                                                       |      8|
|2679  |    tmp_170_reg_132774_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__108                                                                      |      8|
|2680  |    tmp_169_reg_132764_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__105                                                                      |      8|
|2681  |    tmp_164_reg_132714_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__90                                                                       |      8|
|2682  |    tmp_161_reg_132689_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__85                                                                       |      8|
|2683  |    tmp_159_reg_132669_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__83                                                                       |      8|
|2684  |    tmp_163_reg_132709_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__80                                                                       |      8|
|2685  |    tmp_165_reg_132724_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__86                                                                       |      8|
|2686  |    tmp_99_reg_132084_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__103                                                                      |      8|
|2687  |    tmp_101_reg_132104_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__95                                                                       |      8|
|2688  |    tmp_79_reg_131889_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__78                                                                       |      8|
|2689  |    tmp_81_reg_131909_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__75                                                                       |      8|
|2690  |    tmp_59_reg_131694_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__93                                                                       |      8|
|2691  |    tmp_60_reg_131704_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__87                                                                       |      8|
|2692  |    tmp_39_reg_131499_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__72                                                                       |      8|
|2693  |    tmp_40_reg_131509_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__64                                                                       |      8|
|2694  |    tmp_20_reg_131309_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__42                                                                       |      8|
|2695  |    tmp_19_reg_131304_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__35                                                                       |      8|
|2696  |    tmp_2_reg_131114_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__53                                                                       |      8|
|2697  |    tmp_reg_131109_reg                                                |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__50                                                                       |      8|
|2698  |    tmp_776_reg_138689_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__31                                                                       |      8|
|2699  |    tmp_774_reg_138669_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__25                                                                       |      8|
|2700  |    tmp_775_reg_138679_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__20                                                                       |      8|
|2701  |    tmp_770_reg_138629_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__242   |      8|
|2702  |    tmp_769_reg_138619_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__98    |      8|
|2703  |    tmp_763_reg_138559_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|2704  |    tmp_778_reg_138709_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__10                                                                       |      8|
|2705  |    tmp_764_reg_138569_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__77                                                                       |      8|
|2706  |    tmp_762_reg_138549_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|2707  |    tmp_771_reg_138639_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__187   |      8|
|2708  |    tmp_796_reg_138884_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__8                                                                        |      8|
|2709  |    tmp_792_reg_138844_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__5                                                                        |      8|
|2710  |    tmp_794_reg_138864_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__3                                                                        |      8|
|2711  |    tmp_795_reg_138874_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__2                                                                        |      8|
|2712  |    tmp_787_reg_138794_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__1                                                                        |      8|
|2713  |    tmp_790_reg_138824_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel                                                                           |      8|
|2714  |    tmp_789_reg_138814_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__111                                                                      |      8|
|2715  |    tmp_788_reg_138804_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__109                                                                      |      8|
|2716  |    tmp_793_reg_138854_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__106                                                                      |      8|
|2717  |    tmp_783_reg_138754_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__100                                                                      |      8|
|2718  |    tmp_779_reg_138714_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__96                                                                       |      8|
|2719  |    tmp_798_reg_138904_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__92                                                                       |      8|
|2720  |    tmp_784_reg_138764_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__44                                                                       |      8|
|2721  |    tmp_780_reg_138724_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__40                                                                       |      8|
|2722  |    tmp_791_reg_138834_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__36                                                                       |      8|
|2723  |    tmp_797_reg_138894_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__34                                                                       |      8|
|2724  |    tmp_785_reg_138774_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__28                                                                       |      8|
|2725  |    mac_muladd_16s_12ns_26ns_26_1_1_U1713                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1                                                                                                                                    |     26|
|2726  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1771                                                                                                                       |     26|
|2727  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__27  |      8|
|2728  |    mac_muladd_16s_12ns_26ns_26_1_1_U1754                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_178                                                                                                                                |     26|
|2729  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1770                                                                                                                       |     26|
|2730  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__2   |      8|
|2731  |    mac_muladd_16s_12ns_26ns_26_1_1_U1795                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_179                                                                                                                                |     26|
|2732  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1769                                                                                                                       |     26|
|2733  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__8   |      8|
|2734  |    mac_muladd_16s_12ns_26ns_26_1_1_U1836                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_180                                                                                                                                |     26|
|2735  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1768                                                                                                                       |     26|
|2736  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel      |      8|
|2737  |    mac_muladd_16s_12ns_26ns_26_1_1_U1877                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_181                                                                                                                                |     26|
|2738  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1767                                                                                                                       |     26|
|2739  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__9   |      8|
|2740  |    mac_muladd_16s_12ns_26ns_26_1_1_U1918                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_182                                                                                                                                |     26|
|2741  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1766                                                                                                                       |     26|
|2742  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__21  |      8|
|2743  |    mac_muladd_16s_12ns_26ns_26_1_1_U1959                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_183                                                                                                                                |     26|
|2744  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1765                                                                                                                       |     26|
|2745  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__16  |      8|
|2746  |    mac_muladd_16s_12ns_26ns_26_1_1_U2000                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_184                                                                                                                                |     10|
|2747  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1764                                                                                                                       |     10|
|2748  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel      |      8|
|2749  |    mac_muladd_16s_12ns_26ns_26_1_1_U2041                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_185                                                                                                                                |     26|
|2750  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1763                                                                                                                       |     26|
|2751  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__2   |      8|
|2752  |    mac_muladd_16s_12ns_26ns_26_1_1_U2082                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_186                                                                                                                                |     26|
|2753  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1762                                                                                                                       |     26|
|2754  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__12  |      8|
|2755  |    mac_muladd_16s_12ns_26ns_26_1_1_U2123                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_187                                                                                                                                |     26|
|2756  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1761                                                                                                                       |     26|
|2757  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__19  |      8|
|2758  |    mac_muladd_16s_12ns_26ns_26_1_1_U2164                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_188                                                                                                                                |     26|
|2759  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1760                                                                                                                       |     26|
|2760  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__5   |      8|
|2761  |    mac_muladd_16s_12ns_26ns_26_1_1_U2205                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_189                                                                                                                                |     10|
|2762  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1759                                                                                                                       |     10|
|2763  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__8   |      8|
|2764  |    mac_muladd_16s_12ns_26ns_26_1_1_U2246                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_190                                                                                                                                |     10|
|2765  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1758                                                                                                                       |     10|
|2766  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2767  |    mac_muladd_16s_12ns_26ns_26_1_1_U2287                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_191                                                                                                                                |     26|
|2768  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1757                                                                                                                       |     26|
|2769  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__3   |      8|
|2770  |    mac_muladd_16s_12ns_26ns_26_1_1_U2328                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_192                                                                                                                                |     26|
|2771  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1756                                                                                                                       |     26|
|2772  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__5   |      8|
|2773  |    mac_muladd_16s_12ns_26ns_26_1_1_U2369                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_193                                                                                                                                |     26|
|2774  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1755                                                                                                                       |     26|
|2775  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__4   |      8|
|2776  |    mac_muladd_16s_12ns_26ns_26_1_1_U2410                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_194                                                                                                                                |     26|
|2777  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1754                                                                                                                       |     26|
|2778  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__4   |      8|
|2779  |    mac_muladd_16s_12ns_26ns_26_1_1_U2451                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_195                                                                                                                                |     26|
|2780  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1753                                                                                                                       |     26|
|2781  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__3   |      8|
|2782  |    mac_muladd_16s_12ns_26ns_26_1_1_U2492                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_196                                                                                                                                |     10|
|2783  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                                                                                                            |     10|
|2784  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__20  |      8|
|2785  |    mac_muladd_16s_14ns_26ns_26_1_1_U1733                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1                                                                                                                                    |     26|
|2786  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1752                                                                                                                       |     26|
|2787  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__24  |      8|
|2788  |    mac_muladd_16s_14ns_26ns_26_1_1_U1774                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_197                                                                                                                                |     26|
|2789  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1751                                                                                                                       |     26|
|2790  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__11  |      8|
|2791  |    mac_muladd_16s_14ns_26ns_26_1_1_U1815                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_198                                                                                                                                |     26|
|2792  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1750                                                                                                                       |     26|
|2793  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__15  |      8|
|2794  |    mac_muladd_16s_14ns_26ns_26_1_1_U1856                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_199                                                                                                                                |     26|
|2795  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1749                                                                                                                       |     26|
|2796  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__2   |      8|
|2797  |    mac_muladd_16s_14ns_26ns_26_1_1_U1897                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_200                                                                                                                                |     26|
|2798  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1748                                                                                                                       |     26|
|2799  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__22  |      8|
|2800  |    mac_muladd_16s_14ns_26ns_26_1_1_U1938                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_201                                                                                                                                |     10|
|2801  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1747                                                                                                                       |     10|
|2802  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__1   |      8|
|2803  |    mac_muladd_16s_14ns_26ns_26_1_1_U1979                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_202                                                                                                                                |     26|
|2804  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1746                                                                                                                       |     26|
|2805  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel      |      8|
|2806  |    mac_muladd_16s_14ns_26ns_26_1_1_U2020                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_203                                                                                                                                |     10|
|2807  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1745                                                                                                                       |     10|
|2808  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__3   |      8|
|2809  |    mac_muladd_16s_14ns_26ns_26_1_1_U2061                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_204                                                                                                                                |     10|
|2810  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1744                                                                                                                       |     10|
|2811  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__6   |      8|
|2812  |    mac_muladd_16s_14ns_26ns_26_1_1_U2102                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_205                                                                                                                                |     26|
|2813  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1743                                                                                                                       |     26|
|2814  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__17  |      8|
|2815  |    mac_muladd_16s_14ns_26ns_26_1_1_U2143                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_206                                                                                                                                |     26|
|2816  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1742                                                                                                                       |     26|
|2817  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_12ns_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__5   |      8|
|2818  |    mac_muladd_16s_14ns_26ns_26_1_1_U2184                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_207                                                                                                                                |     10|
|2819  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1741                                                                                                                       |     10|
|2820  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__1   |      8|
|2821  |    mac_muladd_16s_14ns_26ns_26_1_1_U2225                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_208                                                                                                                                |     26|
|2822  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1740                                                                                                                       |     26|
|2823  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__4   |      8|
|2824  |    mac_muladd_16s_14ns_26ns_26_1_1_U2266                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_209                                                                                                                                |     26|
|2825  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1739                                                                                                                       |     26|
|2826  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__28  |      8|
|2827  |    mac_muladd_16s_14ns_26ns_26_1_1_U2307                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_210                                                                                                                                |     26|
|2828  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1738                                                                                                                       |     26|
|2829  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel      |      8|
|2830  |    mac_muladd_16s_14ns_26ns_26_1_1_U2348                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_211                                                                                                                                |     26|
|2831  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1737                                                                                                                       |     26|
|2832  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__1   |      8|
|2833  |    mac_muladd_16s_14ns_26ns_26_1_1_U2389                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_212                                                                                                                                |     26|
|2834  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1736                                                                                                                       |     26|
|2835  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel      |      8|
|2836  |    mac_muladd_16s_14ns_26ns_26_1_1_U2430                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_213                                                                                                                                |     26|
|2837  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1735                                                                                                                       |     26|
|2838  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__2   |      8|
|2839  |    mac_muladd_16s_14ns_26ns_26_1_1_U2471                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_214                                                                                                                                |     10|
|2840  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_1734                                                                                                                       |     10|
|2841  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2000/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__10  |      8|
|2842  |    mac_muladd_16s_14ns_26ns_26_1_1_U2512                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_215                                                                                                                                |     26|
|2843  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                                                                                                            |     26|
|2844  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1979/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__13  |      8|
|2845  |    mac_muladd_16s_15s_26ns_26_1_1_U1714                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1                                                                                                                                     |      8|
|2846  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1733                                                                                                                        |      8|
|2847  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|2848  |    mac_muladd_16s_15s_26ns_26_1_1_U1715                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_216                                                                                                                                 |     70|
|2849  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1732                                                                                                                        |     70|
|2850  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__75                                                                       |      8|
|2851  |    mac_muladd_16s_15s_26ns_26_1_1_U1716                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_217                                                                                                                                 |      9|
|2852  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1731                                                                                                                        |      9|
|2853  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|2854  |    mac_muladd_16s_15s_26ns_26_1_1_U1717                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_218                                                                                                                                 |     28|
|2855  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1730                                                                                                                        |     28|
|2856  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__235   |      8|
|2857  |    mac_muladd_16s_15s_26ns_26_1_1_U1718                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_219                                                                                                                                 |     27|
|2858  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1729                                                                                                                        |     27|
|2859  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__296   |      8|
|2860  |    mac_muladd_16s_15s_26ns_26_1_1_U1719                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_220                                                                                                                                 |     74|
|2861  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1728                                                                                                                        |     74|
|2862  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__163   |      8|
|2863  |    mac_muladd_16s_15s_26ns_26_1_1_U1720                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_221                                                                                                                                 |     11|
|2864  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1727                                                                                                                        |     11|
|2865  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|2866  |    mac_muladd_16s_15s_26ns_26_1_1_U1721                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_222                                                                                                                                 |      9|
|2867  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1726                                                                                                                        |      9|
|2868  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|2869  |    mac_muladd_16s_15s_26ns_26_1_1_U1722                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_223                                                                                                                                 |     44|
|2870  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1725                                                                                                                        |     44|
|2871  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__214   |      8|
|2872  |    mac_muladd_16s_15s_26ns_26_1_1_U1723                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_224                                                                                                                                 |     45|
|2873  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1724                                                                                                                        |     45|
|2874  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64    |      8|
|2875  |    mac_muladd_16s_15s_26ns_26_1_1_U1724                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_225                                                                                                                                 |     36|
|2876  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1723                                                                                                                        |     36|
|2877  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__292   |      8|
|2878  |    mac_muladd_16s_15s_26ns_26_1_1_U1725                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_226                                                                                                                                 |    125|
|2879  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1722                                                                                                                        |    125|
|2880  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__58                                                                       |      8|
|2881  |    mac_muladd_16s_15s_26ns_26_1_1_U1726                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_227                                                                                                                                 |      9|
|2882  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1721                                                                                                                        |      9|
|2883  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__72                                                                       |      8|
|2884  |    mac_muladd_16s_15s_26ns_26_1_1_U1727                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_228                                                                                                                                 |      9|
|2885  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1720                                                                                                                        |      9|
|2886  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__171   |      8|
|2887  |    mac_muladd_16s_15s_26ns_26_1_1_U1728                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_229                                                                                                                                 |     39|
|2888  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1719                                                                                                                        |     39|
|2889  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__5                                                                        |      8|
|2890  |    mac_muladd_16s_15s_26ns_26_1_1_U1729                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_230                                                                                                                                 |     40|
|2891  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1718                                                                                                                        |     40|
|2892  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|2893  |    mac_muladd_16s_15s_26ns_26_1_1_U1730                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_231                                                                                                                                 |     42|
|2894  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1717                                                                                                                        |     42|
|2895  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__202   |      8|
|2896  |    mac_muladd_16s_15s_26ns_26_1_1_U1731                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_232                                                                                                                                 |     42|
|2897  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1716                                                                                                                        |     42|
|2898  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |      8|
|2899  |    mac_muladd_16s_15s_26ns_26_1_1_U1732                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_233                                                                                                                                 |     52|
|2900  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1715                                                                                                                        |     52|
|2901  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|2902  |    mac_muladd_16s_15s_26ns_26_1_1_U1734                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_234                                                                                                                                 |      8|
|2903  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1714                                                                                                                        |      8|
|2904  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2905  |    mac_muladd_16s_15s_26ns_26_1_1_U1735                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_235                                                                                                                                 |    103|
|2906  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1713                                                                                                                        |    103|
|2907  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__301   |      8|
|2908  |    mac_muladd_16s_15s_26ns_26_1_1_U1736                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_236                                                                                                                                 |     47|
|2909  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1712                                                                                                                        |     47|
|2910  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |      8|
|2911  |    mac_muladd_16s_15s_26ns_26_1_1_U1737                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_237                                                                                                                                 |     43|
|2912  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1711                                                                                                                        |     43|
|2913  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__104   |      8|
|2914  |    mac_muladd_16s_15s_26ns_26_1_1_U1738                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_238                                                                                                                                 |      8|
|2915  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1710                                                                                                                        |      8|
|2916  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69    |      8|
|2917  |    mac_muladd_16s_15s_26ns_26_1_1_U1739                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_239                                                                                                                                 |     38|
|2918  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1709                                                                                                                        |     38|
|2919  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__119   |      8|
|2920  |    mac_muladd_16s_15s_26ns_26_1_1_U1740                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_240                                                                                                                                 |     11|
|2921  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1708                                                                                                                        |     11|
|2922  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|2923  |    mac_muladd_16s_15s_26ns_26_1_1_U1741                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_241                                                                                                                                 |      9|
|2924  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1707                                                                                                                        |      9|
|2925  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|2926  |    mac_muladd_16s_15s_26ns_26_1_1_U1742                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_242                                                                                                                                 |     11|
|2927  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1706                                                                                                                        |     11|
|2928  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__113   |      8|
|2929  |    mac_muladd_16s_15s_26ns_26_1_1_U1743                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_243                                                                                                                                 |     11|
|2930  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1705                                                                                                                        |     11|
|2931  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__96    |      8|
|2932  |    mac_muladd_16s_15s_26ns_26_1_1_U1744                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_244                                                                                                                                 |      8|
|2933  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1704                                                                                                                        |      8|
|2934  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|2935  |    mac_muladd_16s_15s_26ns_26_1_1_U1745                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_245                                                                                                                                 |    122|
|2936  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1703                                                                                                                        |    122|
|2937  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|2938  |    mac_muladd_16s_15s_26ns_26_1_1_U1746                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_246                                                                                                                                 |      9|
|2939  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1702                                                                                                                        |      9|
|2940  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|2941  |    mac_muladd_16s_15s_26ns_26_1_1_U1747                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_247                                                                                                                                 |     29|
|2942  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1701                                                                                                                        |     29|
|2943  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__240   |      8|
|2944  |    mac_muladd_16s_15s_26ns_26_1_1_U1748                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_248                                                                                                                                 |     40|
|2945  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1700                                                                                                                        |     40|
|2946  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|2947  |    mac_muladd_16s_15s_26ns_26_1_1_U1749                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_249                                                                                                                                 |     60|
|2948  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1699                                                                                                                        |     60|
|2949  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__289   |      8|
|2950  |    mac_muladd_16s_15s_26ns_26_1_1_U1750                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_250                                                                                                                                 |     30|
|2951  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1698                                                                                                                        |     30|
|2952  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__227   |      8|
|2953  |    mac_muladd_16s_15s_26ns_26_1_1_U1751                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_251                                                                                                                                 |     10|
|2954  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1697                                                                                                                        |     10|
|2955  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__94    |      8|
|2956  |    mac_muladd_16s_15s_26ns_26_1_1_U1752                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_252                                                                                                                                 |     52|
|2957  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1696                                                                                                                        |     52|
|2958  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|2959  |    mac_muladd_16s_15s_26ns_26_1_1_U1753                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_253                                                                                                                                 |      8|
|2960  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1695                                                                                                                        |      8|
|2961  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|2962  |    mac_muladd_16s_15s_26ns_26_1_1_U1755                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_254                                                                                                                                 |     96|
|2963  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1694                                                                                                                        |     96|
|2964  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__302   |      8|
|2965  |    mac_muladd_16s_15s_26ns_26_1_1_U1756                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_255                                                                                                                                 |     47|
|2966  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1693                                                                                                                        |     47|
|2967  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__179   |      8|
|2968  |    mac_muladd_16s_15s_26ns_26_1_1_U1757                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_256                                                                                                                                 |     42|
|2969  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1692                                                                                                                        |     42|
|2970  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__95    |      8|
|2971  |    mac_muladd_16s_15s_26ns_26_1_1_U1758                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_257                                                                                                                                 |      8|
|2972  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1691                                                                                                                        |      8|
|2973  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__136   |      8|
|2974  |    mac_muladd_16s_15s_26ns_26_1_1_U1759                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_258                                                                                                                                 |      9|
|2975  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1690                                                                                                                        |      9|
|2976  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65    |      8|
|2977  |    mac_muladd_16s_15s_26ns_26_1_1_U1760                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_259                                                                                                                                 |     11|
|2978  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1689                                                                                                                        |     11|
|2979  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|2980  |    mac_muladd_16s_15s_26ns_26_1_1_U1761                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_260                                                                                                                                 |     22|
|2981  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1688                                                                                                                        |     22|
|2982  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__148   |      8|
|2983  |    mac_muladd_16s_15s_26ns_26_1_1_U1762                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_261                                                                                                                                 |     11|
|2984  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1687                                                                                                                        |     11|
|2985  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__88    |      8|
|2986  |    mac_muladd_16s_15s_26ns_26_1_1_U1763                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_262                                                                                                                                 |     32|
|2987  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1686                                                                                                                        |     32|
|2988  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__270   |      8|
|2989  |    mac_muladd_16s_15s_26ns_26_1_1_U1764                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_263                                                                                                                                 |     29|
|2990  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1685                                                                                                                        |     29|
|2991  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__249   |      8|
|2992  |    mac_muladd_16s_15s_26ns_26_1_1_U1765                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_264                                                                                                                                 |    139|
|2993  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1684                                                                                                                        |    139|
|2994  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__92    |      8|
|2995  |    mac_muladd_16s_15s_26ns_26_1_1_U1766                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_265                                                                                                                                 |      8|
|2996  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1683                                                                                                                        |      8|
|2997  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__130   |      8|
|2998  |    mac_muladd_16s_15s_26ns_26_1_1_U1767                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_266                                                                                                                                 |     46|
|2999  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1682                                                                                                                        |     46|
|3000  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__212   |      8|
|3001  |    mac_muladd_16s_15s_26ns_26_1_1_U1768                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_267                                                                                                                                 |     72|
|3002  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1681                                                                                                                        |     72|
|3003  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__311   |      8|
|3004  |    mac_muladd_16s_15s_26ns_26_1_1_U1769                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_268                                                                                                                                 |     40|
|3005  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1680                                                                                                                        |     40|
|3006  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__105   |      8|
|3007  |    mac_muladd_16s_15s_26ns_26_1_1_U1770                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_269                                                                                                                                 |      9|
|3008  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1679                                                                                                                        |      9|
|3009  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__127   |      8|
|3010  |    mac_muladd_16s_15s_26ns_26_1_1_U1771                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_270                                                                                                                                 |      9|
|3011  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1678                                                                                                                        |      9|
|3012  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__87    |      8|
|3013  |    mac_muladd_16s_15s_26ns_26_1_1_U1772                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_271                                                                                                                                 |     38|
|3014  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1677                                                                                                                        |     38|
|3015  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|3016  |    mac_muladd_16s_15s_26ns_26_1_1_U1773                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_272                                                                                                                                 |      8|
|3017  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1676                                                                                                                        |      8|
|3018  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3019  |    mac_muladd_16s_15s_26ns_26_1_1_U1775                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_273                                                                                                                                 |     68|
|3020  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1675                                                                                                                        |     68|
|3021  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |      8|
|3022  |    mac_muladd_16s_15s_26ns_26_1_1_U1776                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_274                                                                                                                                 |     11|
|3023  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1674                                                                                                                        |     11|
|3024  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__101   |      8|
|3025  |    mac_muladd_16s_15s_26ns_26_1_1_U1777                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_275                                                                                                                                 |     43|
|3026  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1673                                                                                                                        |     43|
|3027  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|3028  |    mac_muladd_16s_15s_26ns_26_1_1_U1778                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_276                                                                                                                                 |      9|
|3029  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1672                                                                                                                        |      9|
|3030  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59    |      8|
|3031  |    mac_muladd_16s_15s_26ns_26_1_1_U1779                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_277                                                                                                                                 |     10|
|3032  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1671                                                                                                                        |     10|
|3033  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|3034  |    mac_muladd_16s_15s_26ns_26_1_1_U1780                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_278                                                                                                                                 |     11|
|3035  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1670                                                                                                                        |     11|
|3036  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|3037  |    mac_muladd_16s_15s_26ns_26_1_1_U1781                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_279                                                                                                                                 |      9|
|3038  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1669                                                                                                                        |      9|
|3039  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3040  |    mac_muladd_16s_15s_26ns_26_1_1_U1782                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_280                                                                                                                                 |     12|
|3041  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1668                                                                                                                        |     12|
|3042  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__138   |      8|
|3043  |    mac_muladd_16s_15s_26ns_26_1_1_U1783                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_281                                                                                                                                 |     11|
|3044  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1667                                                                                                                        |     11|
|3045  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|3046  |    mac_muladd_16s_15s_26ns_26_1_1_U1784                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_282                                                                                                                                 |      9|
|3047  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1666                                                                                                                        |      9|
|3048  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|3049  |    mac_muladd_16s_15s_26ns_26_1_1_U1785                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_283                                                                                                                                 |    147|
|3050  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1665                                                                                                                        |    147|
|3051  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__200   |      8|
|3052  |    mac_muladd_16s_15s_26ns_26_1_1_U1786                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_284                                                                                                                                 |      9|
|3053  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1664                                                                                                                        |      9|
|3054  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3055  |    mac_muladd_16s_15s_26ns_26_1_1_U1787                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_285                                                                                                                                 |     42|
|3056  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1663                                                                                                                        |     42|
|3057  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__221   |      8|
|3058  |    mac_muladd_16s_15s_26ns_26_1_1_U1788                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_286                                                                                                                                 |     40|
|3059  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1662                                                                                                                        |     40|
|3060  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|3061  |    mac_muladd_16s_15s_26ns_26_1_1_U1789                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_287                                                                                                                                 |     39|
|3062  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1661                                                                                                                        |     39|
|3063  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__118   |      8|
|3064  |    mac_muladd_16s_15s_26ns_26_1_1_U1790                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_288                                                                                                                                 |     10|
|3065  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1660                                                                                                                        |     10|
|3066  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67    |      8|
|3067  |    mac_muladd_16s_15s_26ns_26_1_1_U1791                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_289                                                                                                                                 |     45|
|3068  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1659                                                                                                                        |     45|
|3069  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|3070  |    mac_muladd_16s_15s_26ns_26_1_1_U1792                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_290                                                                                                                                 |     52|
|3071  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1658                                                                                                                        |     52|
|3072  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|3073  |    mac_muladd_16s_15s_26ns_26_1_1_U1793                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_291                                                                                                                                 |      8|
|3074  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1657                                                                                                                        |      8|
|3075  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3076  |    mac_muladd_16s_15s_26ns_26_1_1_U1794                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_292                                                                                                                                 |    104|
|3077  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1656                                                                                                                        |    104|
|3078  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__218   |      8|
|3079  |    mac_muladd_16s_15s_26ns_26_1_1_U1796                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_293                                                                                                                                 |     43|
|3080  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1655                                                                                                                        |     43|
|3081  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|3082  |    mac_muladd_16s_15s_26ns_26_1_1_U1797                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_294                                                                                                                                 |     10|
|3083  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1654                                                                                                                        |     10|
|3084  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3085  |    mac_muladd_16s_15s_26ns_26_1_1_U1798                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_295                                                                                                                                 |     36|
|3086  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1653                                                                                                                        |     36|
|3087  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__295   |      8|
|3088  |    mac_muladd_16s_15s_26ns_26_1_1_U1799                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_296                                                                                                                                 |     75|
|3089  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1652                                                                                                                        |     75|
|3090  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47    |      8|
|3091  |    mac_muladd_16s_15s_26ns_26_1_1_U1800                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_297                                                                                                                                 |     11|
|3092  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1651                                                                                                                        |     11|
|3093  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|3094  |    mac_muladd_16s_15s_26ns_26_1_1_U1801                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_298                                                                                                                                 |      9|
|3095  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1650                                                                                                                        |      9|
|3096  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3097  |    mac_muladd_16s_15s_26ns_26_1_1_U1802                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_299                                                                                                                                 |     36|
|3098  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1649                                                                                                                        |     36|
|3099  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__177   |      8|
|3100  |    mac_muladd_16s_15s_26ns_26_1_1_U1803                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_300                                                                                                                                 |     43|
|3101  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1648                                                                                                                        |     43|
|3102  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__248   |      8|
|3103  |    mac_muladd_16s_15s_26ns_26_1_1_U1804                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_301                                                                                                                                 |     43|
|3104  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1647                                                                                                                        |     43|
|3105  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__153   |      8|
|3106  |    mac_muladd_16s_15s_26ns_26_1_1_U1805                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_302                                                                                                                                 |    125|
|3107  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1646                                                                                                                        |    125|
|3108  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3109  |    mac_muladd_16s_15s_26ns_26_1_1_U1806                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_303                                                                                                                                 |     43|
|3110  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1645                                                                                                                        |     43|
|3111  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__291   |      8|
|3112  |    mac_muladd_16s_15s_26ns_26_1_1_U1807                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_304                                                                                                                                 |      9|
|3113  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1644                                                                                                                        |      9|
|3114  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60    |      8|
|3115  |    mac_muladd_16s_15s_26ns_26_1_1_U1808                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_305                                                                                                                                 |     57|
|3116  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1643                                                                                                                        |     57|
|3117  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57    |      8|
|3118  |    mac_muladd_16s_15s_26ns_26_1_1_U1809                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_306                                                                                                                                 |     40|
|3119  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1642                                                                                                                        |     40|
|3120  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__87    |      8|
|3121  |    mac_muladd_16s_15s_26ns_26_1_1_U1810                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_307                                                                                                                                 |     43|
|3122  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1641                                                                                                                        |     43|
|3123  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__161   |      8|
|3124  |    mac_muladd_16s_15s_26ns_26_1_1_U1811                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_308                                                                                                                                 |      8|
|3125  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1640                                                                                                                        |      8|
|3126  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|3127  |    mac_muladd_16s_15s_26ns_26_1_1_U1812                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_309                                                                                                                                 |     52|
|3128  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1639                                                                                                                        |     52|
|3129  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3130  |    mac_muladd_16s_15s_26ns_26_1_1_U1813                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_310                                                                                                                                 |      8|
|3131  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1638                                                                                                                        |      8|
|3132  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3133  |    mac_muladd_16s_15s_26ns_26_1_1_U1814                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_311                                                                                                                                 |    106|
|3134  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1637                                                                                                                        |    106|
|3135  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__173   |      8|
|3136  |    mac_muladd_16s_15s_26ns_26_1_1_U1816                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_312                                                                                                                                 |     36|
|3137  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1636                                                                                                                        |     36|
|3138  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__198   |      8|
|3139  |    mac_muladd_16s_15s_26ns_26_1_1_U1817                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_313                                                                                                                                 |     44|
|3140  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1635                                                                                                                        |     44|
|3141  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__211   |      8|
|3142  |    mac_muladd_16s_15s_26ns_26_1_1_U1818                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_314                                                                                                                                 |     27|
|3143  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1634                                                                                                                        |     27|
|3144  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |      8|
|3145  |    mac_muladd_16s_15s_26ns_26_1_1_U1819                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_315                                                                                                                                 |     40|
|3146  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1633                                                                                                                        |     40|
|3147  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|3148  |    mac_muladd_16s_15s_26ns_26_1_1_U1820                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_316                                                                                                                                 |     11|
|3149  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1632                                                                                                                        |     11|
|3150  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3151  |    mac_muladd_16s_15s_26ns_26_1_1_U1821                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_317                                                                                                                                 |      9|
|3152  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1631                                                                                                                        |      9|
|3153  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3154  |    mac_muladd_16s_15s_26ns_26_1_1_U1822                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_318                                                                                                                                 |     10|
|3155  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1630                                                                                                                        |     10|
|3156  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|3157  |    mac_muladd_16s_15s_26ns_26_1_1_U1823                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_319                                                                                                                                 |     10|
|3158  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1629                                                                                                                        |     10|
|3159  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__100   |      8|
|3160  |    mac_muladd_16s_15s_26ns_26_1_1_U1824                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_320                                                                                                                                 |     28|
|3161  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1628                                                                                                                        |     28|
|3162  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__94    |      8|
|3163  |    mac_muladd_16s_15s_26ns_26_1_1_U1825                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_321                                                                                                                                 |    147|
|3164  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1627                                                                                                                        |    147|
|3165  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66    |      8|
|3166  |    mac_muladd_16s_15s_26ns_26_1_1_U1826                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_322                                                                                                                                 |     30|
|3167  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1626                                                                                                                        |     30|
|3168  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__269   |      8|
|3169  |    mac_muladd_16s_15s_26ns_26_1_1_U1827                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_323                                                                                                                                 |     45|
|3170  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1625                                                                                                                        |     45|
|3171  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__313   |      8|
|3172  |    mac_muladd_16s_15s_26ns_26_1_1_U1828                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_324                                                                                                                                 |     41|
|3173  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1624                                                                                                                        |     41|
|3174  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3175  |    mac_muladd_16s_15s_26ns_26_1_1_U1829                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_325                                                                                                                                 |     61|
|3176  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1623                                                                                                                        |     61|
|3177  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__290   |      8|
|3178  |    mac_muladd_16s_15s_26ns_26_1_1_U1830                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_326                                                                                                                                 |     35|
|3179  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1622                                                                                                                        |     35|
|3180  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__196   |      8|
|3181  |    mac_muladd_16s_15s_26ns_26_1_1_U1831                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_327                                                                                                                                 |     29|
|3182  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1621                                                                                                                        |     29|
|3183  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__121   |      8|
|3184  |    mac_muladd_16s_15s_26ns_26_1_1_U1832                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_328                                                                                                                                 |     52|
|3185  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1620                                                                                                                        |     52|
|3186  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|3187  |    mac_muladd_16s_15s_26ns_26_1_1_U1833                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_329                                                                                                                                 |      8|
|3188  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1619                                                                                                                        |      8|
|3189  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3190  |    mac_muladd_16s_15s_26ns_26_1_1_U1834                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_330                                                                                                                                 |     90|
|3191  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1618                                                                                                                        |     90|
|3192  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__86    |      8|
|3193  |    mac_muladd_16s_15s_26ns_26_1_1_U1835                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_331                                                                                                                                 |     44|
|3194  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1617                                                                                                                        |     44|
|3195  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__284   |      8|
|3196  |    mac_muladd_16s_15s_26ns_26_1_1_U1837                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_332                                                                                                                                 |     27|
|3197  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1616                                                                                                                        |     27|
|3198  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44    |      8|
|3199  |    mac_muladd_16s_15s_26ns_26_1_1_U1838                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_333                                                                                                                                 |      9|
|3200  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1615                                                                                                                        |      9|
|3201  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__298   |      8|
|3202  |    mac_muladd_16s_15s_26ns_26_1_1_U1839                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_334                                                                                                                                 |     40|
|3203  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1614                                                                                                                        |     40|
|3204  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|3205  |    mac_muladd_16s_15s_26ns_26_1_1_U1840                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_335                                                                                                                                 |     11|
|3206  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1613                                                                                                                        |     11|
|3207  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__252   |      8|
|3208  |    mac_muladd_16s_15s_26ns_26_1_1_U1841                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_336                                                                                                                                 |      9|
|3209  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1612                                                                                                                        |      9|
|3210  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__133   |      8|
|3211  |    mac_muladd_16s_15s_26ns_26_1_1_U1842                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_337                                                                                                                                 |      9|
|3212  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1611                                                                                                                        |      9|
|3213  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|3214  |    mac_muladd_16s_15s_26ns_26_1_1_U1843                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_338                                                                                                                                 |     44|
|3215  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1610                                                                                                                        |     44|
|3216  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__114   |      8|
|3217  |    mac_muladd_16s_15s_26ns_26_1_1_U1844                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_339                                                                                                                                 |     43|
|3218  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1609                                                                                                                        |     43|
|3219  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|3220  |    mac_muladd_16s_15s_26ns_26_1_1_U1845                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_340                                                                                                                                 |    161|
|3221  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1608                                                                                                                        |    161|
|3222  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85    |      8|
|3223  |    mac_muladd_16s_15s_26ns_26_1_1_U1846                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_341                                                                                                                                 |     36|
|3224  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1607                                                                                                                        |     36|
|3225  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__181   |      8|
|3226  |    mac_muladd_16s_15s_26ns_26_1_1_U1847                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_342                                                                                                                                 |     44|
|3227  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1606                                                                                                                        |     44|
|3228  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__112   |      8|
|3229  |    mac_muladd_16s_15s_26ns_26_1_1_U1848                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_343                                                                                                                                 |     39|
|3230  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1605                                                                                                                        |     39|
|3231  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__72    |      8|
|3232  |    mac_muladd_16s_15s_26ns_26_1_1_U1849                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_344                                                                                                                                 |     40|
|3233  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1604                                                                                                                        |     40|
|3234  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__98    |      8|
|3235  |    mac_muladd_16s_15s_26ns_26_1_1_U1850                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_345                                                                                                                                 |      8|
|3236  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1603                                                                                                                        |      8|
|3237  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58    |      8|
|3238  |    mac_muladd_16s_15s_26ns_26_1_1_U1851                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_346                                                                                                                                 |      8|
|3239  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1602                                                                                                                        |      8|
|3240  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__75    |      8|
|3241  |    mac_muladd_16s_15s_26ns_26_1_1_U1852                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_347                                                                                                                                 |     52|
|3242  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1601                                                                                                                        |     52|
|3243  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|3244  |    mac_muladd_16s_15s_26ns_26_1_1_U1853                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_348                                                                                                                                 |      8|
|3245  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1600                                                                                                                        |      8|
|3246  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3247  |    mac_muladd_16s_15s_26ns_26_1_1_U1854                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_349                                                                                                                                 |    105|
|3248  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1599                                                                                                                        |    105|
|3249  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|3250  |    mac_muladd_16s_15s_26ns_26_1_1_U1855                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_350                                                                                                                                 |     11|
|3251  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1598                                                                                                                        |     11|
|3252  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|3253  |    mac_muladd_16s_15s_26ns_26_1_1_U1857                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_351                                                                                                                                 |     44|
|3254  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1597                                                                                                                        |     44|
|3255  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__130   |      8|
|3256  |    mac_muladd_16s_15s_26ns_26_1_1_U1858                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_352                                                                                                                                 |     42|
|3257  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1596                                                                                                                        |     42|
|3258  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__124   |      8|
|3259  |    mac_muladd_16s_15s_26ns_26_1_1_U1859                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_353                                                                                                                                 |     75|
|3260  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1595                                                                                                                        |     75|
|3261  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__101   |      8|
|3262  |    mac_muladd_16s_15s_26ns_26_1_1_U1860                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_354                                                                                                                                 |     11|
|3263  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1594                                                                                                                        |     11|
|3264  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|3265  |    mac_muladd_16s_15s_26ns_26_1_1_U1861                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_355                                                                                                                                 |      9|
|3266  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1593                                                                                                                        |      9|
|3267  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|3268  |    mac_muladd_16s_15s_26ns_26_1_1_U1862                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_356                                                                                                                                 |     37|
|3269  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1592                                                                                                                        |     37|
|3270  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__176   |      8|
|3271  |    mac_muladd_16s_15s_26ns_26_1_1_U1863                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_357                                                                                                                                 |     44|
|3272  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1591                                                                                                                        |     44|
|3273  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|3274  |    mac_muladd_16s_15s_26ns_26_1_1_U1864                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_358                                                                                                                                 |     43|
|3275  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1590                                                                                                                        |     43|
|3276  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__253   |      8|
|3277  |    mac_muladd_16s_15s_26ns_26_1_1_U1865                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_359                                                                                                                                 |    127|
|3278  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1589                                                                                                                        |    127|
|3279  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|3280  |    mac_muladd_16s_15s_26ns_26_1_1_U1866                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_360                                                                                                                                 |     44|
|3281  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1588                                                                                                                        |     44|
|3282  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__216   |      8|
|3283  |    mac_muladd_16s_15s_26ns_26_1_1_U1867                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_361                                                                                                                                 |     28|
|3284  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1587                                                                                                                        |     28|
|3285  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|3286  |    mac_muladd_16s_15s_26ns_26_1_1_U1868                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_362                                                                                                                                 |     40|
|3287  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1586                                                                                                                        |     40|
|3288  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65    |      8|
|3289  |    mac_muladd_16s_15s_26ns_26_1_1_U1869                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_363                                                                                                                                 |     41|
|3290  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1585                                                                                                                        |     41|
|3291  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|3292  |    mac_muladd_16s_15s_26ns_26_1_1_U1870                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_364                                                                                                                                 |      9|
|3293  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1584                                                                                                                        |      9|
|3294  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__111   |      8|
|3295  |    mac_muladd_16s_15s_26ns_26_1_1_U1871                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_365                                                                                                                                 |      9|
|3296  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1583                                                                                                                        |      9|
|3297  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|3298  |    mac_muladd_16s_15s_26ns_26_1_1_U1872                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_366                                                                                                                                 |     52|
|3299  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1582                                                                                                                        |     52|
|3300  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3301  |    mac_muladd_16s_15s_26ns_26_1_1_U1873                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_367                                                                                                                                 |      8|
|3302  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1581                                                                                                                        |      8|
|3303  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3304  |    mac_muladd_16s_15s_26ns_26_1_1_U1874                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_368                                                                                                                                 |     71|
|3305  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1580                                                                                                                        |     71|
|3306  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3307  |    mac_muladd_16s_15s_26ns_26_1_1_U1875                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_369                                                                                                                                 |     11|
|3308  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1579                                                                                                                        |     11|
|3309  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__21                                                                       |      8|
|3310  |    mac_muladd_16s_15s_26ns_26_1_1_U1876                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_370                                                                                                                                 |     69|
|3311  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1578                                                                                                                        |     69|
|3312  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|3313  |    mac_muladd_16s_15s_26ns_26_1_1_U1878                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_371                                                                                                                                 |      9|
|3314  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1577                                                                                                                        |      9|
|3315  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__26                                                                       |      8|
|3316  |    mac_muladd_16s_15s_26ns_26_1_1_U1879                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_372                                                                                                                                 |      9|
|3317  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1576                                                                                                                        |      9|
|3318  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__23                                                                       |      8|
|3319  |    mac_muladd_16s_15s_26ns_26_1_1_U1880                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_373                                                                                                                                 |     11|
|3320  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1575                                                                                                                        |     11|
|3321  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3322  |    mac_muladd_16s_15s_26ns_26_1_1_U1881                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_374                                                                                                                                 |      9|
|3323  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1574                                                                                                                        |      9|
|3324  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3325  |    mac_muladd_16s_15s_26ns_26_1_1_U1882                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_375                                                                                                                                 |     12|
|3326  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1573                                                                                                                        |     12|
|3327  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__38                                                                       |      8|
|3328  |    mac_muladd_16s_15s_26ns_26_1_1_U1883                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_376                                                                                                                                 |     30|
|3329  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1572                                                                                                                        |     30|
|3330  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__139   |      8|
|3331  |    mac_muladd_16s_15s_26ns_26_1_1_U1884                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_377                                                                                                                                 |      9|
|3332  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1571                                                                                                                        |      9|
|3333  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__46                                                                       |      8|
|3334  |    mac_muladd_16s_15s_26ns_26_1_1_U1885                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_378                                                                                                                                 |    138|
|3335  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1570                                                                                                                        |    138|
|3336  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__170   |      8|
|3337  |    mac_muladd_16s_15s_26ns_26_1_1_U1886                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_379                                                                                                                                 |     45|
|3338  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1569                                                                                                                        |     45|
|3339  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__93    |      8|
|3340  |    mac_muladd_16s_15s_26ns_26_1_1_U1887                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_380                                                                                                                                 |     32|
|3341  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1568                                                                                                                        |     32|
|3342  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__215   |      8|
|3343  |    mac_muladd_16s_15s_26ns_26_1_1_U1888                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_381                                                                                                                                 |     58|
|3344  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1567                                                                                                                        |     58|
|3345  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58    |      8|
|3346  |    mac_muladd_16s_15s_26ns_26_1_1_U1889                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_382                                                                                                                                 |     59|
|3347  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1566                                                                                                                        |     59|
|3348  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__255   |      8|
|3349  |    mac_muladd_16s_15s_26ns_26_1_1_U1890                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_383                                                                                                                                 |     35|
|3350  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1565                                                                                                                        |     35|
|3351  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__207   |      8|
|3352  |    mac_muladd_16s_15s_26ns_26_1_1_U1891                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_384                                                                                                                                 |     28|
|3353  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1564                                                                                                                        |     28|
|3354  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|3355  |    mac_muladd_16s_15s_26ns_26_1_1_U1892                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_385                                                                                                                                 |     52|
|3356  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1563                                                                                                                        |     52|
|3357  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3358  |    mac_muladd_16s_15s_26ns_26_1_1_U1893                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_386                                                                                                                                 |      8|
|3359  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1562                                                                                                                        |      8|
|3360  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|3361  |    mac_muladd_16s_15s_26ns_26_1_1_U1894                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_387                                                                                                                                 |     88|
|3362  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1561                                                                                                                        |     88|
|3363  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__106   |      8|
|3364  |    mac_muladd_16s_15s_26ns_26_1_1_U1895                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_388                                                                                                                                 |     12|
|3365  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1560                                                                                                                        |     12|
|3366  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|3367  |    mac_muladd_16s_15s_26ns_26_1_1_U1896                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_389                                                                                                                                 |     64|
|3368  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1559                                                                                                                        |     64|
|3369  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__141   |      8|
|3370  |    mac_muladd_16s_15s_26ns_26_1_1_U1898                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_390                                                                                                                                 |      8|
|3371  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1558                                                                                                                        |      8|
|3372  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__88                                                                       |      8|
|3373  |    mac_muladd_16s_15s_26ns_26_1_1_U1899                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_391                                                                                                                                 |      8|
|3374  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1557                                                                                                                        |      8|
|3375  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__74                                                                       |      8|
|3376  |    mac_muladd_16s_15s_26ns_26_1_1_U1900                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_392                                                                                                                                 |     11|
|3377  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1556                                                                                                                        |     11|
|3378  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__162   |      8|
|3379  |    mac_muladd_16s_15s_26ns_26_1_1_U1901                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_393                                                                                                                                 |     22|
|3380  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1555                                                                                                                        |     22|
|3381  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|3382  |    mac_muladd_16s_15s_26ns_26_1_1_U1902                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_394                                                                                                                                 |     11|
|3383  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1554                                                                                                                        |     11|
|3384  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__59                                                                       |      8|
|3385  |    mac_muladd_16s_15s_26ns_26_1_1_U1903                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_395                                                                                                                                 |     11|
|3386  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1553                                                                                                                        |     11|
|3387  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__81                                                                       |      8|
|3388  |    mac_muladd_16s_15s_26ns_26_1_1_U1904                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_396                                                                                                                                 |     45|
|3389  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1552                                                                                                                        |     45|
|3390  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74    |      8|
|3391  |    mac_muladd_16s_15s_26ns_26_1_1_U1905                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_397                                                                                                                                 |    153|
|3392  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1551                                                                                                                        |    153|
|3393  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62    |      8|
|3394  |    mac_muladd_16s_15s_26ns_26_1_1_U1906                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_398                                                                                                                                 |      9|
|3395  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1550                                                                                                                        |      9|
|3396  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__11                                                                       |      8|
|3397  |    mac_muladd_16s_15s_26ns_26_1_1_U1907                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_399                                                                                                                                 |     11|
|3398  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1549                                                                                                                        |     11|
|3399  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__60                                                                       |      8|
|3400  |    mac_muladd_16s_15s_26ns_26_1_1_U1908                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_400                                                                                                                                 |     74|
|3401  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1548                                                                                                                        |     74|
|3402  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__288   |      8|
|3403  |    mac_muladd_16s_15s_26ns_26_1_1_U1909                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_401                                                                                                                                 |     59|
|3404  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1547                                                                                                                        |     59|
|3405  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__76    |      8|
|3406  |    mac_muladd_16s_15s_26ns_26_1_1_U1910                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_402                                                                                                                                 |     10|
|3407  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1546                                                                                                                        |     10|
|3408  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__157   |      8|
|3409  |    mac_muladd_16s_15s_26ns_26_1_1_U1911                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_403                                                                                                                                 |     28|
|3410  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1545                                                                                                                        |     28|
|3411  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__162   |      8|
|3412  |    mac_muladd_16s_15s_26ns_26_1_1_U1912                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_404                                                                                                                                 |     38|
|3413  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1544                                                                                                                        |     38|
|3414  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3415  |    mac_muladd_16s_15s_26ns_26_1_1_U1913                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_405                                                                                                                                 |      8|
|3416  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1543                                                                                                                        |      8|
|3417  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3418  |    mac_muladd_16s_15s_26ns_26_1_1_U1914                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_406                                                                                                                                 |     71|
|3419  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1542                                                                                                                        |     71|
|3420  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__205   |      8|
|3421  |    mac_muladd_16s_15s_26ns_26_1_1_U1915                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_407                                                                                                                                 |     43|
|3422  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1541                                                                                                                        |     43|
|3423  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3424  |    mac_muladd_16s_15s_26ns_26_1_1_U1916                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_408                                                                                                                                 |      9|
|3425  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1540                                                                                                                        |      9|
|3426  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64    |      8|
|3427  |    mac_muladd_16s_15s_26ns_26_1_1_U1917                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_409                                                                                                                                 |      8|
|3428  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1539                                                                                                                        |      8|
|3429  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |      8|
|3430  |    mac_muladd_16s_15s_26ns_26_1_1_U1919                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_410                                                                                                                                 |     40|
|3431  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1538                                                                                                                        |     40|
|3432  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|3433  |    mac_muladd_16s_15s_26ns_26_1_1_U1920                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_411                                                                                                                                 |     11|
|3434  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1537                                                                                                                        |     11|
|3435  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__101   |      8|
|3436  |    mac_muladd_16s_15s_26ns_26_1_1_U1921                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_412                                                                                                                                 |      9|
|3437  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1536                                                                                                                        |      9|
|3438  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__231   |      8|
|3439  |    mac_muladd_16s_15s_26ns_26_1_1_U1922                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_413                                                                                                                                 |      9|
|3440  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1535                                                                                                                        |      9|
|3441  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45    |      8|
|3442  |    mac_muladd_16s_15s_26ns_26_1_1_U1923                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_414                                                                                                                                 |      9|
|3443  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1534                                                                                                                        |      9|
|3444  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__96    |      8|
|3445  |    mac_muladd_16s_15s_26ns_26_1_1_U1924                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_415                                                                                                                                 |      8|
|3446  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1533                                                                                                                        |      8|
|3447  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|3448  |    mac_muladd_16s_15s_26ns_26_1_1_U1925                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_416                                                                                                                                 |    126|
|3449  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1532                                                                                                                        |    126|
|3450  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__122   |      8|
|3451  |    mac_muladd_16s_15s_26ns_26_1_1_U1926                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_417                                                                                                                                 |     43|
|3452  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1531                                                                                                                        |     43|
|3453  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__135   |      8|
|3454  |    mac_muladd_16s_15s_26ns_26_1_1_U1927                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_418                                                                                                                                 |      9|
|3455  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1530                                                                                                                        |      9|
|3456  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__88    |      8|
|3457  |    mac_muladd_16s_15s_26ns_26_1_1_U1928                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_419                                                                                                                                 |     74|
|3458  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1529                                                                                                                        |     74|
|3459  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__273   |      8|
|3460  |    mac_muladd_16s_15s_26ns_26_1_1_U1929                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_420                                                                                                                                 |     41|
|3461  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1528                                                                                                                        |     41|
|3462  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__84    |      8|
|3463  |    mac_muladd_16s_15s_26ns_26_1_1_U1930                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_421                                                                                                                                 |      8|
|3464  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1527                                                                                                                        |      8|
|3465  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__78    |      8|
|3466  |    mac_muladd_16s_15s_26ns_26_1_1_U1931                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_422                                                                                                                                 |      8|
|3467  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1526                                                                                                                        |      8|
|3468  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73    |      8|
|3469  |    mac_muladd_16s_15s_26ns_26_1_1_U1932                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_423                                                                                                                                 |     52|
|3470  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1525                                                                                                                        |     52|
|3471  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__110   |      8|
|3472  |    mac_muladd_16s_15s_26ns_26_1_1_U1933                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_424                                                                                                                                 |     24|
|3473  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1524                                                                                                                        |     24|
|3474  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|3475  |    mac_muladd_16s_15s_26ns_26_1_1_U1934                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_425                                                                                                                                 |     70|
|3476  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1523                                                                                                                        |     70|
|3477  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__107   |      8|
|3478  |    mac_muladd_16s_15s_26ns_26_1_1_U1935                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_426                                                                                                                                 |     30|
|3479  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1522                                                                                                                        |     30|
|3480  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__129   |      8|
|3481  |    mac_muladd_16s_15s_26ns_26_1_1_U1936                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_427                                                                                                                                 |     10|
|3482  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1521                                                                                                                        |     10|
|3483  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3484  |    mac_muladd_16s_15s_26ns_26_1_1_U1937                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_428                                                                                                                                 |      9|
|3485  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1520                                                                                                                        |      9|
|3486  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|3487  |    mac_muladd_16s_15s_26ns_26_1_1_U1939                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_429                                                                                                                                 |     41|
|3488  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1519                                                                                                                        |     41|
|3489  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53    |      8|
|3490  |    mac_muladd_16s_15s_26ns_26_1_1_U1940                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_430                                                                                                                                 |     11|
|3491  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1518                                                                                                                        |     11|
|3492  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|3493  |    mac_muladd_16s_15s_26ns_26_1_1_U1941                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_431                                                                                                                                 |      9|
|3494  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1517                                                                                                                        |      9|
|3495  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__187   |      8|
|3496  |    mac_muladd_16s_15s_26ns_26_1_1_U1942                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_432                                                                                                                                 |     27|
|3497  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1516                                                                                                                        |     27|
|3498  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__132   |      8|
|3499  |    mac_muladd_16s_15s_26ns_26_1_1_U1943                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_433                                                                                                                                 |     11|
|3500  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1515                                                                                                                        |     11|
|3501  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__219   |      8|
|3502  |    mac_muladd_16s_15s_26ns_26_1_1_U1944                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_434                                                                                                                                 |     26|
|3503  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1514                                                                                                                        |     26|
|3504  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__204   |      8|
|3505  |    mac_muladd_16s_15s_26ns_26_1_1_U1945                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_435                                                                                                                                 |    128|
|3506  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1513                                                                                                                        |    128|
|3507  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__140   |      8|
|3508  |    mac_muladd_16s_15s_26ns_26_1_1_U1946                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_436                                                                                                                                 |     31|
|3509  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1512                                                                                                                        |     31|
|3510  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__109   |      8|
|3511  |    mac_muladd_16s_15s_26ns_26_1_1_U1947                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_437                                                                                                                                 |     10|
|3512  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1511                                                                                                                        |     10|
|3513  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__118   |      8|
|3514  |    mac_muladd_16s_15s_26ns_26_1_1_U1948                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_438                                                                                                                                 |     39|
|3515  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1510                                                                                                                        |     39|
|3516  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|3517  |    mac_muladd_16s_15s_26ns_26_1_1_U1949                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_439                                                                                                                                 |     40|
|3518  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1509                                                                                                                        |     40|
|3519  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56    |      8|
|3520  |    mac_muladd_16s_15s_26ns_26_1_1_U1950                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_440                                                                                                                                 |      9|
|3521  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1508                                                                                                                        |      9|
|3522  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__94    |      8|
|3523  |    mac_muladd_16s_15s_26ns_26_1_1_U1951                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_441                                                                                                                                 |      9|
|3524  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1507                                                                                                                        |      9|
|3525  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__126   |      8|
|3526  |    mac_muladd_16s_15s_26ns_26_1_1_U1952                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_442                                                                                                                                 |     52|
|3527  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1506                                                                                                                        |     52|
|3528  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |      8|
|3529  |    mac_muladd_16s_15s_26ns_26_1_1_U1953                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_443                                                                                                                                 |      8|
|3530  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1505                                                                                                                        |      8|
|3531  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3532  |    mac_muladd_16s_15s_26ns_26_1_1_U1954                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_444                                                                                                                                 |    106|
|3533  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1504                                                                                                                        |    106|
|3534  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__169   |      8|
|3535  |    mac_muladd_16s_15s_26ns_26_1_1_U1955                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_445                                                                                                                                 |     45|
|3536  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1503                                                                                                                        |     45|
|3537  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|3538  |    mac_muladd_16s_15s_26ns_26_1_1_U1956                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_446                                                                                                                                 |     29|
|3539  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1502                                                                                                                        |     29|
|3540  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__234   |      8|
|3541  |    mac_muladd_16s_15s_26ns_26_1_1_U1957                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_447                                                                                                                                 |     43|
|3542  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1501                                                                                                                        |     43|
|3543  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__105   |      8|
|3544  |    mac_muladd_16s_15s_26ns_26_1_1_U1958                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_448                                                                                                                                 |     57|
|3545  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1500                                                                                                                        |     57|
|3546  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__225   |      8|
|3547  |    mac_muladd_16s_15s_26ns_26_1_1_U1960                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_449                                                                                                                                 |     11|
|3548  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1499                                                                                                                        |     11|
|3549  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__230   |      8|
|3550  |    mac_muladd_16s_15s_26ns_26_1_1_U1961                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_450                                                                                                                                 |      9|
|3551  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1498                                                                                                                        |      9|
|3552  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__109   |      8|
|3553  |    mac_muladd_16s_15s_26ns_26_1_1_U1962                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_451                                                                                                                                 |      9|
|3554  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1497                                                                                                                        |      9|
|3555  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__203   |      8|
|3556  |    mac_muladd_16s_15s_26ns_26_1_1_U1963                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_452                                                                                                                                 |     43|
|3557  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1496                                                                                                                        |     43|
|3558  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__172   |      8|
|3559  |    mac_muladd_16s_15s_26ns_26_1_1_U1964                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_453                                                                                                                                 |      8|
|3560  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1495                                                                                                                        |      8|
|3561  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__282   |      8|
|3562  |    mac_muladd_16s_15s_26ns_26_1_1_U1965                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_454                                                                                                                                 |    161|
|3563  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1494                                                                                                                        |    161|
|3564  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|3565  |    mac_muladd_16s_15s_26ns_26_1_1_U1966                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_455                                                                                                                                 |     36|
|3566  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1493                                                                                                                        |     36|
|3567  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__178   |      8|
|3568  |    mac_muladd_16s_15s_26ns_26_1_1_U1967                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_456                                                                                                                                 |     44|
|3569  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1492                                                                                                                        |     44|
|3570  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__244   |      8|
|3571  |    mac_muladd_16s_15s_26ns_26_1_1_U1968                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_457                                                                                                                                 |     74|
|3572  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1491                                                                                                                        |     74|
|3573  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3574  |    mac_muladd_16s_15s_26ns_26_1_1_U1969                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_458                                                                                                                                 |     74|
|3575  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1490                                                                                                                        |     74|
|3576  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__210   |      8|
|3577  |    mac_muladd_16s_15s_26ns_26_1_1_U1970                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_459                                                                                                                                 |     42|
|3578  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1489                                                                                                                        |     42|
|3579  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__189   |      8|
|3580  |    mac_muladd_16s_15s_26ns_26_1_1_U1971                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_460                                                                                                                                 |      8|
|3581  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1488                                                                                                                        |      8|
|3582  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|3583  |    mac_muladd_16s_15s_26ns_26_1_1_U1972                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_461                                                                                                                                 |     52|
|3584  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1487                                                                                                                        |     52|
|3585  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__239   |      8|
|3586  |    mac_muladd_16s_15s_26ns_26_1_1_U1973                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_462                                                                                                                                 |      8|
|3587  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1486                                                                                                                        |      8|
|3588  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3589  |    mac_muladd_16s_15s_26ns_26_1_1_U1974                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_463                                                                                                                                 |     70|
|3590  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1485                                                                                                                        |     70|
|3591  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__13                                                                       |      8|
|3592  |    mac_muladd_16s_15s_26ns_26_1_1_U1975                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_464                                                                                                                                 |      9|
|3593  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1484                                                                                                                        |      9|
|3594  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_114_reg_132229_reg_funnel__41                                                                       |      8|
|3595  |    mac_muladd_16s_15s_26ns_26_1_1_U1976                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_465                                                                                                                                 |     45|
|3596  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1483                                                                                                                        |     45|
|3597  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__245   |      8|
|3598  |    mac_muladd_16s_15s_26ns_26_1_1_U1977                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_466                                                                                                                                 |     36|
|3599  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1482                                                                                                                        |     36|
|3600  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56    |      8|
|3601  |    mac_muladd_16s_15s_26ns_26_1_1_U1978                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_467                                                                                                                                 |     75|
|3602  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1481                                                                                                                        |     75|
|3603  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63    |      8|
|3604  |    mac_muladd_16s_15s_26ns_26_1_1_U1980                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_468                                                                                                                                 |     36|
|3605  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1480                                                                                                                        |     36|
|3606  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__150   |      8|
|3607  |    mac_muladd_16s_15s_26ns_26_1_1_U1981                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_469                                                                                                                                 |     27|
|3608  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1479                                                                                                                        |     27|
|3609  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__145   |      8|
|3610  |    mac_muladd_16s_15s_26ns_26_1_1_U1982                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_470                                                                                                                                 |     38|
|3611  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1478                                                                                                                        |     38|
|3612  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__260   |      8|
|3613  |    mac_muladd_16s_15s_26ns_26_1_1_U1983                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_471                                                                                                                                 |     45|
|3614  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1477                                                                                                                        |     45|
|3615  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__197   |      8|
|3616  |    mac_muladd_16s_15s_26ns_26_1_1_U1984                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_472                                                                                                                                 |     43|
|3617  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1476                                                                                                                        |     43|
|3618  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__223   |      8|
|3619  |    mac_muladd_16s_15s_26ns_26_1_1_U1985                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_473                                                                                                                                 |    160|
|3620  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1475                                                                                                                        |    160|
|3621  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__299   |      8|
|3622  |    mac_muladd_16s_15s_26ns_26_1_1_U1986                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_474                                                                                                                                 |     45|
|3623  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1474                                                                                                                        |     45|
|3624  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__152   |      8|
|3625  |    mac_muladd_16s_15s_26ns_26_1_1_U1987                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_475                                                                                                                                 |     37|
|3626  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1473                                                                                                                        |     37|
|3627  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__238   |      8|
|3628  |    mac_muladd_16s_15s_26ns_26_1_1_U1988                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_476                                                                                                                                 |     74|
|3629  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1472                                                                                                                        |     74|
|3630  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |      8|
|3631  |    mac_muladd_16s_15s_26ns_26_1_1_U1989                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_477                                                                                                                                 |     60|
|3632  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1471                                                                                                                        |     60|
|3633  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__251   |      8|
|3634  |    mac_muladd_16s_15s_26ns_26_1_1_U1990                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_478                                                                                                                                 |      9|
|3635  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1470                                                                                                                        |      9|
|3636  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|3637  |    mac_muladd_16s_15s_26ns_26_1_1_U1991                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_479                                                                                                                                 |     27|
|3638  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1469                                                                                                                        |     27|
|3639  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__151   |      8|
|3640  |    mac_muladd_16s_15s_26ns_26_1_1_U1992                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_480                                                                                                                                 |     26|
|3641  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1468                                                                                                                        |     26|
|3642  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|3643  |    mac_muladd_16s_15s_26ns_26_1_1_U1993                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_481                                                                                                                                 |     24|
|3644  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1467                                                                                                                        |     24|
|3645  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |      8|
|3646  |    mac_muladd_16s_15s_26ns_26_1_1_U1994                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_482                                                                                                                                 |     70|
|3647  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1466                                                                                                                        |     70|
|3648  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__137   |      8|
|3649  |    mac_muladd_16s_15s_26ns_26_1_1_U1995                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_483                                                                                                                                 |     11|
|3650  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1465                                                                                                                        |     11|
|3651  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__103   |      8|
|3652  |    mac_muladd_16s_15s_26ns_26_1_1_U1996                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_484                                                                                                                                 |     70|
|3653  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1464                                                                                                                        |     70|
|3654  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__117   |      8|
|3655  |    mac_muladd_16s_15s_26ns_26_1_1_U1997                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_485                                                                                                                                 |      9|
|3656  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1463                                                                                                                        |      9|
|3657  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62    |      8|
|3658  |    mac_muladd_16s_15s_26ns_26_1_1_U1998                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_486                                                                                                                                 |      8|
|3659  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1462                                                                                                                        |      8|
|3660  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__78    |      8|
|3661  |    mac_muladd_16s_15s_26ns_26_1_1_U1999                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_487                                                                                                                                 |     29|
|3662  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1461                                                                                                                        |     29|
|3663  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3664  |    mac_muladd_16s_15s_26ns_26_1_1_U2001                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_488                                                                                                                                 |     27|
|3665  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1460                                                                                                                        |     27|
|3666  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|3667  |    mac_muladd_16s_15s_26ns_26_1_1_U2002                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_489                                                                                                                                 |     31|
|3668  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1459                                                                                                                        |     31|
|3669  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__83    |      8|
|3670  |    mac_muladd_16s_15s_26ns_26_1_1_U2003                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_490                                                                                                                                 |     28|
|3671  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1458                                                                                                                        |     28|
|3672  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |      8|
|3673  |    mac_muladd_16s_15s_26ns_26_1_1_U2004                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_491                                                                                                                                 |      8|
|3674  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1457                                                                                                                        |      8|
|3675  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|3676  |    mac_muladd_16s_15s_26ns_26_1_1_U2005                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_492                                                                                                                                 |    138|
|3677  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1456                                                                                                                        |    138|
|3678  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__95    |      8|
|3679  |    mac_muladd_16s_15s_26ns_26_1_1_U2006                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_493                                                                                                                                 |      8|
|3680  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1455                                                                                                                        |      8|
|3681  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__144   |      8|
|3682  |    mac_muladd_16s_15s_26ns_26_1_1_U2007                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_494                                                                                                                                 |     11|
|3683  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1454                                                                                                                        |     11|
|3684  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73    |      8|
|3685  |    mac_muladd_16s_15s_26ns_26_1_1_U2008                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_495                                                                                                                                 |     63|
|3686  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1453                                                                                                                        |     63|
|3687  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68    |      8|
|3688  |    mac_muladd_16s_15s_26ns_26_1_1_U2009                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_496                                                                                                                                 |     60|
|3689  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1452                                                                                                                        |     60|
|3690  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__316   |      8|
|3691  |    mac_muladd_16s_15s_26ns_26_1_1_U2010                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_497                                                                                                                                 |     10|
|3692  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1451                                                                                                                        |     10|
|3693  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|3694  |    mac_muladd_16s_15s_26ns_26_1_1_U2011                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_498                                                                                                                                 |      9|
|3695  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1450                                                                                                                        |      9|
|3696  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50    |      8|
|3697  |    mac_muladd_16s_15s_26ns_26_1_1_U2012                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_499                                                                                                                                 |     52|
|3698  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1449                                                                                                                        |     52|
|3699  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|3700  |    mac_muladd_16s_15s_26ns_26_1_1_U2013                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_500                                                                                                                                 |     57|
|3701  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1448                                                                                                                        |     57|
|3702  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3703  |    mac_muladd_16s_15s_26ns_26_1_1_U2014                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_501                                                                                                                                 |     88|
|3704  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1447                                                                                                                        |     88|
|3705  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|3706  |    mac_muladd_16s_15s_26ns_26_1_1_U2015                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_502                                                                                                                                 |     32|
|3707  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1446                                                                                                                        |     32|
|3708  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|3709  |    mac_muladd_16s_15s_26ns_26_1_1_U2016                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_503                                                                                                                                 |     43|
|3710  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1445                                                                                                                        |     43|
|3711  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56    |      8|
|3712  |    mac_muladd_16s_15s_26ns_26_1_1_U2017                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_504                                                                                                                                 |     35|
|3713  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1444                                                                                                                        |     35|
|3714  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__314   |      8|
|3715  |    mac_muladd_16s_15s_26ns_26_1_1_U2018                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_505                                                                                                                                 |     29|
|3716  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1443                                                                                                                        |     29|
|3717  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__300   |      8|
|3718  |    mac_muladd_16s_15s_26ns_26_1_1_U2019                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_506                                                                                                                                 |     11|
|3719  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1442                                                                                                                        |     11|
|3720  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3721  |    mac_muladd_16s_15s_26ns_26_1_1_U2021                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_507                                                                                                                                 |     22|
|3722  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1441                                                                                                                        |     22|
|3723  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3724  |    mac_muladd_16s_15s_26ns_26_1_1_U2022                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_508                                                                                                                                 |     29|
|3725  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1440                                                                                                                        |     29|
|3726  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__279   |      8|
|3727  |    mac_muladd_16s_15s_26ns_26_1_1_U2023                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_509                                                                                                                                 |     13|
|3728  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1439                                                                                                                        |     13|
|3729  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__252   |      8|
|3730  |    mac_muladd_16s_15s_26ns_26_1_1_U2024                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_510                                                                                                                                 |     28|
|3731  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1438                                                                                                                        |     28|
|3732  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__222   |      8|
|3733  |    mac_muladd_16s_15s_26ns_26_1_1_U2025                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_511                                                                                                                                 |    119|
|3734  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1437                                                                                                                        |    119|
|3735  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__90    |      8|
|3736  |    mac_muladd_16s_15s_26ns_26_1_1_U2026                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_512                                                                                                                                 |     44|
|3737  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1436                                                                                                                        |     44|
|3738  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__206   |      8|
|3739  |    mac_muladd_16s_15s_26ns_26_1_1_U2027                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_513                                                                                                                                 |     47|
|3740  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1435                                                                                                                        |     47|
|3741  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |      8|
|3742  |    mac_muladd_16s_15s_26ns_26_1_1_U2028                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_514                                                                                                                                 |     65|
|3743  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1434                                                                                                                        |     65|
|3744  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__133   |      8|
|3745  |    mac_muladd_16s_15s_26ns_26_1_1_U2029                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_515                                                                                                                                 |     40|
|3746  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1433                                                                                                                        |     40|
|3747  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|3748  |    mac_muladd_16s_15s_26ns_26_1_1_U2030                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_516                                                                                                                                 |      8|
|3749  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1432                                                                                                                        |      8|
|3750  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__137   |      8|
|3751  |    mac_muladd_16s_15s_26ns_26_1_1_U2031                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_517                                                                                                                                 |      9|
|3752  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1431                                                                                                                        |      9|
|3753  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__76    |      8|
|3754  |    mac_muladd_16s_15s_26ns_26_1_1_U2032                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_518                                                                                                                                 |     38|
|3755  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1430                                                                                                                        |     38|
|3756  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3757  |    mac_muladd_16s_15s_26ns_26_1_1_U2033                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_519                                                                                                                                 |      8|
|3758  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1429                                                                                                                        |      8|
|3759  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|3760  |    mac_muladd_16s_15s_26ns_26_1_1_U2034                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_520                                                                                                                                 |     71|
|3761  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1428                                                                                                                        |     71|
|3762  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|3763  |    mac_muladd_16s_15s_26ns_26_1_1_U2035                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_521                                                                                                                                 |     10|
|3764  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1427                                                                                                                        |     10|
|3765  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |      8|
|3766  |    mac_muladd_16s_15s_26ns_26_1_1_U2036                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_522                                                                                                                                 |      9|
|3767  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1426                                                                                                                        |      9|
|3768  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__117   |      8|
|3769  |    mac_muladd_16s_15s_26ns_26_1_1_U2037                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_523                                                                                                                                 |     42|
|3770  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1425                                                                                                                        |     42|
|3771  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__199   |      8|
|3772  |    mac_muladd_16s_15s_26ns_26_1_1_U2038                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_524                                                                                                                                 |     40|
|3773  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1424                                                                                                                        |     40|
|3774  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__140   |      8|
|3775  |    mac_muladd_16s_15s_26ns_26_1_1_U2039                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_525                                                                                                                                 |     27|
|3776  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1423                                                                                                                        |     27|
|3777  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3778  |    mac_muladd_16s_15s_26ns_26_1_1_U2040                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_526                                                                                                                                 |      8|
|3779  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1422                                                                                                                        |      8|
|3780  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3781  |    mac_muladd_16s_15s_26ns_26_1_1_U2042                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_527                                                                                                                                 |     44|
|3782  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1421                                                                                                                        |     44|
|3783  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__174   |      8|
|3784  |    mac_muladd_16s_15s_26ns_26_1_1_U2043                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_528                                                                                                                                 |      9|
|3785  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1420                                                                                                                        |      9|
|3786  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__106   |      8|
|3787  |    mac_muladd_16s_15s_26ns_26_1_1_U2044                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_529                                                                                                                                 |     42|
|3788  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1419                                                                                                                        |     42|
|3789  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__150   |      8|
|3790  |    mac_muladd_16s_15s_26ns_26_1_1_U2045                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_530                                                                                                                                 |    125|
|3791  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1418                                                                                                                        |    125|
|3792  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__82    |      8|
|3793  |    mac_muladd_16s_15s_26ns_26_1_1_U2046                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_531                                                                                                                                 |      9|
|3794  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1417                                                                                                                        |      9|
|3795  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__107   |      8|
|3796  |    mac_muladd_16s_15s_26ns_26_1_1_U2047                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_532                                                                                                                                 |     43|
|3797  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1416                                                                                                                        |     43|
|3798  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__136   |      8|
|3799  |    mac_muladd_16s_15s_26ns_26_1_1_U2048                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_533                                                                                                                                 |     73|
|3800  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1415                                                                                                                        |     73|
|3801  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__116   |      8|
|3802  |    mac_muladd_16s_15s_26ns_26_1_1_U2049                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_534                                                                                                                                 |     74|
|3803  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1414                                                                                                                        |     74|
|3804  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__82    |      8|
|3805  |    mac_muladd_16s_15s_26ns_26_1_1_U2050                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_535                                                                                                                                 |      8|
|3806  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1413                                                                                                                        |      8|
|3807  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__99    |      8|
|3808  |    mac_muladd_16s_15s_26ns_26_1_1_U2051                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_536                                                                                                                                 |      8|
|3809  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1412                                                                                                                        |      8|
|3810  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74    |      8|
|3811  |    mac_muladd_16s_15s_26ns_26_1_1_U2052                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_537                                                                                                                                 |     36|
|3812  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1411                                                                                                                        |     36|
|3813  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|3814  |    mac_muladd_16s_15s_26ns_26_1_1_U2053                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_538                                                                                                                                 |     41|
|3815  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1410                                                                                                                        |     41|
|3816  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|3817  |    mac_muladd_16s_15s_26ns_26_1_1_U2054                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_539                                                                                                                                 |     67|
|3818  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1409                                                                                                                        |     67|
|3819  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3820  |    mac_muladd_16s_15s_26ns_26_1_1_U2055                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_540                                                                                                                                 |     11|
|3821  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1408                                                                                                                        |     11|
|3822  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__115   |      8|
|3823  |    mac_muladd_16s_15s_26ns_26_1_1_U2056                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_541                                                                                                                                 |     64|
|3824  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1407                                                                                                                        |     64|
|3825  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__226   |      8|
|3826  |    mac_muladd_16s_15s_26ns_26_1_1_U2057                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_542                                                                                                                                 |     30|
|3827  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1406                                                                                                                        |     30|
|3828  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__309   |      8|
|3829  |    mac_muladd_16s_15s_26ns_26_1_1_U2058                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_543                                                                                                                                 |     35|
|3830  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1405                                                                                                                        |     35|
|3831  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71    |      8|
|3832  |    mac_muladd_16s_15s_26ns_26_1_1_U2059                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_544                                                                                                                                 |     11|
|3833  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1404                                                                                                                        |     11|
|3834  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3835  |    mac_muladd_16s_15s_26ns_26_1_1_U2060                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_545                                                                                                                                 |     40|
|3836  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1403                                                                                                                        |     40|
|3837  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|3838  |    mac_muladd_16s_15s_26ns_26_1_1_U2062                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_546                                                                                                                                 |     46|
|3839  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1402                                                                                                                        |     46|
|3840  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__18                                                                       |      8|
|3841  |    mac_muladd_16s_15s_26ns_26_1_1_U2063                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_547                                                                                                                                 |     47|
|3842  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1401                                                                                                                        |     47|
|3843  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__287   |      8|
|3844  |    mac_muladd_16s_15s_26ns_26_1_1_U2064                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_548                                                                                                                                 |     28|
|3845  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1400                                                                                                                        |     28|
|3846  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__264   |      8|
|3847  |    mac_muladd_16s_15s_26ns_26_1_1_U2065                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_549                                                                                                                                 |    121|
|3848  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1399                                                                                                                        |    121|
|3849  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3850  |    mac_muladd_16s_15s_26ns_26_1_1_U2066                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_550                                                                                                                                 |     10|
|3851  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1398                                                                                                                        |     10|
|3852  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|3853  |    mac_muladd_16s_15s_26ns_26_1_1_U2067                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_551                                                                                                                                 |     12|
|3854  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1397                                                                                                                        |     12|
|3855  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__75    |      8|
|3856  |    mac_muladd_16s_15s_26ns_26_1_1_U2068                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_552                                                                                                                                 |     58|
|3857  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1396                                                                                                                        |     58|
|3858  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__99    |      8|
|3859  |    mac_muladd_16s_15s_26ns_26_1_1_U2069                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_553                                                                                                                                 |     75|
|3860  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1395                                                                                                                        |     75|
|3861  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__168   |      8|
|3862  |    mac_muladd_16s_15s_26ns_26_1_1_U2070                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_554                                                                                                                                 |     30|
|3863  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1394                                                                                                                        |     30|
|3864  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__243   |      8|
|3865  |    mac_muladd_16s_15s_26ns_26_1_1_U2071                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_555                                                                                                                                 |     45|
|3866  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1393                                                                                                                        |     45|
|3867  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3868  |    mac_muladd_16s_15s_26ns_26_1_1_U2072                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_556                                                                                                                                 |     71|
|3869  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1392                                                                                                                        |     71|
|3870  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3871  |    mac_muladd_16s_15s_26ns_26_1_1_U2073                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_557                                                                                                                                 |      8|
|3872  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1391                                                                                                                        |      8|
|3873  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3874  |    mac_muladd_16s_15s_26ns_26_1_1_U2074                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_558                                                                                                                                 |     89|
|3875  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1390                                                                                                                        |     89|
|3876  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__186   |      8|
|3877  |    mac_muladd_16s_15s_26ns_26_1_1_U2075                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_559                                                                                                                                 |     46|
|3878  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1389                                                                                                                        |     46|
|3879  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__267   |      8|
|3880  |    mac_muladd_16s_15s_26ns_26_1_1_U2076                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_560                                                                                                                                 |     79|
|3881  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1388                                                                                                                        |     79|
|3882  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|3883  |    mac_muladd_16s_15s_26ns_26_1_1_U2077                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_561                                                                                                                                 |     28|
|3884  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1387                                                                                                                        |     28|
|3885  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__104   |      8|
|3886  |    mac_muladd_16s_15s_26ns_26_1_1_U2078                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_562                                                                                                                                 |     29|
|3887  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1386                                                                                                                        |     29|
|3888  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__175   |      8|
|3889  |    mac_muladd_16s_15s_26ns_26_1_1_U2079                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_563                                                                                                                                 |      8|
|3890  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1385                                                                                                                        |      8|
|3891  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|3892  |    mac_muladd_16s_15s_26ns_26_1_1_U2080                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_564                                                                                                                                 |      8|
|3893  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1384                                                                                                                        |      8|
|3894  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|3895  |    mac_muladd_16s_15s_26ns_26_1_1_U2081                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_565                                                                                                                                 |     31|
|3896  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1383                                                                                                                        |     31|
|3897  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__247   |      8|
|3898  |    mac_muladd_16s_15s_26ns_26_1_1_U2083                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_566                                                                                                                                 |     12|
|3899  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1382                                                                                                                        |     12|
|3900  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|3901  |    mac_muladd_16s_15s_26ns_26_1_1_U2084                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_567                                                                                                                                 |      8|
|3902  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1381                                                                                                                        |      8|
|3903  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__220   |      8|
|3904  |    mac_muladd_16s_15s_26ns_26_1_1_U2085                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_568                                                                                                                                 |    136|
|3905  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1380                                                                                                                        |    136|
|3906  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__191   |      8|
|3907  |    mac_muladd_16s_15s_26ns_26_1_1_U2086                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_569                                                                                                                                 |     29|
|3908  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1379                                                                                                                        |     29|
|3909  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__271   |      8|
|3910  |    mac_muladd_16s_15s_26ns_26_1_1_U2087                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_570                                                                                                                                 |     46|
|3911  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1378                                                                                                                        |     46|
|3912  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__236   |      8|
|3913  |    mac_muladd_16s_15s_26ns_26_1_1_U2088                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_571                                                                                                                                 |     58|
|3914  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1377                                                                                                                        |     58|
|3915  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__310   |      8|
|3916  |    mac_muladd_16s_15s_26ns_26_1_1_U2089                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_572                                                                                                                                 |     58|
|3917  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1376                                                                                                                        |     58|
|3918  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__160   |      8|
|3919  |    mac_muladd_16s_15s_26ns_26_1_1_U2090                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_573                                                                                                                                 |     10|
|3920  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1375                                                                                                                        |     10|
|3921  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3922  |    mac_muladd_16s_15s_26ns_26_1_1_U2091                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_574                                                                                                                                 |     44|
|3923  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1374                                                                                                                        |     44|
|3924  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3925  |    mac_muladd_16s_15s_26ns_26_1_1_U2092                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_575                                                                                                                                 |     55|
|3926  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1373                                                                                                                        |     55|
|3927  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85    |      8|
|3928  |    mac_muladd_16s_15s_26ns_26_1_1_U2093                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_576                                                                                                                                 |      8|
|3929  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1372                                                                                                                        |      8|
|3930  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3931  |    mac_muladd_16s_15s_26ns_26_1_1_U2094                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_577                                                                                                                                 |     69|
|3932  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1371                                                                                                                        |     69|
|3933  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3934  |    mac_muladd_16s_15s_26ns_26_1_1_U2095                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_578                                                                                                                                 |     12|
|3935  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1370                                                                                                                        |     12|
|3936  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|3937  |    mac_muladd_16s_15s_26ns_26_1_1_U2096                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_579                                                                                                                                 |     43|
|3938  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1369                                                                                                                        |     43|
|3939  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__45                                                                       |      8|
|3940  |    mac_muladd_16s_15s_26ns_26_1_1_U2097                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_580                                                                                                                                 |     10|
|3941  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1368                                                                                                                        |     10|
|3942  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|3943  |    mac_muladd_16s_15s_26ns_26_1_1_U2098                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_581                                                                                                                                 |     27|
|3944  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1367                                                                                                                        |     27|
|3945  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73    |      8|
|3946  |    mac_muladd_16s_15s_26ns_26_1_1_U2099                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_582                                                                                                                                 |      8|
|3947  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1366                                                                                                                        |      8|
|3948  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3949  |    mac_muladd_16s_15s_26ns_26_1_1_U2100                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_583                                                                                                                                 |     26|
|3950  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1365                                                                                                                        |     26|
|3951  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__96    |      8|
|3952  |    mac_muladd_16s_15s_26ns_26_1_1_U2101                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_584                                                                                                                                 |     31|
|3953  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1364                                                                                                                        |     31|
|3954  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__113   |      8|
|3955  |    mac_muladd_16s_15s_26ns_26_1_1_U2103                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_585                                                                                                                                 |     30|
|3956  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1363                                                                                                                        |     30|
|3957  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__80    |      8|
|3958  |    mac_muladd_16s_15s_26ns_26_1_1_U2104                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_586                                                                                                                                 |     28|
|3959  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1362                                                                                                                        |     28|
|3960  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3961  |    mac_muladd_16s_15s_26ns_26_1_1_U2105                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_587                                                                                                                                 |    140|
|3962  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1361                                                                                                                        |    140|
|3963  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__304   |      8|
|3964  |    mac_muladd_16s_15s_26ns_26_1_1_U2106                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_588                                                                                                                                 |     44|
|3965  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1360                                                                                                                        |     44|
|3966  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__285   |      8|
|3967  |    mac_muladd_16s_15s_26ns_26_1_1_U2107                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_589                                                                                                                                 |     47|
|3968  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1359                                                                                                                        |     47|
|3969  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__263   |      8|
|3970  |    mac_muladd_16s_15s_26ns_26_1_1_U2108                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_590                                                                                                                                 |     72|
|3971  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1358                                                                                                                        |     72|
|3972  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__230   |      8|
|3973  |    mac_muladd_16s_15s_26ns_26_1_1_U2109                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_591                                                                                                                                 |     60|
|3974  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1357                                                                                                                        |     60|
|3975  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__77    |      8|
|3976  |    mac_muladd_16s_15s_26ns_26_1_1_U2110                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_592                                                                                                                                 |      9|
|3977  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1356                                                                                                                        |      9|
|3978  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|3979  |    mac_muladd_16s_15s_26ns_26_1_1_U2111                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_593                                                                                                                                 |     10|
|3980  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1355                                                                                                                        |     10|
|3981  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|3982  |    mac_muladd_16s_15s_26ns_26_1_1_U2112                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_594                                                                                                                                 |     38|
|3983  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1354                                                                                                                        |     38|
|3984  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3985  |    mac_muladd_16s_15s_26ns_26_1_1_U2113                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_595                                                                                                                                 |      8|
|3986  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1353                                                                                                                        |      8|
|3987  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3988  |    mac_muladd_16s_15s_26ns_26_1_1_U2114                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_596                                                                                                                                 |     72|
|3989  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1352                                                                                                                        |     72|
|3990  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|3991  |    mac_muladd_16s_15s_26ns_26_1_1_U2115                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_597                                                                                                                                 |     39|
|3992  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1351                                                                                                                        |     39|
|3993  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3994  |    mac_muladd_16s_15s_26ns_26_1_1_U2116                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_598                                                                                                                                 |     10|
|3995  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1350                                                                                                                        |     10|
|3996  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__131   |      8|
|3997  |    mac_muladd_16s_15s_26ns_26_1_1_U2117                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_599                                                                                                                                 |      9|
|3998  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1349                                                                                                                        |      9|
|3999  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__100   |      8|
|4000  |    mac_muladd_16s_15s_26ns_26_1_1_U2118                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_600                                                                                                                                 |     76|
|4001  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1348                                                                                                                        |     76|
|4002  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__145   |      8|
|4003  |    mac_muladd_16s_15s_26ns_26_1_1_U2119                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_601                                                                                                                                 |     29|
|4004  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1347                                                                                                                        |     29|
|4005  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|4006  |    mac_muladd_16s_15s_26ns_26_1_1_U2120                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_602                                                                                                                                 |     27|
|4007  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1346                                                                                                                        |     27|
|4008  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|4009  |    mac_muladd_16s_15s_26ns_26_1_1_U2121                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_603                                                                                                                                 |     44|
|4010  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1345                                                                                                                        |     44|
|4011  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__131   |      8|
|4012  |    mac_muladd_16s_15s_26ns_26_1_1_U2122                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_604                                                                                                                                 |     10|
|4013  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1344                                                                                                                        |     10|
|4014  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__83    |      8|
|4015  |    mac_muladd_16s_15s_26ns_26_1_1_U2124                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_605                                                                                                                                 |      9|
|4016  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1343                                                                                                                        |      9|
|4017  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__115   |      8|
|4018  |    mac_muladd_16s_15s_26ns_26_1_1_U2125                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_606                                                                                                                                 |    126|
|4019  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1342                                                                                                                        |    126|
|4020  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|4021  |    mac_muladd_16s_15s_26ns_26_1_1_U2126                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_607                                                                                                                                 |     10|
|4022  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1341                                                                                                                        |     10|
|4023  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|4024  |    mac_muladd_16s_15s_26ns_26_1_1_U2127                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_608                                                                                                                                 |     10|
|4025  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1340                                                                                                                        |     10|
|4026  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |      8|
|4027  |    mac_muladd_16s_15s_26ns_26_1_1_U2128                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_609                                                                                                                                 |     39|
|4028  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1339                                                                                                                        |     39|
|4029  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|4030  |    mac_muladd_16s_15s_26ns_26_1_1_U2129                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_610                                                                                                                                 |     75|
|4031  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1338                                                                                                                        |     75|
|4032  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__115   |      8|
|4033  |    mac_muladd_16s_15s_26ns_26_1_1_U2130                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_611                                                                                                                                 |     44|
|4034  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1337                                                                                                                        |     44|
|4035  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__294   |      8|
|4036  |    mac_muladd_16s_15s_26ns_26_1_1_U2131                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_612                                                                                                                                 |     43|
|4037  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1336                                                                                                                        |     43|
|4038  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__259   |      8|
|4039  |    mac_muladd_16s_15s_26ns_26_1_1_U2132                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_613                                                                                                                                 |     70|
|4040  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1335                                                                                                                        |     70|
|4041  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|4042  |    mac_muladd_16s_15s_26ns_26_1_1_U2133                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_614                                                                                                                                 |      8|
|4043  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1334                                                                                                                        |      8|
|4044  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|4045  |    mac_muladd_16s_15s_26ns_26_1_1_U2134                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_615                                                                                                                                 |    105|
|4046  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1333                                                                                                                        |    105|
|4047  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__144   |      8|
|4048  |    mac_muladd_16s_15s_26ns_26_1_1_U2135                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_616                                                                                                                                 |     45|
|4049  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1332                                                                                                                        |     45|
|4050  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__276   |      8|
|4051  |    mac_muladd_16s_15s_26ns_26_1_1_U2136                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_617                                                                                                                                 |      9|
|4052  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1331                                                                                                                        |      9|
|4053  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__95    |      8|
|4054  |    mac_muladd_16s_15s_26ns_26_1_1_U2137                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_618                                                                                                                                 |      8|
|4055  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1330                                                                                                                        |      8|
|4056  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55    |      8|
|4057  |    mac_muladd_16s_15s_26ns_26_1_1_U2138                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_619                                                                                                                                 |     40|
|4058  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1329                                                                                                                        |     40|
|4059  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70    |      8|
|4060  |    mac_muladd_16s_15s_26ns_26_1_1_U2139                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_620                                                                                                                                 |     44|
|4061  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1328                                                                                                                        |     44|
|4062  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|4063  |    mac_muladd_16s_15s_26ns_26_1_1_U2140                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_621                                                                                                                                 |     42|
|4064  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1327                                                                                                                        |     42|
|4065  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|4066  |    mac_muladd_16s_15s_26ns_26_1_1_U2141                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_622                                                                                                                                 |     45|
|4067  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1326                                                                                                                        |     45|
|4068  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__241   |      8|
|4069  |    mac_muladd_16s_15s_26ns_26_1_1_U2142                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_623                                                                                                                                 |      9|
|4070  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1325                                                                                                                        |      9|
|4071  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__127   |      8|
|4072  |    mac_muladd_16s_15s_26ns_26_1_1_U2144                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_624                                                                                                                                 |     26|
|4073  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1324                                                                                                                        |     26|
|4074  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__72    |      8|
|4075  |    mac_muladd_16s_15s_26ns_26_1_1_U2145                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_625                                                                                                                                 |    126|
|4076  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1323                                                                                                                        |    126|
|4077  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|4078  |    mac_muladd_16s_15s_26ns_26_1_1_U2146                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_626                                                                                                                                 |      9|
|4079  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1322                                                                                                                        |      9|
|4080  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|4081  |    mac_muladd_16s_15s_26ns_26_1_1_U2147                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_627                                                                                                                                 |      9|
|4082  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1321                                                                                                                        |      9|
|4083  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|4084  |    mac_muladd_16s_15s_26ns_26_1_1_U2148                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_628                                                                                                                                 |     59|
|4085  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1320                                                                                                                        |     59|
|4086  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|4087  |    mac_muladd_16s_15s_26ns_26_1_1_U2149                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_629                                                                                                                                 |     60|
|4088  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1319                                                                                                                        |     60|
|4089  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__81    |      8|
|4090  |    mac_muladd_16s_15s_26ns_26_1_1_U2150                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_630                                                                                                                                 |     27|
|4091  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1318                                                                                                                        |     27|
|4092  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__89    |      8|
|4093  |    mac_muladd_16s_15s_26ns_26_1_1_U2151                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_631                                                                                                                                 |     28|
|4094  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1317                                                                                                                        |     28|
|4095  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__154   |      8|
|4096  |    mac_muladd_16s_15s_26ns_26_1_1_U2152                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_632                                                                                                                                 |     71|
|4097  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1316                                                                                                                        |     71|
|4098  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|4099  |    mac_muladd_16s_15s_26ns_26_1_1_U2153                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_633                                                                                                                                 |     26|
|4100  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1315                                                                                                                        |     26|
|4101  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|4102  |    mac_muladd_16s_15s_26ns_26_1_1_U2154                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_634                                                                                                                                 |     89|
|4103  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1314                                                                                                                        |     89|
|4104  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__303                                                                      |      8|
|4105  |    mac_muladd_16s_15s_26ns_26_1_1_U2155                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_635                                                                                                                                 |     28|
|4106  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1313                                                                                                                        |     28|
|4107  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__295                                                                      |      8|
|4108  |    mac_muladd_16s_15s_26ns_26_1_1_U2156                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_636                                                                                                                                 |     28|
|4109  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1312                                                                                                                        |     28|
|4110  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__154                                                                      |      8|
|4111  |    mac_muladd_16s_15s_26ns_26_1_1_U2157                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_637                                                                                                                                 |     28|
|4112  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1311                                                                                                                        |     28|
|4113  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__144                                                                      |      8|
|4114  |    mac_muladd_16s_15s_26ns_26_1_1_U2158                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_638                                                                                                                                 |     58|
|4115  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1310                                                                                                                        |     58|
|4116  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__596                                                                      |      8|
|4117  |    mac_muladd_16s_15s_26ns_26_1_1_U2159                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_639                                                                                                                                 |     29|
|4118  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1309                                                                                                                        |     29|
|4119  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|4120  |    mac_muladd_16s_15s_26ns_26_1_1_U2160                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_640                                                                                                                                 |     22|
|4121  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1308                                                                                                                        |     22|
|4122  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|4123  |    mac_muladd_16s_15s_26ns_26_1_1_U2161                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_641                                                                                                                                 |     28|
|4124  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1307                                                                                                                        |     28|
|4125  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__8                                                                        |      8|
|4126  |    mac_muladd_16s_15s_26ns_26_1_1_U2162                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_642                                                                                                                                 |     34|
|4127  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1306                                                                                                                        |     34|
|4128  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__448                                                                      |      8|
|4129  |    mac_muladd_16s_15s_26ns_26_1_1_U2163                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_643                                                                                                                                 |     27|
|4130  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1305                                                                                                                        |     27|
|4131  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__315                                                                      |      8|
|4132  |    mac_muladd_16s_15s_26ns_26_1_1_U2165                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_644                                                                                                                                 |    144|
|4133  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1304                                                                                                                        |    144|
|4134  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__163                                                                      |      8|
|4135  |    mac_muladd_16s_15s_26ns_26_1_1_U2166                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_645                                                                                                                                 |     28|
|4136  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1303                                                                                                                        |     28|
|4137  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__438                                                                      |      8|
|4138  |    mac_muladd_16s_15s_26ns_26_1_1_U2167                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_646                                                                                                                                 |     28|
|4139  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1302                                                                                                                        |     28|
|4140  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__180                                                                      |      8|
|4141  |    mac_muladd_16s_15s_26ns_26_1_1_U2168                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_647                                                                                                                                 |     58|
|4142  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1301                                                                                                                        |     58|
|4143  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__591                                                                      |      8|
|4144  |    mac_muladd_16s_15s_26ns_26_1_1_U2169                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_648                                                                                                                                 |     59|
|4145  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1300                                                                                                                        |     59|
|4146  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__335                                                                      |      8|
|4147  |    mac_muladd_16s_15s_26ns_26_1_1_U2170                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_649                                                                                                                                 |     27|
|4148  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1299                                                                                                                        |     27|
|4149  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__469                                                                      |      8|
|4150  |    mac_muladd_16s_15s_26ns_26_1_1_U2171                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_650                                                                                                                                 |     27|
|4151  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1298                                                                                                                        |     27|
|4152  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__24                                                                       |      8|
|4153  |    mac_muladd_16s_15s_26ns_26_1_1_U2172                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_651                                                                                                                                 |     56|
|4154  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1297                                                                                                                        |     56|
|4155  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|4156  |    mac_muladd_16s_15s_26ns_26_1_1_U2173                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_652                                                                                                                                 |     43|
|4157  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1296                                                                                                                        |     43|
|4158  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|4159  |    mac_muladd_16s_15s_26ns_26_1_1_U2174                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_653                                                                                                                                 |     90|
|4160  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1295                                                                                                                        |     90|
|4161  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__246   |      8|
|4162  |    mac_muladd_16s_15s_26ns_26_1_1_U2175                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_654                                                                                                                                 |     30|
|4163  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1294                                                                                                                        |     30|
|4164  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__224   |      8|
|4165  |    mac_muladd_16s_15s_26ns_26_1_1_U2176                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_655                                                                                                                                 |     43|
|4166  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1293                                                                                                                        |     43|
|4167  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|4168  |    mac_muladd_16s_15s_26ns_26_1_1_U2177                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_656                                                                                                                                 |      9|
|4169  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1292                                                                                                                        |      9|
|4170  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64    |      8|
|4171  |    mac_muladd_16s_15s_26ns_26_1_1_U2178                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_657                                                                                                                                 |     45|
|4172  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1291                                                                                                                        |     45|
|4173  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__308   |      8|
|4174  |    mac_muladd_16s_15s_26ns_26_1_1_U2179                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_658                                                                                                                                 |     30|
|4175  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1290                                                                                                                        |     30|
|4176  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|4177  |    mac_muladd_16s_15s_26ns_26_1_1_U2180                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_659                                                                                                                                 |      9|
|4178  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1289                                                                                                                        |      9|
|4179  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|4180  |    mac_muladd_16s_15s_26ns_26_1_1_U2181                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_660                                                                                                                                 |     47|
|4181  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1288                                                                                                                        |     47|
|4182  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |      8|
|4183  |    mac_muladd_16s_15s_26ns_26_1_1_U2182                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_661                                                                                                                                 |     47|
|4184  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1287                                                                                                                        |     47|
|4185  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70    |      8|
|4186  |    mac_muladd_16s_15s_26ns_26_1_1_U2183                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_662                                                                                                                                 |     44|
|4187  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1286                                                                                                                        |     44|
|4188  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__148   |      8|
|4189  |    mac_muladd_16s_15s_26ns_26_1_1_U2185                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_663                                                                                                                                 |    156|
|4190  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1285                                                                                                                        |    156|
|4191  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__190   |      8|
|4192  |    mac_muladd_16s_15s_26ns_26_1_1_U2186                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_664                                                                                                                                 |     26|
|4193  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1284                                                                                                                        |     26|
|4194  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59    |      8|
|4195  |    mac_muladd_16s_15s_26ns_26_1_1_U2187                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_665                                                                                                                                 |     45|
|4196  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1283                                                                                                                        |     45|
|4197  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__126   |      8|
|4198  |    mac_muladd_16s_15s_26ns_26_1_1_U2188                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_666                                                                                                                                 |     68|
|4199  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1282                                                                                                                        |     68|
|4200  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__193   |      8|
|4201  |    mac_muladd_16s_15s_26ns_26_1_1_U2189                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_667                                                                                                                                 |     40|
|4202  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1281                                                                                                                        |     40|
|4203  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|4204  |    mac_muladd_16s_15s_26ns_26_1_1_U2190                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_668                                                                                                                                 |     45|
|4205  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1280                                                                                                                        |     45|
|4206  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__272   |      8|
|4207  |    mac_muladd_16s_15s_26ns_26_1_1_U2191                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_669                                                                                                                                 |     39|
|4208  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1279                                                                                                                        |     39|
|4209  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|4210  |    mac_muladd_16s_15s_26ns_26_1_1_U2192                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_670                                                                                                                                 |     85|
|4211  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1278                                                                                                                        |     85|
|4212  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|4213  |    mac_muladd_16s_15s_26ns_26_1_1_U2193                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_671                                                                                                                                 |     24|
|4214  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1277                                                                                                                        |     24|
|4215  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__135   |      8|
|4216  |    mac_muladd_16s_15s_26ns_26_1_1_U2194                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_672                                                                                                                                 |    105|
|4217  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1276                                                                                                                        |    105|
|4218  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__110   |      8|
|4219  |    mac_muladd_16s_15s_26ns_26_1_1_U2195                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_673                                                                                                                                 |     47|
|4220  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1275                                                                                                                        |     47|
|4221  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|4222  |    mac_muladd_16s_15s_26ns_26_1_1_U2196                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_674                                                                                                                                 |     78|
|4223  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1274                                                                                                                        |     78|
|4224  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__122   |      8|
|4225  |    mac_muladd_16s_15s_26ns_26_1_1_U2197                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_675                                                                                                                                 |     44|
|4226  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1273                                                                                                                        |     44|
|4227  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__305   |      8|
|4228  |    mac_muladd_16s_15s_26ns_26_1_1_U2198                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_676                                                                                                                                 |     45|
|4229  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1272                                                                                                                        |     45|
|4230  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__167   |      8|
|4231  |    mac_muladd_16s_15s_26ns_26_1_1_U2199                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_677                                                                                                                                 |     11|
|4232  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1271                                                                                                                        |     11|
|4233  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|4234  |    mac_muladd_16s_15s_26ns_26_1_1_U2200                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_678                                                                                                                                 |     22|
|4235  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1270                                                                                                                        |     22|
|4236  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|4237  |    mac_muladd_16s_15s_26ns_26_1_1_U2201                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_679                                                                                                                                 |     47|
|4238  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1269                                                                                                                        |     47|
|4239  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__185   |      8|
|4240  |    mac_muladd_16s_15s_26ns_26_1_1_U2202                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_680                                                                                                                                 |     47|
|4241  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1268                                                                                                                        |     47|
|4242  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|4243  |    mac_muladd_16s_15s_26ns_26_1_1_U2203                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_681                                                                                                                                 |     45|
|4244  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1267                                                                                                                        |     45|
|4245  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__266   |      8|
|4246  |    mac_muladd_16s_15s_26ns_26_1_1_U2204                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_682                                                                                                                                 |    148|
|4247  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1266                                                                                                                        |    148|
|4248  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__188   |      8|
|4249  |    mac_muladd_16s_15s_26ns_26_1_1_U2206                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_683                                                                                                                                 |     29|
|4250  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1265                                                                                                                        |     29|
|4251  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|4252  |    mac_muladd_16s_15s_26ns_26_1_1_U2207                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_684                                                                                                                                 |     12|
|4253  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1264                                                                                                                        |     12|
|4254  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55    |      8|
|4255  |    mac_muladd_16s_15s_26ns_26_1_1_U2208                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_685                                                                                                                                 |     39|
|4256  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1263                                                                                                                        |     39|
|4257  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|4258  |    mac_muladd_16s_15s_26ns_26_1_1_U2209                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_686                                                                                                                                 |     74|
|4259  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1262                                                                                                                        |     74|
|4260  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__312   |      8|
|4261  |    mac_muladd_16s_15s_26ns_26_1_1_U2210                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_687                                                                                                                                 |     37|
|4262  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1261                                                                                                                        |     37|
|4263  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__293   |      8|
|4264  |    mac_muladd_16s_15s_26ns_26_1_1_U2211                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_688                                                                                                                                 |     45|
|4265  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1260                                                                                                                        |     45|
|4266  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__275   |      8|
|4267  |    mac_muladd_16s_15s_26ns_26_1_1_U2212                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_689                                                                                                                                 |     38|
|4268  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1259                                                                                                                        |     38|
|4269  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|4270  |    mac_muladd_16s_15s_26ns_26_1_1_U2213                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_690                                                                                                                                 |      8|
|4271  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1258                                                                                                                        |      8|
|4272  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|4273  |    mac_muladd_16s_15s_26ns_26_1_1_U2214                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_691                                                                                                                                 |    104|
|4274  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1257                                                                                                                        |    104|
|4275  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__159                                                                      |      8|
|4276  |    mac_muladd_16s_15s_26ns_26_1_1_U2215                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_692                                                                                                                                 |     43|
|4277  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1256                                                                                                                        |     43|
|4278  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__489                                                                      |      8|
|4279  |    mac_muladd_16s_15s_26ns_26_1_1_U2216                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_693                                                                                                                                 |     29|
|4280  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1255                                                                                                                        |     29|
|4281  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__464                                                                      |      8|
|4282  |    mac_muladd_16s_15s_26ns_26_1_1_U2217                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_694                                                                                                                                 |      8|
|4283  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1254                                                                                                                        |      8|
|4284  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__200                                                                      |      8|
|4285  |    mac_muladd_16s_15s_26ns_26_1_1_U2218                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_695                                                                                                                                 |     66|
|4286  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1253                                                                                                                        |     66|
|4287  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__175                                                                      |      8|
|4288  |    mac_muladd_16s_15s_26ns_26_1_1_U2219                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_696                                                                                                                                 |     11|
|4289  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1252                                                                                                                        |     11|
|4290  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|4291  |    mac_muladd_16s_15s_26ns_26_1_1_U2220                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_697                                                                                                                                 |     28|
|4292  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1251                                                                                                                        |     28|
|4293  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|4294  |    mac_muladd_16s_15s_26ns_26_1_1_U2221                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_698                                                                                                                                 |      9|
|4295  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1250                                                                                                                        |      9|
|4296  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__15                                                                       |      8|
|4297  |    mac_muladd_16s_15s_26ns_26_1_1_U2222                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_699                                                                                                                                 |     43|
|4298  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1249                                                                                                                        |     43|
|4299  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__304                                                                      |      8|
|4300  |    mac_muladd_16s_15s_26ns_26_1_1_U2223                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_700                                                                                                                                 |     42|
|4301  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1248                                                                                                                        |     42|
|4302  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__597                                                                      |      8|
|4303  |    mac_muladd_16s_15s_26ns_26_1_1_U2224                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_701                                                                                                                                 |    160|
|4304  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1247                                                                                                                        |    160|
|4305  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__324                                                                      |      8|
|4306  |    mac_muladd_16s_15s_26ns_26_1_1_U2226                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_702                                                                                                                                 |     43|
|4307  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1246                                                                                                                        |     43|
|4308  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__445                                                                      |      8|
|4309  |    mac_muladd_16s_15s_26ns_26_1_1_U2227                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_703                                                                                                                                 |     43|
|4310  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1245                                                                                                                        |     43|
|4311  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__366                                                                      |      8|
|4312  |    mac_muladd_16s_15s_26ns_26_1_1_U2228                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_704                                                                                                                                 |     73|
|4313  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1244                                                                                                                        |     73|
|4314  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__578                                                                      |      8|
|4315  |    mac_muladd_16s_15s_26ns_26_1_1_U2229                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_705                                                                                                                                 |     74|
|4316  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1243                                                                                                                        |     74|
|4317  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__37                                                                       |      8|
|4318  |    mac_muladd_16s_15s_26ns_26_1_1_U2230                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_706                                                                                                                                 |     42|
|4319  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1242                                                                                                                        |     42|
|4320  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__345                                                                      |      8|
|4321  |    mac_muladd_16s_15s_26ns_26_1_1_U2231                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_707                                                                                                                                 |     42|
|4322  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1241                                                                                                                        |     42|
|4323  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__65                                                                       |      8|
|4324  |    mac_muladd_16s_15s_26ns_26_1_1_U2232                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_708                                                                                                                                 |     70|
|4325  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1240                                                                                                                        |     70|
|4326  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|4327  |    mac_muladd_16s_15s_26ns_26_1_1_U2233                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_709                                                                                                                                 |     24|
|4328  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1239                                                                                                                        |     24|
|4329  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|4330  |    mac_muladd_16s_15s_26ns_26_1_1_U2234                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_710                                                                                                                                 |    105|
|4331  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1238                                                                                                                        |    105|
|4332  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67    |      8|
|4333  |    mac_muladd_16s_15s_26ns_26_1_1_U2235                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_711                                                                                                                                 |     26|
|4334  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1237                                                                                                                        |     26|
|4335  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |      8|
|4336  |    mac_muladd_16s_15s_26ns_26_1_1_U2236                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_712                                                                                                                                 |      9|
|4337  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1236                                                                                                                        |      9|
|4338  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|4339  |    mac_muladd_16s_15s_26ns_26_1_1_U2237                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_713                                                                                                                                 |     27|
|4340  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1235                                                                                                                        |     27|
|4341  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__102   |      8|
|4342  |    mac_muladd_16s_15s_26ns_26_1_1_U2238                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_714                                                                                                                                 |     58|
|4343  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1234                                                                                                                        |     58|
|4344  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__281   |      8|
|4345  |    mac_muladd_16s_15s_26ns_26_1_1_U2239                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_715                                                                                                                                 |     11|
|4346  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1233                                                                                                                        |     11|
|4347  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|4348  |    mac_muladd_16s_15s_26ns_26_1_1_U2240                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_716                                                                                                                                 |      9|
|4349  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1232                                                                                                                        |      9|
|4350  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|4351  |    mac_muladd_16s_15s_26ns_26_1_1_U2241                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_717                                                                                                                                 |     29|
|4352  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1231                                                                                                                        |     29|
|4353  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |      8|
|4354  |    mac_muladd_16s_15s_26ns_26_1_1_U2242                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_718                                                                                                                                 |     35|
|4355  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1230                                                                                                                        |     35|
|4356  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__127   |      8|
|4357  |    mac_muladd_16s_15s_26ns_26_1_1_U2243                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_719                                                                                                                                 |     28|
|4358  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1229                                                                                                                        |     28|
|4359  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__194   |      8|
|4360  |    mac_muladd_16s_15s_26ns_26_1_1_U2244                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_720                                                                                                                                 |    145|
|4361  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1228                                                                                                                        |    145|
|4362  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__274   |      8|
|4363  |    mac_muladd_16s_15s_26ns_26_1_1_U2245                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_721                                                                                                                                 |     29|
|4364  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1227                                                                                                                        |     29|
|4365  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|4366  |    mac_muladd_16s_15s_26ns_26_1_1_U2247                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_722                                                                                                                                 |     27|
|4367  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1226                                                                                                                        |     27|
|4368  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__111   |      8|
|4369  |    mac_muladd_16s_15s_26ns_26_1_1_U2248                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_723                                                                                                                                 |     59|
|4370  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1225                                                                                                                        |     59|
|4371  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__182   |      8|
|4372  |    mac_muladd_16s_15s_26ns_26_1_1_U2249                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_724                                                                                                                                 |     66|
|4373  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1224                                                                                                                        |     66|
|4374  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__256   |      8|
|4375  |    mac_muladd_16s_15s_26ns_26_1_1_U2250                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_725                                                                                                                                 |     25|
|4376  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1223                                                                                                                        |     25|
|4377  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|4378  |    mac_muladd_16s_15s_26ns_26_1_1_U2251                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_726                                                                                                                                 |     29|
|4379  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1222                                                                                                                        |     29|
|4380  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__156   |      8|
|4381  |    mac_muladd_16s_15s_26ns_26_1_1_U2252                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_727                                                                                                                                 |     52|
|4382  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1221                                                                                                                        |     52|
|4383  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|4384  |    mac_muladd_16s_15s_26ns_26_1_1_U2253                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_728                                                                                                                                 |      8|
|4385  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1220                                                                                                                        |      8|
|4386  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|4387  |    mac_muladd_16s_15s_26ns_26_1_1_U2254                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_729                                                                                                                                 |     90|
|4388  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1219                                                                                                                        |     90|
|4389  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__128   |      8|
|4390  |    mac_muladd_16s_15s_26ns_26_1_1_U2255                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_730                                                                                                                                 |     30|
|4391  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1218                                                                                                                        |     30|
|4392  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__96    |      8|
|4393  |    mac_muladd_16s_15s_26ns_26_1_1_U2256                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_731                                                                                                                                 |     30|
|4394  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1217                                                                                                                        |     30|
|4395  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__165   |      8|
|4396  |    mac_muladd_16s_15s_26ns_26_1_1_U2257                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_732                                                                                                                                 |     29|
|4397  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1216                                                                                                                        |     29|
|4398  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__195   |      8|
|4399  |    mac_muladd_16s_15s_26ns_26_1_1_U2258                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_733                                                                                                                                 |     60|
|4400  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1215                                                                                                                        |     60|
|4401  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__159   |      8|
|4402  |    mac_muladd_16s_15s_26ns_26_1_1_U2259                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_734                                                                                                                                 |      8|
|4403  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1214                                                                                                                        |      8|
|4404  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|4405  |    mac_muladd_16s_15s_26ns_26_1_1_U2260                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_735                                                                                                                                 |      8|
|4406  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1213                                                                                                                        |      8|
|4407  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|4408  |    mac_muladd_16s_15s_26ns_26_1_1_U2261                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_736                                                                                                                                 |     30|
|4409  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1212                                                                                                                        |     30|
|4410  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|4411  |    mac_muladd_16s_15s_26ns_26_1_1_U2262                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_737                                                                                                                                 |     30|
|4412  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1211                                                                                                                        |     30|
|4413  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__120   |      8|
|4414  |    mac_muladd_16s_15s_26ns_26_1_1_U2263                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_738                                                                                                                                 |     29|
|4415  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1210                                                                                                                        |     29|
|4416  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__184   |      8|
|4417  |    mac_muladd_16s_15s_26ns_26_1_1_U2264                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_739                                                                                                                                 |    147|
|4418  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1209                                                                                                                        |    147|
|4419  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__262   |      8|
|4420  |    mac_muladd_16s_15s_26ns_26_1_1_U2265                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_740                                                                                                                                 |     28|
|4421  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1208                                                                                                                        |     28|
|4422  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|4423  |    mac_muladd_16s_15s_26ns_26_1_1_U2267                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_741                                                                                                                                 |      9|
|4424  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1207                                                                                                                        |      9|
|4425  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57    |      8|
|4426  |    mac_muladd_16s_15s_26ns_26_1_1_U2268                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_742                                                                                                                                 |     39|
|4427  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1206                                                                                                                        |     39|
|4428  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|4429  |    mac_muladd_16s_15s_26ns_26_1_1_U2269                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_743                                                                                                                                 |     40|
|4430  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1205                                                                                                                        |     40|
|4431  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|4432  |    mac_muladd_16s_15s_26ns_26_1_1_U2270                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_744                                                                                                                                 |     29|
|4433  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1204                                                                                                                        |     29|
|4434  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__201   |      8|
|4435  |    mac_muladd_16s_15s_26ns_26_1_1_U2271                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_745                                                                                                                                 |     34|
|4436  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1203                                                                                                                        |     34|
|4437  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__183   |      8|
|4438  |    mac_muladd_16s_15s_26ns_26_1_1_U2272                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_746                                                                                                                                 |     55|
|4439  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1202                                                                                                                        |     55|
|4440  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66    |      8|
|4441  |    mac_muladd_16s_15s_26ns_26_1_1_U2273                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_747                                                                                                                                 |      8|
|4442  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1201                                                                                                                        |      8|
|4443  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|4444  |    mac_muladd_16s_15s_26ns_26_1_1_U2274                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_748                                                                                                                                 |     90|
|4445  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1200                                                                                                                        |     90|
|4446  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__429                                                                      |      8|
|4447  |    mac_muladd_16s_15s_26ns_26_1_1_U2275                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_749                                                                                                                                 |     29|
|4448  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1199                                                                                                                        |     29|
|4449  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__447                                                                      |      8|
|4450  |    mac_muladd_16s_15s_26ns_26_1_1_U2276                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_750                                                                                                                                 |     30|
|4451  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1198                                                                                                                        |     30|
|4452  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__211                                                                      |      8|
|4453  |    mac_muladd_16s_15s_26ns_26_1_1_U2277                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_751                                                                                                                                 |     34|
|4454  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1197                                                                                                                        |     34|
|4455  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__243                                                                      |      8|
|4456  |    mac_muladd_16s_15s_26ns_26_1_1_U2278                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_752                                                                                                                                 |     59|
|4457  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1196                                                                                                                        |     59|
|4458  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__59                                                                       |      8|
|4459  |    mac_muladd_16s_15s_26ns_26_1_1_U2279                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_753                                                                                                                                 |     11|
|4460  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1195                                                                                                                        |     11|
|4461  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|4462  |    mac_muladd_16s_15s_26ns_26_1_1_U2280                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_754                                                                                                                                 |      9|
|4463  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1194                                                                                                                        |      9|
|4464  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |      8|
|4465  |    mac_muladd_16s_15s_26ns_26_1_1_U2281                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_755                                                                                                                                 |     29|
|4466  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1193                                                                                                                        |     29|
|4467  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__354                                                                      |      8|
|4468  |    mac_muladd_16s_15s_26ns_26_1_1_U2282                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_756                                                                                                                                 |     28|
|4469  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1192                                                                                                                        |     28|
|4470  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__406                                                                      |      8|
|4471  |    mac_muladd_16s_15s_26ns_26_1_1_U2283                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_757                                                                                                                                 |     34|
|4472  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1191                                                                                                                        |     34|
|4473  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__179                                                                      |      8|
|4474  |    mac_muladd_16s_15s_26ns_26_1_1_U2284                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_758                                                                                                                                 |    145|
|4475  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1190                                                                                                                        |    145|
|4476  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__563                                                                      |      8|
|4477  |    mac_muladd_16s_15s_26ns_26_1_1_U2285                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_759                                                                                                                                 |     36|
|4478  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1189                                                                                                                        |     36|
|4479  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__32                                                                       |      8|
|4480  |    mac_muladd_16s_15s_26ns_26_1_1_U2286                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_760                                                                                                                                 |     30|
|4481  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1188                                                                                                                        |     30|
|4482  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__310                                                                      |      8|
|4483  |    mac_muladd_16s_15s_26ns_26_1_1_U2288                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_761                                                                                                                                 |     59|
|4484  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1187                                                                                                                        |     59|
|4485  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__7                                                                        |      8|
|4486  |    mac_muladd_16s_15s_26ns_26_1_1_U2289                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_762                                                                                                                                 |     60|
|4487  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1186                                                                                                                        |     60|
|4488  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__512                                                                      |      8|
|4489  |    mac_muladd_16s_15s_26ns_26_1_1_U2290                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_763                                                                                                                                 |     28|
|4490  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1185                                                                                                                        |     28|
|4491  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__141                                                                      |      8|
|4492  |    mac_muladd_16s_15s_26ns_26_1_1_U2291                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_764                                                                                                                                 |     28|
|4493  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1184                                                                                                                        |     28|
|4494  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__79                                                                       |      8|
|4495  |    mac_muladd_16s_15s_26ns_26_1_1_U2292                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_765                                                                                                                                 |     52|
|4496  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1183                                                                                                                        |     52|
|4497  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|4498  |    mac_muladd_16s_15s_26ns_26_1_1_U2293                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_766                                                                                                                                 |      8|
|4499  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1182                                                                                                                        |      8|
|4500  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|4501  |    mac_muladd_16s_15s_26ns_26_1_1_U2294                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_767                                                                                                                                 |     89|
|4502  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1181                                                                                                                        |     89|
|4503  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__518                                                                      |      8|
|4504  |    mac_muladd_16s_15s_26ns_26_1_1_U2295                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_768                                                                                                                                 |     28|
|4505  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1180                                                                                                                        |     28|
|4506  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__265                                                                      |      8|
|4507  |    mac_muladd_16s_15s_26ns_26_1_1_U2296                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_769                                                                                                                                 |     29|
|4508  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1179                                                                                                                        |     29|
|4509  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__240                                                                      |      8|
|4510  |    mac_muladd_16s_15s_26ns_26_1_1_U2297                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_770                                                                                                                                 |      8|
|4511  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1178                                                                                                                        |      8|
|4512  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__560                                                                      |      8|
|4513  |    mac_muladd_16s_15s_26ns_26_1_1_U2298                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_771                                                                                                                                 |     58|
|4514  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1177                                                                                                                        |     58|
|4515  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__541                                                                      |      8|
|4516  |    mac_muladd_16s_15s_26ns_26_1_1_U2299                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_772                                                                                                                                 |     12|
|4517  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1176                                                                                                                        |     12|
|4518  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |      8|
|4519  |    mac_muladd_16s_15s_26ns_26_1_1_U2300                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_773                                                                                                                                 |      9|
|4520  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1175                                                                                                                        |      9|
|4521  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73    |      8|
|4522  |    mac_muladd_16s_15s_26ns_26_1_1_U2301                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_774                                                                                                                                 |     11|
|4523  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1174                                                                                                                        |     11|
|4524  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__491                                                                      |      8|
|4525  |    mac_muladd_16s_15s_26ns_26_1_1_U2302                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_775                                                                                                                                 |     44|
|4526  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1173                                                                                                                        |     44|
|4527  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__161                                                                      |      8|
|4528  |    mac_muladd_16s_15s_26ns_26_1_1_U2303                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_776                                                                                                                                 |     36|
|4529  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1172                                                                                                                        |     36|
|4530  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__467                                                                      |      8|
|4531  |    mac_muladd_16s_15s_26ns_26_1_1_U2304                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_777                                                                                                                                 |    162|
|4532  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1171                                                                                                                        |    162|
|4533  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__178                                                                      |      8|
|4534  |    mac_muladd_16s_15s_26ns_26_1_1_U2305                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_778                                                                                                                                 |     44|
|4535  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1170                                                                                                                        |     44|
|4536  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__209                                                                      |      8|
|4537  |    mac_muladd_16s_15s_26ns_26_1_1_U2306                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_779                                                                                                                                 |     45|
|4538  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1169                                                                                                                        |     45|
|4539  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__226                                                                      |      8|
|4540  |    mac_muladd_16s_15s_26ns_26_1_1_U2308                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_780                                                                                                                                 |     56|
|4541  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1168                                                                                                                        |     56|
|4542  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__287                                                                      |      8|
|4543  |    mac_muladd_16s_15s_26ns_26_1_1_U2309                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_781                                                                                                                                 |     41|
|4544  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1167                                                                                                                        |     41|
|4545  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__511                                                                      |      8|
|4546  |    mac_muladd_16s_15s_26ns_26_1_1_U2310                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_782                                                                                                                                 |     25|
|4547  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1166                                                                                                                        |     25|
|4548  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__201                                                                      |      8|
|4549  |    mac_muladd_16s_15s_26ns_26_1_1_U2311                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_783                                                                                                                                 |      9|
|4550  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1165                                                                                                                        |      9|
|4551  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__532                                                                      |      8|
|4552  |    mac_muladd_16s_15s_26ns_26_1_1_U2312                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_784                                                                                                                                 |     52|
|4553  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1164                                                                                                                        |     52|
|4554  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|4555  |    mac_muladd_16s_15s_26ns_26_1_1_U2313                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_785                                                                                                                                 |      8|
|4556  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1163                                                                                                                        |      8|
|4557  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|4558  |    mac_muladd_16s_15s_26ns_26_1_1_U2314                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_786                                                                                                                                 |     98|
|4559  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1162                                                                                                                        |     98|
|4560  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__61                                                                       |      8|
|4561  |    mac_muladd_16s_15s_26ns_26_1_1_U2315                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_787                                                                                                                                 |     44|
|4562  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1161                                                                                                                        |     44|
|4563  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__246                                                                      |      8|
|4564  |    mac_muladd_16s_15s_26ns_26_1_1_U2316                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_788                                                                                                                                 |     38|
|4565  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1160                                                                                                                        |     38|
|4566  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__520                                                                      |      8|
|4567  |    mac_muladd_16s_15s_26ns_26_1_1_U2317                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_789                                                                                                                                 |     43|
|4568  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1159                                                                                                                        |     43|
|4569  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__95                                                                       |      8|
|4570  |    mac_muladd_16s_15s_26ns_26_1_1_U2318                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_790                                                                                                                                 |     75|
|4571  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1158                                                                                                                        |     75|
|4572  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__388                                                                      |      8|
|4573  |    mac_muladd_16s_15s_26ns_26_1_1_U2319                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_791                                                                                                                                 |     44|
|4574  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1157                                                                                                                        |     44|
|4575  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|4576  |    mac_muladd_16s_15s_26ns_26_1_1_U2320                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_792                                                                                                                                 |     28|
|4577  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1156                                                                                                                        |     28|
|4578  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|4579  |    mac_muladd_16s_15s_26ns_26_1_1_U2321                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_793                                                                                                                                 |     44|
|4580  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1155                                                                                                                        |     44|
|4581  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__565                                                                      |      8|
|4582  |    mac_muladd_16s_15s_26ns_26_1_1_U2322                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_794                                                                                                                                 |     44|
|4583  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1154                                                                                                                        |     44|
|4584  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__409                                                                      |      8|
|4585  |    mac_muladd_16s_15s_26ns_26_1_1_U2323                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_795                                                                                                                                 |     43|
|4586  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1153                                                                                                                        |     43|
|4587  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__271                                                                      |      8|
|4588  |    mac_muladd_16s_15s_26ns_26_1_1_U2324                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_796                                                                                                                                 |    161|
|4589  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1152                                                                                                                        |    161|
|4590  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__122                                                                      |      8|
|4591  |    mac_muladd_16s_15s_26ns_26_1_1_U2325                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_797                                                                                                                                 |     44|
|4592  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1151                                                                                                                        |     44|
|4593  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__213                                                                      |      8|
|4594  |    mac_muladd_16s_15s_26ns_26_1_1_U2326                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_798                                                                                                                                 |     28|
|4595  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1150                                                                                                                        |     28|
|4596  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__586                                                                      |      8|
|4597  |    mac_muladd_16s_15s_26ns_26_1_1_U2327                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_799                                                                                                                                 |     71|
|4598  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1149                                                                                                                        |     71|
|4599  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__546                                                                      |      8|
|4600  |    mac_muladd_16s_15s_26ns_26_1_1_U2329                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_800                                                                                                                                 |     65|
|4601  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1148                                                                                                                        |     65|
|4602  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__203                                                                      |      8|
|4603  |    mac_muladd_16s_15s_26ns_26_1_1_U2330                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_801                                                                                                                                 |      8|
|4604  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1147                                                                                                                        |      8|
|4605  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__427                                                                      |      8|
|4606  |    mac_muladd_16s_15s_26ns_26_1_1_U2331                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_802                                                                                                                                 |     42|
|4607  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1146                                                                                                                        |     42|
|4608  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__444                                                                      |      8|
|4609  |    mac_muladd_16s_15s_26ns_26_1_1_U2332                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_803                                                                                                                                 |     52|
|4610  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1145                                                                                                                        |     52|
|4611  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|4612  |    mac_muladd_16s_15s_26ns_26_1_1_U2333                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_804                                                                                                                                 |      8|
|4613  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1144                                                                                                                        |      8|
|4614  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|4615  |    mac_muladd_16s_15s_26ns_26_1_1_U2334                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_805                                                                                                                                 |    105|
|4616  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1143                                                                                                                        |    105|
|4617  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__17                                                                       |      8|
|4618  |    mac_muladd_16s_15s_26ns_26_1_1_U2335                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_806                                                                                                                                 |     37|
|4619  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1142                                                                                                                        |     37|
|4620  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__554                                                                      |      8|
|4621  |    mac_muladd_16s_15s_26ns_26_1_1_U2336                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_807                                                                                                                                 |     45|
|4622  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1141                                                                                                                        |     45|
|4623  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__346                                                                      |      8|
|4624  |    mac_muladd_16s_15s_26ns_26_1_1_U2337                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_808                                                                                                                                 |     36|
|4625  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1140                                                                                                                        |     36|
|4626  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__280                                                                      |      8|
|4627  |    mac_muladd_16s_15s_26ns_26_1_1_U2338                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_809                                                                                                                                 |     66|
|4628  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1139                                                                                                                        |     66|
|4629  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__39                                                                       |      8|
|4630  |    mac_muladd_16s_15s_26ns_26_1_1_U2339                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_810                                                                                                                                 |     11|
|4631  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1138                                                                                                                        |     11|
|4632  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |      8|
|4633  |    mac_muladd_16s_15s_26ns_26_1_1_U2340                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_811                                                                                                                                 |      9|
|4634  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1137                                                                                                                        |      9|
|4635  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|4636  |    mac_muladd_16s_15s_26ns_26_1_1_U2341                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_812                                                                                                                                 |     10|
|4637  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1136                                                                                                                        |     10|
|4638  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__102                                                                      |      8|
|4639  |    mac_muladd_16s_15s_26ns_26_1_1_U2342                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_813                                                                                                                                 |     29|
|4640  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1135                                                                                                                        |     29|
|4641  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__301                                                                      |      8|
|4642  |    mac_muladd_16s_15s_26ns_26_1_1_U2343                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_814                                                                                                                                 |      9|
|4643  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1134                                                                                                                        |      9|
|4644  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__69                                                                       |      8|
|4645  |    mac_muladd_16s_15s_26ns_26_1_1_U2344                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_815                                                                                                                                 |    146|
|4646  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1133                                                                                                                        |    146|
|4647  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__393                                                                      |      8|
|4648  |    mac_muladd_16s_15s_26ns_26_1_1_U2345                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_816                                                                                                                                 |     37|
|4649  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1132                                                                                                                        |     37|
|4650  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__259                                                                      |      8|
|4651  |    mac_muladd_16s_15s_26ns_26_1_1_U2346                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_817                                                                                                                                 |     38|
|4652  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1131                                                                                                                        |     38|
|4653  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__499                                                                      |      8|
|4654  |    mac_muladd_16s_15s_26ns_26_1_1_U2347                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_818                                                                                                                                 |     74|
|4655  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1130                                                                                                                        |     74|
|4656  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__575                                                                      |      8|
|4657  |    mac_muladd_16s_15s_26ns_26_1_1_U2349                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_819                                                                                                                                 |     68|
|4658  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1129                                                                                                                        |     68|
|4659  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__187                                                                      |      8|
|4660  |    mac_muladd_16s_15s_26ns_26_1_1_U2350                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_820                                                                                                                                 |     43|
|4661  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1128                                                                                                                        |     43|
|4662  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__476                                                                      |      8|
|4663  |    mac_muladd_16s_15s_26ns_26_1_1_U2351                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_821                                                                                                                                 |     44|
|4664  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1127                                                                                                                        |     44|
|4665  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__296                                                                      |      8|
|4666  |    mac_muladd_16s_15s_26ns_26_1_1_U2352                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_822                                                                                                                                 |     52|
|4667  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1126                                                                                                                        |     52|
|4668  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__221   |      8|
|4669  |    mac_muladd_16s_15s_26ns_26_1_1_U2353                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_823                                                                                                                                 |      8|
|4670  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1125                                                                                                                        |      8|
|4671  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|4672  |    mac_muladd_16s_15s_26ns_26_1_1_U2354                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_824                                                                                                                                 |    105|
|4673  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1124                                                                                                                        |    105|
|4674  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__523                                                                      |      8|
|4675  |    mac_muladd_16s_15s_26ns_26_1_1_U2355                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_825                                                                                                                                 |     37|
|4676  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1123                                                                                                                        |     37|
|4677  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__274                                                                      |      8|
|4678  |    mac_muladd_16s_15s_26ns_26_1_1_U2356                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_826                                                                                                                                 |     45|
|4679  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1122                                                                                                                        |     45|
|4680  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__251                                                                      |      8|
|4681  |    mac_muladd_16s_15s_26ns_26_1_1_U2357                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_827                                                                                                                                 |     26|
|4682  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1121                                                                                                                        |     26|
|4683  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__28                                                                       |      8|
|4684  |    mac_muladd_16s_15s_26ns_26_1_1_U2358                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_828                                                                                                                                 |     41|
|4685  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1120                                                                                                                        |     41|
|4686  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__550                                                                      |      8|
|4687  |    mac_muladd_16s_15s_26ns_26_1_1_U2359                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_829                                                                                                                                 |     11|
|4688  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1119                                                                                                                        |     11|
|4689  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|4690  |    mac_muladd_16s_15s_26ns_26_1_1_U2360                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_830                                                                                                                                 |      9|
|4691  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1118                                                                                                                        |      9|
|4692  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|4693  |    mac_muladd_16s_15s_26ns_26_1_1_U2361                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_831                                                                                                                                 |     36|
|4694  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1117                                                                                                                        |     36|
|4695  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__113                                                                      |      8|
|4696  |    mac_muladd_16s_15s_26ns_26_1_1_U2362                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_832                                                                                                                                 |     10|
|4697  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1116                                                                                                                        |     10|
|4698  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__51                                                                       |      8|
|4699  |    mac_muladd_16s_15s_26ns_26_1_1_U2363                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_833                                                                                                                                 |     29|
|4700  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1115                                                                                                                        |     29|
|4701  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__82                                                                       |      8|
|4702  |    mac_muladd_16s_15s_26ns_26_1_1_U2364                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_834                                                                                                                                 |    147|
|4703  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1114                                                                                                                        |    147|
|4704  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__398                                                                      |      8|
|4705  |    mac_muladd_16s_15s_26ns_26_1_1_U2365                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_835                                                                                                                                 |     36|
|4706  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1113                                                                                                                        |     36|
|4707  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__215                                                                      |      8|
|4708  |    mac_muladd_16s_15s_26ns_26_1_1_U2366                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_836                                                                                                                                 |     30|
|4709  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1112                                                                                                                        |     30|
|4710  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__509                                                                      |      8|
|4711  |    mac_muladd_16s_15s_26ns_26_1_1_U2367                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_837                                                                                                                                 |     66|
|4712  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1111                                                                                                                        |     66|
|4713  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__357                                                                      |      8|
|4714  |    mac_muladd_16s_15s_26ns_26_1_1_U2368                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_838                                                                                                                                 |     67|
|4715  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1110                                                                                                                        |     67|
|4716  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__199                                                                      |      8|
|4717  |    mac_muladd_16s_15s_26ns_26_1_1_U2370                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_839                                                                                                                                 |      9|
|4718  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1109                                                                                                                        |      9|
|4719  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__421                                                                      |      8|
|4720  |    mac_muladd_16s_15s_26ns_26_1_1_U2371                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_840                                                                                                                                 |     42|
|4721  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1108                                                                                                                        |     42|
|4722  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__222                                                                      |      8|
|4723  |    mac_muladd_16s_15s_26ns_26_1_1_U2372                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_841                                                                                                                                 |     70|
|4724  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1107                                                                                                                        |     70|
|4725  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|4726  |    mac_muladd_16s_15s_26ns_26_1_1_U2373                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_842                                                                                                                                 |     25|
|4727  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1106                                                                                                                        |     25|
|4728  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |      8|
|4729  |    mac_muladd_16s_15s_26ns_26_1_1_U2374                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_843                                                                                                                                 |     71|
|4730  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1105                                                                                                                        |     71|
|4731  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__36                                                                       |      8|
|4732  |    mac_muladd_16s_15s_26ns_26_1_1_U2375                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_844                                                                                                                                 |     44|
|4733  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1104                                                                                                                        |     44|
|4734  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__210                                                                      |      8|
|4735  |    mac_muladd_16s_15s_26ns_26_1_1_U2376                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_845                                                                                                                                 |     36|
|4736  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1103                                                                                                                        |     36|
|4737  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__431                                                                      |      8|
|4738  |    mac_muladd_16s_15s_26ns_26_1_1_U2377                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_846                                                                                                                                 |     34|
|4739  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1102                                                                                                                        |     34|
|4740  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__588                                                                      |      8|
|4741  |    mac_muladd_16s_15s_26ns_26_1_1_U2378                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_847                                                                                                                                 |     60|
|4742  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1101                                                                                                                        |     60|
|4743  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__216                                                                      |      8|
|4744  |    mac_muladd_16s_15s_26ns_26_1_1_U2379                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_848                                                                                                                                 |     37|
|4745  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1100                                                                                                                        |     37|
|4746  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|4747  |    mac_muladd_16s_15s_26ns_26_1_1_U2380                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_849                                                                                                                                 |     42|
|4748  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1099                                                                                                                        |     42|
|4749  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|4750  |    mac_muladd_16s_15s_26ns_26_1_1_U2381                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_850                                                                                                                                 |     35|
|4751  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1098                                                                                                                        |     35|
|4752  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__425                                                                      |      8|
|4753  |    mac_muladd_16s_15s_26ns_26_1_1_U2382                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_851                                                                                                                                 |     29|
|4754  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1097                                                                                                                        |     29|
|4755  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__92                                                                       |      8|
|4756  |    mac_muladd_16s_15s_26ns_26_1_1_U2383                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_852                                                                                                                                 |     28|
|4757  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1096                                                                                                                        |     28|
|4758  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__404                                                                      |      8|
|4759  |    mac_muladd_16s_15s_26ns_26_1_1_U2384                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_853                                                                                                                                 |    146|
|4760  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1095                                                                                                                        |    146|
|4761  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__118                                                                      |      8|
|4762  |    mac_muladd_16s_15s_26ns_26_1_1_U2385                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_854                                                                                                                                 |     35|
|4763  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1094                                                                                                                        |     35|
|4764  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__344                                                                      |      8|
|4765  |    mac_muladd_16s_15s_26ns_26_1_1_U2386                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_855                                                                                                                                 |     29|
|4766  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1093                                                                                                                        |     29|
|4767  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__158                                                                      |      8|
|4768  |    mac_muladd_16s_15s_26ns_26_1_1_U2387                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_856                                                                                                                                 |     58|
|4769  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1092                                                                                                                        |     58|
|4770  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__382                                                                      |      8|
|4771  |    mac_muladd_16s_15s_26ns_26_1_1_U2388                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_857                                                                                                                                 |     41|
|4772  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1091                                                                                                                        |     41|
|4773  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__441                                                                      |      8|
|4774  |    mac_muladd_16s_15s_26ns_26_1_1_U2390                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_858                                                                                                                                 |     33|
|4775  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1090                                                                                                                        |     33|
|4776  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__139                                                                      |      8|
|4777  |    mac_muladd_16s_15s_26ns_26_1_1_U2391                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_859                                                                                                                                 |      8|
|4778  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1089                                                                                                                        |      8|
|4779  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__461                                                                      |      8|
|4780  |    mac_muladd_16s_15s_26ns_26_1_1_U2392                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_860                                                                                                                                 |     52|
|4781  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1088                                                                                                                        |     52|
|4782  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|4783  |    mac_muladd_16s_15s_26ns_26_1_1_U2393                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_861                                                                                                                                 |     26|
|4784  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1087                                                                                                                        |     26|
|4785  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|4786  |    mac_muladd_16s_15s_26ns_26_1_1_U2394                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_862                                                                                                                                 |     89|
|4787  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1086                                                                                                                        |     89|
|4788  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__351                                                                      |      8|
|4789  |    mac_muladd_16s_15s_26ns_26_1_1_U2395                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_863                                                                                                                                 |     34|
|4790  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1085                                                                                                                        |     34|
|4791  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__249                                                                      |      8|
|4792  |    mac_muladd_16s_15s_26ns_26_1_1_U2396                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_864                                                                                                                                 |     29|
|4793  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1084                                                                                                                        |     29|
|4794  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__198                                                                      |      8|
|4795  |    mac_muladd_16s_15s_26ns_26_1_1_U2397                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_865                                                                                                                                 |     27|
|4796  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1083                                                                                                                        |     27|
|4797  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__96                                                                       |      8|
|4798  |    mac_muladd_16s_15s_26ns_26_1_1_U2398                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_866                                                                                                                                 |     60|
|4799  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1082                                                                                                                        |     60|
|4800  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__41                                                                       |      8|
|4801  |    mac_muladd_16s_15s_26ns_26_1_1_U2399                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_867                                                                                                                                 |     27|
|4802  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1081                                                                                                                        |     27|
|4803  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|4804  |    mac_muladd_16s_15s_26ns_26_1_1_U2400                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_868                                                                                                                                 |     55|
|4805  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1080                                                                                                                        |     55|
|4806  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|4807  |    mac_muladd_16s_15s_26ns_26_1_1_U2401                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_869                                                                                                                                 |     28|
|4808  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1079                                                                                                                        |     28|
|4809  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__566                                                                      |      8|
|4810  |    mac_muladd_16s_15s_26ns_26_1_1_U2402                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_870                                                                                                                                 |      9|
|4811  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1078                                                                                                                        |      9|
|4812  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__410                                                                      |      8|
|4813  |    mac_muladd_16s_15s_26ns_26_1_1_U2403                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_871                                                                                                                                 |     34|
|4814  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1077                                                                                                                        |     34|
|4815  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__273                                                                      |      8|
|4816  |    mac_muladd_16s_15s_26ns_26_1_1_U2404                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_872                                                                                                                                 |    126|
|4817  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1076                                                                                                                        |    126|
|4818  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__123                                                                      |      8|
|4819  |    mac_muladd_16s_15s_26ns_26_1_1_U2405                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_873                                                                                                                                 |     46|
|4820  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1075                                                                                                                        |     46|
|4821  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__488                                                                      |      8|
|4822  |    mac_muladd_16s_15s_26ns_26_1_1_U2406                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_874                                                                                                                                 |     44|
|4823  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1074                                                                                                                        |     44|
|4824  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__142                                                                      |      8|
|4825  |    mac_muladd_16s_15s_26ns_26_1_1_U2407                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_875                                                                                                                                 |     58|
|4826  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1073                                                                                                                        |     58|
|4827  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__549                                                                      |      8|
|4828  |    mac_muladd_16s_15s_26ns_26_1_1_U2408                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_876                                                                                                                                 |     75|
|4829  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1072                                                                                                                        |     75|
|4830  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__292                                                                      |      8|
|4831  |    mac_muladd_16s_15s_26ns_26_1_1_U2409                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_877                                                                                                                                 |     44|
|4832  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1071                                                                                                                        |     44|
|4833  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__428                                                                      |      8|
|4834  |    mac_muladd_16s_15s_26ns_26_1_1_U2411                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_878                                                                                                                                 |     27|
|4835  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1070                                                                                                                        |     27|
|4836  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__430                                                                      |      8|
|4837  |    mac_muladd_16s_15s_26ns_26_1_1_U2412                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_879                                                                                                                                 |     59|
|4838  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1069                                                                                                                        |     59|
|4839  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|4840  |    mac_muladd_16s_15s_26ns_26_1_1_U2413                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_880                                                                                                                                 |     26|
|4841  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1068                                                                                                                        |     26|
|4842  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|4843  |    mac_muladd_16s_15s_26ns_26_1_1_U2414                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_881                                                                                                                                 |    106|
|4844  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1067                                                                                                                        |    106|
|4845  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__278                                                                      |      8|
|4846  |    mac_muladd_16s_15s_26ns_26_1_1_U2415                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_882                                                                                                                                 |     35|
|4847  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1066                                                                                                                        |     35|
|4848  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__160                                                                      |      8|
|4849  |    mac_muladd_16s_15s_26ns_26_1_1_U2416                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_883                                                                                                                                 |     30|
|4850  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1065                                                                                                                        |     30|
|4851  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__127                                                                      |      8|
|4852  |    mac_muladd_16s_15s_26ns_26_1_1_U2417                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_884                                                                                                                                 |     28|
|4853  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1064                                                                                                                        |     28|
|4854  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__5                                                                        |      8|
|4855  |    mac_muladd_16s_15s_26ns_26_1_1_U2418                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_885                                                                                                                                 |     61|
|4856  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1063                                                                                                                        |     61|
|4857  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__573                                                                      |      8|
|4858  |    mac_muladd_16s_15s_26ns_26_1_1_U2419                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_886                                                                                                                                 |     29|
|4859  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1062                                                                                                                        |     29|
|4860  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|4861  |    mac_muladd_16s_15s_26ns_26_1_1_U2420                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_887                                                                                                                                 |     27|
|4862  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1061                                                                                                                        |     27|
|4863  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|4864  |    mac_muladd_16s_15s_26ns_26_1_1_U2421                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_888                                                                                                                                 |     10|
|4865  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1060                                                                                                                        |     10|
|4866  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__153                                                                      |      8|
|4867  |    mac_muladd_16s_15s_26ns_26_1_1_U2422                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_889                                                                                                                                 |     27|
|4868  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1059                                                                                                                        |     27|
|4869  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__331                                                                      |      8|
|4870  |    mac_muladd_16s_15s_26ns_26_1_1_U2423                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_890                                                                                                                                 |     34|
|4871  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1058                                                                                                                        |     34|
|4872  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__176                                                                      |      8|
|4873  |    mac_muladd_16s_15s_26ns_26_1_1_U2424                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_891                                                                                                                                 |    162|
|4874  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1057                                                                                                                        |    162|
|4875  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__302                                                                      |      8|
|4876  |    mac_muladd_16s_15s_26ns_26_1_1_U2425                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_892                                                                                                                                 |     37|
|4877  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1056                                                                                                                        |     37|
|4878  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__414                                                                      |      8|
|4879  |    mac_muladd_16s_15s_26ns_26_1_1_U2426                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_893                                                                                                                                 |     46|
|4880  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1055                                                                                                                        |     46|
|4881  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__323                                                                      |      8|
|4882  |    mac_muladd_16s_15s_26ns_26_1_1_U2427                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_894                                                                                                                                 |     75|
|4883  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1054                                                                                                                        |     75|
|4884  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__465                                                                      |      8|
|4885  |    mac_muladd_16s_15s_26ns_26_1_1_U2428                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_895                                                                                                                                 |     76|
|4886  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1053                                                                                                                        |     76|
|4887  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__456                                                                      |      8|
|4888  |    mac_muladd_16s_15s_26ns_26_1_1_U2429                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_896                                                                                                                                 |     25|
|4889  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1052                                                                                                                        |     25|
|4890  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__595                                                                      |      8|
|4891  |    mac_muladd_16s_15s_26ns_26_1_1_U2431                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_897                                                                                                                                 |      9|
|4892  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1051                                                                                                                        |      9|
|4893  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_577_reg_136744_reg_funnel__171                                                                      |      8|
|4894  |    mac_muladd_16s_15s_26ns_26_1_1_U2432                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_898                                                                                                                                 |     70|
|4895  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1050                                                                                                                        |     70|
|4896  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|4897  |    mac_muladd_16s_15s_26ns_26_1_1_U2433                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_899                                                                                                                                 |     26|
|4898  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1049                                                                                                                        |     26|
|4899  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|4900  |    mac_muladd_16s_15s_26ns_26_1_1_U2434                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_900                                                                                                                                 |     96|
|4901  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1048                                                                                                                        |     96|
|4902  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__213   |      8|
|4903  |    mac_muladd_16s_15s_26ns_26_1_1_U2435                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_901                                                                                                                                 |      9|
|4904  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1047                                                                                                                        |      9|
|4905  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__257   |      8|
|4906  |    mac_muladd_16s_15s_26ns_26_1_1_U2436                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_902                                                                                                                                 |     10|
|4907  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1046                                                                                                                        |     10|
|4908  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|4909  |    mac_muladd_16s_15s_26ns_26_1_1_U2437                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_903                                                                                                                                 |      8|
|4910  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1045                                                                                                                        |      8|
|4911  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|4912  |    mac_muladd_16s_15s_26ns_26_1_1_U2438                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_904                                                                                                                                 |     75|
|4913  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1044                                                                                                                        |     75|
|4914  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |      8|
|4915  |    mac_muladd_16s_15s_26ns_26_1_1_U2439                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_905                                                                                                                                 |     43|
|4916  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1043                                                                                                                        |     43|
|4917  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|4918  |    mac_muladd_16s_15s_26ns_26_1_1_U2440                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_906                                                                                                                                 |     27|
|4919  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1042                                                                                                                        |     27|
|4920  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|4921  |    mac_muladd_16s_15s_26ns_26_1_1_U2441                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_907                                                                                                                                 |     10|
|4922  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1041                                                                                                                        |     10|
|4923  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|4924  |    mac_muladd_16s_15s_26ns_26_1_1_U2442                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_908                                                                                                                                 |     10|
|4925  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1040                                                                                                                        |     10|
|4926  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|4927  |    mac_muladd_16s_15s_26ns_26_1_1_U2443                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_909                                                                                                                                 |     43|
|4928  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1039                                                                                                                        |     43|
|4929  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__228   |      8|
|4930  |    mac_muladd_16s_15s_26ns_26_1_1_U2444                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_910                                                                                                                                 |    126|
|4931  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1038                                                                                                                        |    126|
|4932  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|4933  |    mac_muladd_16s_15s_26ns_26_1_1_U2445                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_911                                                                                                                                 |     38|
|4934  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1037                                                                                                                        |     38|
|4935  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__125   |      8|
|4936  |    mac_muladd_16s_15s_26ns_26_1_1_U2446                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_912                                                                                                                                 |     44|
|4937  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1036                                                                                                                        |     44|
|4938  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__258   |      8|
|4939  |    mac_muladd_16s_15s_26ns_26_1_1_U2447                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_913                                                                                                                                 |     75|
|4940  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1035                                                                                                                        |     75|
|4941  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__142   |      8|
|4942  |    mac_muladd_16s_15s_26ns_26_1_1_U2448                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_914                                                                                                                                 |     40|
|4943  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1034                                                                                                                        |     40|
|4944  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62    |      8|
|4945  |    mac_muladd_16s_15s_26ns_26_1_1_U2449                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_915                                                                                                                                 |      8|
|4946  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1033                                                                                                                        |      8|
|4947  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__108   |      8|
|4948  |    mac_muladd_16s_15s_26ns_26_1_1_U2450                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_916                                                                                                                                 |     26|
|4949  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1032                                                                                                                        |     26|
|4950  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60    |      8|
|4951  |    mac_muladd_16s_15s_26ns_26_1_1_U2452                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_917                                                                                                                                 |     56|
|4952  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1031                                                                                                                        |     56|
|4953  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|4954  |    mac_muladd_16s_15s_26ns_26_1_1_U2453                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_918                                                                                                                                 |     25|
|4955  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1030                                                                                                                        |     25|
|4956  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|4957  |    mac_muladd_16s_15s_26ns_26_1_1_U2454                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_919                                                                                                                                 |     71|
|4958  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1029                                                                                                                        |     71|
|4959  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|4960  |    mac_muladd_16s_15s_26ns_26_1_1_U2455                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_920                                                                                                                                 |     38|
|4961  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1028                                                                                                                        |     38|
|4962  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__229   |      8|
|4963  |    mac_muladd_16s_15s_26ns_26_1_1_U2456                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_921                                                                                                                                 |     36|
|4964  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1027                                                                                                                        |     36|
|4965  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__278   |      8|
|4966  |    mac_muladd_16s_15s_26ns_26_1_1_U2457                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_922                                                                                                                                 |     36|
|4967  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1026                                                                                                                        |     36|
|4968  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__208   |      8|
|4969  |    mac_muladd_16s_15s_26ns_26_1_1_U2458                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_923                                                                                                                                 |     69|
|4970  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1025                                                                                                                        |     69|
|4971  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__134   |      8|
|4972  |    mac_muladd_16s_15s_26ns_26_1_1_U2459                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_924                                                                                                                                 |     45|
|4973  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1024                                                                                                                        |     45|
|4974  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|4975  |    mac_muladd_16s_15s_26ns_26_1_1_U2460                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_925                                                                                                                                 |     27|
|4976  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1023                                                                                                                        |     27|
|4977  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|4978  |    mac_muladd_16s_15s_26ns_26_1_1_U2461                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_926                                                                                                                                 |      9|
|4979  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1022                                                                                                                        |      9|
|4980  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |      8|
|4981  |    mac_muladd_16s_15s_26ns_26_1_1_U2462                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_927                                                                                                                                 |     27|
|4982  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1021                                                                                                                        |     27|
|4983  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__138   |      8|
|4984  |    mac_muladd_16s_15s_26ns_26_1_1_U2463                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_928                                                                                                                                 |      9|
|4985  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1020                                                                                                                        |      9|
|4986  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__78    |      8|
|4987  |    mac_muladd_16s_15s_26ns_26_1_1_U2464                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_929                                                                                                                                 |    126|
|4988  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1019                                                                                                                        |    126|
|4989  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53    |      8|
|4990  |    mac_muladd_16s_15s_26ns_26_1_1_U2465                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_930                                                                                                                                 |      9|
|4991  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1018                                                                                                                        |      9|
|4992  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|4993  |    mac_muladd_16s_15s_26ns_26_1_1_U2466                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_931                                                                                                                                 |     45|
|4994  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1017                                                                                                                        |     45|
|4995  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__155   |      8|
|4996  |    mac_muladd_16s_15s_26ns_26_1_1_U2467                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_932                                                                                                                                 |     74|
|4997  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1016                                                                                                                        |     74|
|4998  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53    |      8|
|4999  |    mac_muladd_16s_15s_26ns_26_1_1_U2468                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_933                                                                                                                                 |     76|
|5000  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1015                                                                                                                        |     76|
|5001  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__232   |      8|
|5002  |    mac_muladd_16s_15s_26ns_26_1_1_U2469                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_934                                                                                                                                 |     44|
|5003  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1014                                                                                                                        |     44|
|5004  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55    |      8|
|5005  |    mac_muladd_16s_15s_26ns_26_1_1_U2470                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_935                                                                                                                                 |     38|
|5006  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1013                                                                                                                        |     38|
|5007  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__192   |      8|
|5008  |    mac_muladd_16s_15s_26ns_26_1_1_U2472                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_936                                                                                                                                 |     84|
|5009  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1012                                                                                                                        |     84|
|5010  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|5011  |    mac_muladd_16s_15s_26ns_26_1_1_U2473                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_937                                                                                                                                 |     42|
|5012  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1011                                                                                                                        |     42|
|5013  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|5014  |    mac_muladd_16s_15s_26ns_26_1_1_U2474                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_938                                                                                                                                 |    106|
|5015  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1010                                                                                                                        |    106|
|5016  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__280   |      8|
|5017  |    mac_muladd_16s_15s_26ns_26_1_1_U2475                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_939                                                                                                                                 |     37|
|5018  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1009                                                                                                                        |     37|
|5019  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__254   |      8|
|5020  |    mac_muladd_16s_15s_26ns_26_1_1_U2476                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_940                                                                                                                                 |      9|
|5021  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1008                                                                                                                        |      9|
|5022  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__12                                                                       |      8|
|5023  |    mac_muladd_16s_15s_26ns_26_1_1_U2477                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_941                                                                                                                                 |      8|
|5024  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1007                                                                                                                        |      8|
|5025  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__70                                                                       |      8|
|5026  |    mac_muladd_16s_15s_26ns_26_1_1_U2478                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_942                                                                                                                                 |     40|
|5027  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1006                                                                                                                        |     40|
|5028  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__14                                                                       |      8|
|5029  |    mac_muladd_16s_15s_26ns_26_1_1_U2479                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_943                                                                                                                                 |     29|
|5030  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1005                                                                                                                        |     29|
|5031  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |      8|
|5032  |    mac_muladd_16s_15s_26ns_26_1_1_U2480                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_944                                                                                                                                 |      9|
|5033  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1004                                                                                                                        |      9|
|5034  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|5035  |    mac_muladd_16s_15s_26ns_26_1_1_U2481                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_945                                                                                                                                 |     27|
|5036  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1003                                                                                                                        |     27|
|5037  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|5038  |    mac_muladd_16s_15s_26ns_26_1_1_U2482                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_946                                                                                                                                 |     10|
|5039  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1002                                                                                                                        |     10|
|5040  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__317   |      8|
|5041  |    mac_muladd_16s_15s_26ns_26_1_1_U2483                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_947                                                                                                                                 |      9|
|5042  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1001                                                                                                                        |      9|
|5043  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__76                                                                       |      8|
|5044  |    mac_muladd_16s_15s_26ns_26_1_1_U2484                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_948                                                                                                                                 |    126|
|5045  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1000                                                                                                                        |    126|
|5046  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__79                                                                       |      8|
|5047  |    mac_muladd_16s_15s_26ns_26_1_1_U2485                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_949                                                                                                                                 |      9|
|5048  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_999                                                                                                                         |      9|
|5049  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__9                                                                        |      8|
|5050  |    mac_muladd_16s_15s_26ns_26_1_1_U2486                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_950                                                                                                                                 |     36|
|5051  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_998                                                                                                                         |     36|
|5052  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__297   |      8|
|5053  |    mac_muladd_16s_15s_26ns_26_1_1_U2487                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_951                                                                                                                                 |     66|
|5054  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_997                                                                                                                         |     66|
|5055  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__277   |      8|
|5056  |    mac_muladd_16s_15s_26ns_26_1_1_U2488                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_952                                                                                                                                 |     40|
|5057  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_996                                                                                                                         |     40|
|5058  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__84                                                                       |      8|
|5059  |    mac_muladd_16s_15s_26ns_26_1_1_U2489                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_953                                                                                                                                 |      8|
|5060  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_995                                                                                                                         |      8|
|5061  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__82                                                                       |      8|
|5062  |    mac_muladd_16s_15s_26ns_26_1_1_U2490                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_954                                                                                                                                 |      8|
|5063  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_994                                                                                                                         |      8|
|5064  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__89                                                                       |      8|
|5065  |    mac_muladd_16s_15s_26ns_26_1_1_U2491                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_955                                                                                                                                 |     70|
|5066  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_993                                                                                                                         |     70|
|5067  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|5068  |    mac_muladd_16s_15s_26ns_26_1_1_U2493                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_956                                                                                                                                 |      8|
|5069  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_992                                                                                                                         |      8|
|5070  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|5071  |    mac_muladd_16s_15s_26ns_26_1_1_U2494                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_957                                                                                                                                 |     70|
|5072  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_991                                                                                                                         |     70|
|5073  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__97                                                                       |      8|
|5074  |    mac_muladd_16s_15s_26ns_26_1_1_U2495                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_958                                                                                                                                 |     28|
|5075  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_990                                                                                                                         |     28|
|5076  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__123   |      8|
|5077  |    mac_muladd_16s_15s_26ns_26_1_1_U2496                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_959                                                                                                                                 |     12|
|5078  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_989                                                                                                                         |     12|
|5079  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1968/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__164   |      8|
|5080  |    mac_muladd_16s_15s_26ns_26_1_1_U2497                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_960                                                                                                                                 |      9|
|5081  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_988                                                                                                                         |      9|
|5082  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__39                                                                       |      8|
|5083  |    mac_muladd_16s_15s_26ns_26_1_1_U2498                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_961                                                                                                                                 |     41|
|5084  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_987                                                                                                                         |     41|
|5085  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__101                                                                      |      8|
|5086  |    mac_muladd_16s_15s_26ns_26_1_1_U2499                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_962                                                                                                                                 |      8|
|5087  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_986                                                                                                                         |      8|
|5088  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|5089  |    mac_muladd_16s_15s_26ns_26_1_1_U2500                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_963                                                                                                                                 |     52|
|5090  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_985                                                                                                                         |     52|
|5091  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|5092  |    mac_muladd_16s_15s_26ns_26_1_1_U2501                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_964                                                                                                                                 |      9|
|5093  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_984                                                                                                                         |      9|
|5094  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__54                                                                       |      8|
|5095  |    mac_muladd_16s_15s_26ns_26_1_1_U2502                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_965                                                                                                                                 |      9|
|5096  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_983                                                                                                                         |      9|
|5097  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__47                                                                       |      8|
|5098  |    mac_muladd_16s_15s_26ns_26_1_1_U2503                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_966                                                                                                                                 |      8|
|5099  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_982                                                                                                                         |      8|
|5100  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__49                                                                       |      8|
|5101  |    mac_muladd_16s_15s_26ns_26_1_1_U2504                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_967                                                                                                                                 |    126|
|5102  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_981                                                                                                                         |    126|
|5103  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__51                                                                       |      8|
|5104  |    mac_muladd_16s_15s_26ns_26_1_1_U2505                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_968                                                                                                                                 |     10|
|5105  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_980                                                                                                                         |     10|
|5106  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__94                                                                       |      8|
|5107  |    mac_muladd_16s_15s_26ns_26_1_1_U2506                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_969                                                                                                                                 |      9|
|5108  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_979                                                                                                                         |      9|
|5109  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__58                                                                       |      8|
|5110  |    mac_muladd_16s_15s_26ns_26_1_1_U2507                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_970                                                                                                                                 |     39|
|5111  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_978                                                                                                                         |     39|
|5112  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__43                                                                       |      8|
|5113  |    mac_muladd_16s_15s_26ns_26_1_1_U2508                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_971                                                                                                                                 |     41|
|5114  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_977                                                                                                                         |     41|
|5115  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__56                                                                       |      8|
|5116  |    mac_muladd_16s_15s_26ns_26_1_1_U2509                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_972                                                                                                                                 |      9|
|5117  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_976                                                                                                                         |      9|
|5118  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__55                                                                       |      8|
|5119  |    mac_muladd_16s_15s_26ns_26_1_1_U2510                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_973                                                                                                                                 |      9|
|5120  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_975                                                                                                                         |      9|
|5121  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/tmp_790_reg_138824_reg_funnel__62                                                                       |      8|
|5122  |    mac_muladd_16s_15s_26ns_26_1_1_U2511                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_974                                                                                                                                 |     36|
|5123  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                                                                                                             |     36|
|5124  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|5125  |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_s_w4_ROM_AUTcud                                                                                   |   4084|
|5126  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_20_4                                                                                                    |   9180|
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:06 ; elapsed = 00:04:11 . Memory (MB): peak = 4967.117 ; gain = 2535.047 ; free physical = 116484 ; free virtual = 430591
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 334 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:09 ; elapsed = 00:04:15 . Memory (MB): peak = 4971.027 ; gain = 2538.957 ; free physical = 132365 ; free virtual = 446473
Synthesis Optimization Complete : Time (s): cpu = 00:04:09 ; elapsed = 00:04:15 . Memory (MB): peak = 4971.027 ; gain = 2538.957 ; free physical = 132389 ; free virtual = 446474
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5021.164 ; gain = 0.000 ; free physical = 132308 ; free virtual = 446392
INFO: [Netlist 29-17] Analyzing 12765 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 18 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q11_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q15_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q17_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q182_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q1_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q207_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q21_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q229_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q252_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q25_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q275_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q27_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q280_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q282_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q289_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q291_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q293_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q297_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q300_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q311_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q313_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q316_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q335_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q343_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q345_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q350_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q353_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q357_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q359_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q361_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q36_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q372_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q376_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q380_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q385_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q388_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q3_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q404_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q421_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q423_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q430_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q432_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q435_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q439_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q442_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q444_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q446_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q454_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q458_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q460_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q463_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q472_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q475_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q478_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q47_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q480_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q482_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q483_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q493_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q496_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q498_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q505_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q519_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q525_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q531_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q53_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q541_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q543_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q547_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q549_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q551_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q553_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q555_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q557_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q564_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q566_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q56_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q570_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q576_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q578_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q581_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q588_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q591_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q5_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q606_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q612_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q618_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q620_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q629_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q633_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q640_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q643_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q644_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q647_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q649_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q658_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q660_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q662_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q665_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_5_U0/w4_U/q667_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5906.961 ; gain = 0.000 ; free physical = 131517 ; free virtual = 445602
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2400 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: 4680060f
INFO: [Common 17-83] Releasing license: Synthesis
571 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:17 ; elapsed = 00:05:21 . Memory (MB): peak = 5906.961 ; gain = 3498.883 ; free physical = 131533 ; free virtual = 445618
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 20093.423; main = 5191.160; forked = 16006.234
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 25113.715; main = 5906.965; forked = 20146.594
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5970.992 ; gain = 64.031 ; free physical = 131531 ; free virtual = 445616

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c6dcc0f7

Time (s): cpu = 00:04:51 ; elapsed = 00:00:49 . Memory (MB): peak = 6902.914 ; gain = 931.922 ; free physical = 130712 ; free virtual = 444797

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13c1404ac

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 6905.883 ; gain = 0.000 ; free physical = 130153 ; free virtual = 444237
INFO: [Opt 31-389] Phase Retarget created 1257 cells and removed 1264 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1075d4c04

Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 6905.883 ; gain = 0.000 ; free physical = 130703 ; free virtual = 444788
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 107736b58

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 6905.883 ; gain = 0.000 ; free physical = 130701 ; free virtual = 444786
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 41533baa

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 6905.883 ; gain = 0.000 ; free physical = 130704 ; free virtual = 444789
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 41533baa

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 6905.883 ; gain = 0.000 ; free physical = 130157 ; free virtual = 444242
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1257  |            1264  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 41533baa

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 6905.883 ; gain = 0.000 ; free physical = 130152 ; free virtual = 444237

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 185 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 370
Ending PowerOpt Patch Enables Task | Checksum: 41533baa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9142.547 ; gain = 0.000 ; free physical = 128870 ; free virtual = 442797
Ending Power Optimization Task | Checksum: 41533baa

Time (s): cpu = 00:06:31 ; elapsed = 00:01:28 . Memory (MB): peak = 9142.547 ; gain = 2236.664 ; free physical = 128871 ; free virtual = 442798

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 41533baa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9142.547 ; gain = 0.000 ; free physical = 128871 ; free virtual = 442798

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9142.547 ; gain = 0.000 ; free physical = 128871 ; free virtual = 442798
Ending Netlist Obfuscation Task | Checksum: 41533baa

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9142.547 ; gain = 0.000 ; free physical = 128871 ; free virtual = 442799
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:12:33 ; elapsed = 00:02:55 . Memory (MB): peak = 9142.547 ; gain = 3235.586 ; free physical = 128871 ; free virtual = 442799
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 00:20:36 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h8m44s *****
INFO: [HLS 200-112] Total CPU user time: 1864.02 seconds. Total CPU system time: 44.35 seconds. Total elapsed time: 1356.2 seconds; peak allocated memory: 3.108 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep  9 00:20:48 2025...
