// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
// Version: 2021.1.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fir_fir,hls_ip_2021_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.396000,HLS_SYN_LAT=61,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=27086,HLS_SYN_LUT=18341,HLS_VERSION=2021_1_1}" *)

module fir (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y,
        y_ap_vld,
        x
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] y;
output   y_ap_vld;
input  [31:0] x;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_ap_vld;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] shift_reg_2_address0;
reg    shift_reg_2_ce0;
reg    shift_reg_2_we0;
wire   [31:0] shift_reg_2_q0;
reg    shift_reg_2_ce1;
wire   [31:0] shift_reg_2_q1;
reg   [2:0] shift_reg_1_address0;
reg    shift_reg_1_ce0;
reg    shift_reg_1_we0;
wire   [31:0] shift_reg_1_q0;
reg    shift_reg_1_ce1;
wire   [31:0] shift_reg_1_q1;
reg   [2:0] shift_reg_3_address0;
reg    shift_reg_3_ce0;
reg    shift_reg_3_we0;
wire   [31:0] shift_reg_3_q0;
reg    shift_reg_3_ce1;
wire   [31:0] shift_reg_3_q1;
reg   [2:0] shift_reg_4_address0;
reg    shift_reg_4_ce0;
reg    shift_reg_4_we0;
wire   [31:0] shift_reg_4_q0;
reg    shift_reg_4_ce1;
wire   [31:0] shift_reg_4_q1;
reg   [2:0] shift_reg_5_address0;
reg    shift_reg_5_ce0;
reg    shift_reg_5_we0;
wire   [31:0] shift_reg_5_q0;
reg    shift_reg_5_ce1;
wire   [31:0] shift_reg_5_q1;
reg   [2:0] shift_reg_6_address0;
reg    shift_reg_6_ce0;
reg    shift_reg_6_we0;
wire   [31:0] shift_reg_6_q0;
reg    shift_reg_6_ce1;
wire   [31:0] shift_reg_6_q1;
reg   [2:0] shift_reg_7_address0;
reg    shift_reg_7_ce0;
reg    shift_reg_7_we0;
wire   [31:0] shift_reg_7_q0;
reg    shift_reg_7_ce1;
wire   [31:0] shift_reg_7_q1;
reg   [2:0] shift_reg_8_address0;
reg    shift_reg_8_ce0;
reg    shift_reg_8_we0;
wire   [31:0] shift_reg_8_q0;
reg    shift_reg_8_ce1;
wire   [31:0] shift_reg_8_q1;
reg   [2:0] shift_reg_9_address0;
reg    shift_reg_9_ce0;
reg    shift_reg_9_we0;
wire   [31:0] shift_reg_9_q0;
reg    shift_reg_9_ce1;
wire   [31:0] shift_reg_9_q1;
reg   [2:0] shift_reg_10_address0;
reg    shift_reg_10_ce0;
reg    shift_reg_10_we0;
wire   [31:0] shift_reg_10_q0;
reg    shift_reg_10_ce1;
wire   [31:0] shift_reg_10_q1;
reg   [2:0] shift_reg_11_address0;
reg    shift_reg_11_ce0;
reg    shift_reg_11_we0;
wire   [31:0] shift_reg_11_q0;
reg    shift_reg_11_ce1;
wire   [31:0] shift_reg_11_q1;
reg   [2:0] shift_reg_12_address0;
reg    shift_reg_12_ce0;
reg    shift_reg_12_we0;
wire   [31:0] shift_reg_12_q0;
reg    shift_reg_12_ce1;
wire   [31:0] shift_reg_12_q1;
reg   [2:0] shift_reg_13_address0;
reg    shift_reg_13_ce0;
reg    shift_reg_13_we0;
wire   [31:0] shift_reg_13_q0;
reg    shift_reg_13_ce1;
wire   [31:0] shift_reg_13_q1;
reg   [2:0] shift_reg_14_address0;
reg    shift_reg_14_ce0;
reg    shift_reg_14_we0;
wire   [31:0] shift_reg_14_q0;
reg    shift_reg_14_ce1;
wire   [31:0] shift_reg_14_q1;
reg   [2:0] shift_reg_15_address0;
reg    shift_reg_15_ce0;
reg    shift_reg_15_we0;
wire   [31:0] shift_reg_15_q0;
reg    shift_reg_15_ce1;
wire   [31:0] shift_reg_15_q1;
reg   [2:0] shift_reg_16_address0;
reg    shift_reg_16_ce0;
reg    shift_reg_16_we0;
wire   [31:0] shift_reg_16_q0;
reg    shift_reg_16_ce1;
wire   [31:0] shift_reg_16_q1;
reg   [2:0] shift_reg_0_address0;
reg    shift_reg_0_ce0;
reg    shift_reg_0_we0;
reg   [31:0] shift_reg_0_d0;
wire   [31:0] shift_reg_0_q0;
reg    shift_reg_0_ce1;
wire   [31:0] shift_reg_0_q1;
wire    grp_fir_Pipeline_TDL_fu_104_ap_start;
wire    grp_fir_Pipeline_TDL_fu_104_ap_done;
wire    grp_fir_Pipeline_TDL_fu_104_ap_idle;
wire    grp_fir_Pipeline_TDL_fu_104_ap_ready;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_2_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_2_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_2_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_2_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_1_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_1_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_1_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_1_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_3_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_3_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_3_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_3_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_4_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_4_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_4_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_4_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_5_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_5_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_5_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_5_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_6_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_6_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_6_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_6_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_7_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_7_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_7_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_7_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_8_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_8_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_8_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_8_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_9_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_9_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_9_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_9_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_10_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_10_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_10_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_10_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_11_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_11_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_11_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_11_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_12_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_12_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_12_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_12_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_13_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_13_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_13_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_13_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_14_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_14_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_14_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_14_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_15_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_15_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_15_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_15_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_16_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_16_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_16_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_16_d0;
wire   [2:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_0_address0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_0_ce0;
wire    grp_fir_Pipeline_TDL_fu_104_shift_reg_0_we0;
wire   [31:0] grp_fir_Pipeline_TDL_fu_104_shift_reg_0_d0;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_207_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_207_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_207_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_211_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_211_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_211_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_215_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_215_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_215_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_219_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_219_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_219_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_223_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_223_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_223_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_227_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_227_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_227_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_231_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_231_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_231_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_235_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_235_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_235_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_239_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_239_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_239_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_243_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_243_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_243_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_247_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_247_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_247_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_251_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_251_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_251_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_255_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_255_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_255_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_259_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_259_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_259_p_ce;
wire   [63:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_263_p_din0;
wire   [65:0] grp_fir_Pipeline_TDL_fu_104_grp_fu_263_p_din1;
wire    grp_fir_Pipeline_TDL_fu_104_grp_fu_263_p_ce;
wire    grp_fir_Pipeline_MAC_fu_142_ap_start;
wire    grp_fir_Pipeline_MAC_fu_142_ap_done;
wire    grp_fir_Pipeline_MAC_fu_142_ap_idle;
wire    grp_fir_Pipeline_MAC_fu_142_ap_ready;
wire   [31:0] grp_fir_Pipeline_MAC_fu_142_acc_out;
wire    grp_fir_Pipeline_MAC_fu_142_acc_out_ap_vld;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_2_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_2_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_2_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_2_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_3_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_3_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_3_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_3_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_4_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_4_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_4_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_4_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_5_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_5_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_5_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_5_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_6_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_6_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_6_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_6_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_7_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_7_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_7_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_7_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_8_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_8_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_8_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_8_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_9_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_9_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_9_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_9_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_10_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_10_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_10_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_10_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_11_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_11_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_11_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_11_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_12_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_12_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_12_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_12_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_13_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_13_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_13_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_13_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_14_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_14_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_14_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_14_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_15_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_15_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_15_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_15_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_16_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_16_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_16_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_16_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_0_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_0_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_0_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_0_ce1;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_1_address0;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_1_ce0;
wire   [2:0] grp_fir_Pipeline_MAC_fu_142_shift_reg_1_address1;
wire    grp_fir_Pipeline_MAC_fu_142_shift_reg_1_ce1;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_207_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_207_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_207_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_211_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_211_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_211_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_215_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_215_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_215_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_219_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_219_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_219_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_223_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_223_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_223_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_227_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_227_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_227_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_231_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_231_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_231_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_235_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_235_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_235_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_239_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_239_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_239_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_243_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_243_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_243_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_247_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_247_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_247_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_251_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_251_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_251_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_255_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_255_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_255_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_259_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_259_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_259_p_ce;
wire   [63:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_263_p_din0;
wire   [65:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_263_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_263_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_267_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_267_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_267_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_271_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_271_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_271_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_275_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_275_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_275_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_279_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_279_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_279_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_283_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_283_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_283_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_287_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_287_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_287_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_291_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_291_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_291_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_295_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_295_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_295_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_299_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_299_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_299_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_303_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_303_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_303_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_307_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_307_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_307_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_311_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_311_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_311_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_315_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_315_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_315_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_319_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_319_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_319_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_323_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_323_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_323_p_ce;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_327_p_din0;
wire  signed [31:0] grp_fir_Pipeline_MAC_fu_142_grp_fu_327_p_din1;
wire    grp_fir_Pipeline_MAC_fu_142_grp_fu_327_p_ce;
reg    grp_fir_Pipeline_TDL_fu_104_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_fir_Pipeline_MAC_fu_142_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state3;
wire   [128:0] grp_fu_207_p2;
reg   [63:0] grp_fu_207_p0;
reg   [65:0] grp_fu_207_p1;
reg    grp_fu_207_ce;
wire   [128:0] grp_fu_211_p2;
reg   [63:0] grp_fu_211_p0;
reg   [65:0] grp_fu_211_p1;
reg    grp_fu_211_ce;
wire   [128:0] grp_fu_215_p2;
reg   [63:0] grp_fu_215_p0;
reg   [65:0] grp_fu_215_p1;
reg    grp_fu_215_ce;
wire   [128:0] grp_fu_219_p2;
reg   [63:0] grp_fu_219_p0;
reg   [65:0] grp_fu_219_p1;
reg    grp_fu_219_ce;
wire   [128:0] grp_fu_223_p2;
reg   [63:0] grp_fu_223_p0;
reg   [65:0] grp_fu_223_p1;
reg    grp_fu_223_ce;
wire   [128:0] grp_fu_227_p2;
reg   [63:0] grp_fu_227_p0;
reg   [65:0] grp_fu_227_p1;
reg    grp_fu_227_ce;
wire   [128:0] grp_fu_231_p2;
reg   [63:0] grp_fu_231_p0;
reg   [65:0] grp_fu_231_p1;
reg    grp_fu_231_ce;
wire   [128:0] grp_fu_235_p2;
reg   [63:0] grp_fu_235_p0;
reg   [65:0] grp_fu_235_p1;
reg    grp_fu_235_ce;
wire   [128:0] grp_fu_239_p2;
reg   [63:0] grp_fu_239_p0;
reg   [65:0] grp_fu_239_p1;
reg    grp_fu_239_ce;
wire   [128:0] grp_fu_243_p2;
reg   [63:0] grp_fu_243_p0;
reg   [65:0] grp_fu_243_p1;
reg    grp_fu_243_ce;
wire   [128:0] grp_fu_247_p2;
reg   [63:0] grp_fu_247_p0;
reg   [65:0] grp_fu_247_p1;
reg    grp_fu_247_ce;
wire   [128:0] grp_fu_251_p2;
reg   [63:0] grp_fu_251_p0;
reg   [65:0] grp_fu_251_p1;
reg    grp_fu_251_ce;
wire   [128:0] grp_fu_255_p2;
reg   [63:0] grp_fu_255_p0;
reg   [65:0] grp_fu_255_p1;
reg    grp_fu_255_ce;
wire   [128:0] grp_fu_259_p2;
reg   [63:0] grp_fu_259_p0;
reg   [65:0] grp_fu_259_p1;
reg    grp_fu_259_ce;
wire   [128:0] grp_fu_263_p2;
reg   [63:0] grp_fu_263_p0;
reg   [65:0] grp_fu_263_p1;
reg    grp_fu_263_ce;
wire   [31:0] grp_fu_267_p2;
reg    grp_fu_267_ce;
wire   [31:0] grp_fu_271_p2;
reg    grp_fu_271_ce;
wire   [31:0] grp_fu_275_p2;
reg    grp_fu_275_ce;
wire   [31:0] grp_fu_279_p2;
reg    grp_fu_279_ce;
wire   [31:0] grp_fu_283_p2;
reg    grp_fu_283_ce;
wire   [31:0] grp_fu_287_p2;
reg    grp_fu_287_ce;
wire   [31:0] grp_fu_291_p2;
reg    grp_fu_291_ce;
wire   [31:0] grp_fu_295_p2;
reg    grp_fu_295_ce;
wire   [31:0] grp_fu_299_p2;
reg    grp_fu_299_ce;
wire   [31:0] grp_fu_303_p2;
reg    grp_fu_303_ce;
wire   [31:0] grp_fu_307_p2;
reg    grp_fu_307_ce;
wire   [31:0] grp_fu_311_p2;
reg    grp_fu_311_ce;
wire   [31:0] grp_fu_315_p2;
reg    grp_fu_315_ce;
wire   [31:0] grp_fu_319_p2;
reg    grp_fu_319_ce;
wire   [31:0] grp_fu_323_p2;
reg    grp_fu_323_ce;
wire   [31:0] grp_fu_327_p2;
reg    grp_fu_327_ce;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_fir_Pipeline_TDL_fu_104_ap_start_reg = 1'b0;
#0 grp_fir_Pipeline_MAC_fu_142_ap_start_reg = 1'b0;
end

fir_shift_reg_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
shift_reg_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_2_address0),
    .ce0(shift_reg_2_ce0),
    .we0(shift_reg_2_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_2_d0),
    .q0(shift_reg_2_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_2_address1),
    .ce1(shift_reg_2_ce1),
    .q1(shift_reg_2_q1)
);

fir_shift_reg_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
shift_reg_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_1_address0),
    .ce0(shift_reg_1_ce0),
    .we0(shift_reg_1_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_1_d0),
    .q0(shift_reg_1_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_1_address1),
    .ce1(shift_reg_1_ce1),
    .q1(shift_reg_1_q1)
);

fir_shift_reg_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
shift_reg_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_3_address0),
    .ce0(shift_reg_3_ce0),
    .we0(shift_reg_3_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_3_d0),
    .q0(shift_reg_3_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_3_address1),
    .ce1(shift_reg_3_ce1),
    .q1(shift_reg_3_q1)
);

fir_shift_reg_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
shift_reg_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_4_address0),
    .ce0(shift_reg_4_ce0),
    .we0(shift_reg_4_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_4_d0),
    .q0(shift_reg_4_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_4_address1),
    .ce1(shift_reg_4_ce1),
    .q1(shift_reg_4_q1)
);

fir_shift_reg_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
shift_reg_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_5_address0),
    .ce0(shift_reg_5_ce0),
    .we0(shift_reg_5_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_5_d0),
    .q0(shift_reg_5_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_5_address1),
    .ce1(shift_reg_5_ce1),
    .q1(shift_reg_5_q1)
);

fir_shift_reg_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
shift_reg_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_6_address0),
    .ce0(shift_reg_6_ce0),
    .we0(shift_reg_6_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_6_d0),
    .q0(shift_reg_6_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_6_address1),
    .ce1(shift_reg_6_ce1),
    .q1(shift_reg_6_q1)
);

fir_shift_reg_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
shift_reg_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_7_address0),
    .ce0(shift_reg_7_ce0),
    .we0(shift_reg_7_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_7_d0),
    .q0(shift_reg_7_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_7_address1),
    .ce1(shift_reg_7_ce1),
    .q1(shift_reg_7_q1)
);

fir_shift_reg_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
shift_reg_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_8_address0),
    .ce0(shift_reg_8_ce0),
    .we0(shift_reg_8_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_8_d0),
    .q0(shift_reg_8_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_8_address1),
    .ce1(shift_reg_8_ce1),
    .q1(shift_reg_8_q1)
);

fir_shift_reg_9 #(
    .DataWidth( 32 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
shift_reg_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_9_address0),
    .ce0(shift_reg_9_ce0),
    .we0(shift_reg_9_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_9_d0),
    .q0(shift_reg_9_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_9_address1),
    .ce1(shift_reg_9_ce1),
    .q1(shift_reg_9_q1)
);

fir_shift_reg_9 #(
    .DataWidth( 32 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
shift_reg_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_10_address0),
    .ce0(shift_reg_10_ce0),
    .we0(shift_reg_10_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_10_d0),
    .q0(shift_reg_10_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_10_address1),
    .ce1(shift_reg_10_ce1),
    .q1(shift_reg_10_q1)
);

fir_shift_reg_9 #(
    .DataWidth( 32 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
shift_reg_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_11_address0),
    .ce0(shift_reg_11_ce0),
    .we0(shift_reg_11_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_11_d0),
    .q0(shift_reg_11_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_11_address1),
    .ce1(shift_reg_11_ce1),
    .q1(shift_reg_11_q1)
);

fir_shift_reg_9 #(
    .DataWidth( 32 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
shift_reg_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_12_address0),
    .ce0(shift_reg_12_ce0),
    .we0(shift_reg_12_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_12_d0),
    .q0(shift_reg_12_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_12_address1),
    .ce1(shift_reg_12_ce1),
    .q1(shift_reg_12_q1)
);

fir_shift_reg_9 #(
    .DataWidth( 32 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
shift_reg_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_13_address0),
    .ce0(shift_reg_13_ce0),
    .we0(shift_reg_13_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_13_d0),
    .q0(shift_reg_13_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_13_address1),
    .ce1(shift_reg_13_ce1),
    .q1(shift_reg_13_q1)
);

fir_shift_reg_9 #(
    .DataWidth( 32 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
shift_reg_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_14_address0),
    .ce0(shift_reg_14_ce0),
    .we0(shift_reg_14_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_14_d0),
    .q0(shift_reg_14_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_14_address1),
    .ce1(shift_reg_14_ce1),
    .q1(shift_reg_14_q1)
);

fir_shift_reg_9 #(
    .DataWidth( 32 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
shift_reg_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_15_address0),
    .ce0(shift_reg_15_ce0),
    .we0(shift_reg_15_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_15_d0),
    .q0(shift_reg_15_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_15_address1),
    .ce1(shift_reg_15_ce1),
    .q1(shift_reg_15_q1)
);

fir_shift_reg_9 #(
    .DataWidth( 32 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
shift_reg_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_16_address0),
    .ce0(shift_reg_16_ce0),
    .we0(shift_reg_16_we0),
    .d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_16_d0),
    .q0(shift_reg_16_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_16_address1),
    .ce1(shift_reg_16_ce1),
    .q1(shift_reg_16_q1)
);

fir_shift_reg_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
shift_reg_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_0_address0),
    .ce0(shift_reg_0_ce0),
    .we0(shift_reg_0_we0),
    .d0(shift_reg_0_d0),
    .q0(shift_reg_0_q0),
    .address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_0_address1),
    .ce1(shift_reg_0_ce1),
    .q1(shift_reg_0_q1)
);

fir_fir_Pipeline_TDL grp_fir_Pipeline_TDL_fu_104(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fir_Pipeline_TDL_fu_104_ap_start),
    .ap_done(grp_fir_Pipeline_TDL_fu_104_ap_done),
    .ap_idle(grp_fir_Pipeline_TDL_fu_104_ap_idle),
    .ap_ready(grp_fir_Pipeline_TDL_fu_104_ap_ready),
    .shift_reg_2_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_2_address0),
    .shift_reg_2_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_2_ce0),
    .shift_reg_2_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_2_we0),
    .shift_reg_2_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_2_d0),
    .shift_reg_2_q0(shift_reg_2_q0),
    .shift_reg_1_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_1_address0),
    .shift_reg_1_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_1_ce0),
    .shift_reg_1_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_1_we0),
    .shift_reg_1_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_1_d0),
    .shift_reg_1_q0(shift_reg_1_q0),
    .shift_reg_3_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_3_address0),
    .shift_reg_3_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_3_ce0),
    .shift_reg_3_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_3_we0),
    .shift_reg_3_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_3_d0),
    .shift_reg_3_q0(shift_reg_3_q0),
    .shift_reg_4_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_4_address0),
    .shift_reg_4_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_4_ce0),
    .shift_reg_4_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_4_we0),
    .shift_reg_4_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_4_d0),
    .shift_reg_4_q0(shift_reg_4_q0),
    .shift_reg_5_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_5_address0),
    .shift_reg_5_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_5_ce0),
    .shift_reg_5_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_5_we0),
    .shift_reg_5_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_5_d0),
    .shift_reg_5_q0(shift_reg_5_q0),
    .shift_reg_6_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_6_address0),
    .shift_reg_6_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_6_ce0),
    .shift_reg_6_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_6_we0),
    .shift_reg_6_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_6_d0),
    .shift_reg_6_q0(shift_reg_6_q0),
    .shift_reg_7_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_7_address0),
    .shift_reg_7_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_7_ce0),
    .shift_reg_7_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_7_we0),
    .shift_reg_7_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_7_d0),
    .shift_reg_7_q0(shift_reg_7_q0),
    .shift_reg_8_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_8_address0),
    .shift_reg_8_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_8_ce0),
    .shift_reg_8_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_8_we0),
    .shift_reg_8_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_8_d0),
    .shift_reg_8_q0(shift_reg_8_q0),
    .shift_reg_9_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_9_address0),
    .shift_reg_9_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_9_ce0),
    .shift_reg_9_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_9_we0),
    .shift_reg_9_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_9_d0),
    .shift_reg_9_q0(shift_reg_9_q0),
    .shift_reg_10_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_10_address0),
    .shift_reg_10_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_10_ce0),
    .shift_reg_10_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_10_we0),
    .shift_reg_10_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_10_d0),
    .shift_reg_10_q0(shift_reg_10_q0),
    .shift_reg_11_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_11_address0),
    .shift_reg_11_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_11_ce0),
    .shift_reg_11_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_11_we0),
    .shift_reg_11_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_11_d0),
    .shift_reg_11_q0(shift_reg_11_q0),
    .shift_reg_12_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_12_address0),
    .shift_reg_12_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_12_ce0),
    .shift_reg_12_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_12_we0),
    .shift_reg_12_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_12_d0),
    .shift_reg_12_q0(shift_reg_12_q0),
    .shift_reg_13_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_13_address0),
    .shift_reg_13_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_13_ce0),
    .shift_reg_13_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_13_we0),
    .shift_reg_13_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_13_d0),
    .shift_reg_13_q0(shift_reg_13_q0),
    .shift_reg_14_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_14_address0),
    .shift_reg_14_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_14_ce0),
    .shift_reg_14_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_14_we0),
    .shift_reg_14_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_14_d0),
    .shift_reg_14_q0(shift_reg_14_q0),
    .shift_reg_15_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_15_address0),
    .shift_reg_15_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_15_ce0),
    .shift_reg_15_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_15_we0),
    .shift_reg_15_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_15_d0),
    .shift_reg_15_q0(shift_reg_15_q0),
    .shift_reg_16_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_16_address0),
    .shift_reg_16_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_16_ce0),
    .shift_reg_16_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_16_we0),
    .shift_reg_16_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_16_d0),
    .shift_reg_16_q0(shift_reg_16_q0),
    .shift_reg_0_address0(grp_fir_Pipeline_TDL_fu_104_shift_reg_0_address0),
    .shift_reg_0_ce0(grp_fir_Pipeline_TDL_fu_104_shift_reg_0_ce0),
    .shift_reg_0_we0(grp_fir_Pipeline_TDL_fu_104_shift_reg_0_we0),
    .shift_reg_0_d0(grp_fir_Pipeline_TDL_fu_104_shift_reg_0_d0),
    .shift_reg_0_q0(shift_reg_0_q0),
    .grp_fu_207_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_207_p_din0),
    .grp_fu_207_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_207_p_din1),
    .grp_fu_207_p_dout0(grp_fu_207_p2),
    .grp_fu_207_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_207_p_ce),
    .grp_fu_211_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_211_p_din0),
    .grp_fu_211_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_211_p_din1),
    .grp_fu_211_p_dout0(grp_fu_211_p2),
    .grp_fu_211_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_211_p_ce),
    .grp_fu_215_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_215_p_din0),
    .grp_fu_215_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_215_p_din1),
    .grp_fu_215_p_dout0(grp_fu_215_p2),
    .grp_fu_215_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_215_p_ce),
    .grp_fu_219_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_219_p_din0),
    .grp_fu_219_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_219_p_din1),
    .grp_fu_219_p_dout0(grp_fu_219_p2),
    .grp_fu_219_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_219_p_ce),
    .grp_fu_223_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_223_p_din0),
    .grp_fu_223_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_223_p_din1),
    .grp_fu_223_p_dout0(grp_fu_223_p2),
    .grp_fu_223_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_223_p_ce),
    .grp_fu_227_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_227_p_din0),
    .grp_fu_227_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_227_p_din1),
    .grp_fu_227_p_dout0(grp_fu_227_p2),
    .grp_fu_227_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_227_p_ce),
    .grp_fu_231_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_231_p_din0),
    .grp_fu_231_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_231_p_din1),
    .grp_fu_231_p_dout0(grp_fu_231_p2),
    .grp_fu_231_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_231_p_ce),
    .grp_fu_235_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_235_p_din0),
    .grp_fu_235_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_235_p_din1),
    .grp_fu_235_p_dout0(grp_fu_235_p2),
    .grp_fu_235_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_235_p_ce),
    .grp_fu_239_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_239_p_din0),
    .grp_fu_239_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_239_p_din1),
    .grp_fu_239_p_dout0(grp_fu_239_p2),
    .grp_fu_239_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_239_p_ce),
    .grp_fu_243_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_243_p_din0),
    .grp_fu_243_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_243_p_din1),
    .grp_fu_243_p_dout0(grp_fu_243_p2),
    .grp_fu_243_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_243_p_ce),
    .grp_fu_247_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_247_p_din0),
    .grp_fu_247_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_247_p_din1),
    .grp_fu_247_p_dout0(grp_fu_247_p2),
    .grp_fu_247_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_247_p_ce),
    .grp_fu_251_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_251_p_din0),
    .grp_fu_251_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_251_p_din1),
    .grp_fu_251_p_dout0(grp_fu_251_p2),
    .grp_fu_251_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_251_p_ce),
    .grp_fu_255_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_255_p_din0),
    .grp_fu_255_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_255_p_din1),
    .grp_fu_255_p_dout0(grp_fu_255_p2),
    .grp_fu_255_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_255_p_ce),
    .grp_fu_259_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_259_p_din0),
    .grp_fu_259_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_259_p_din1),
    .grp_fu_259_p_dout0(grp_fu_259_p2),
    .grp_fu_259_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_259_p_ce),
    .grp_fu_263_p_din0(grp_fir_Pipeline_TDL_fu_104_grp_fu_263_p_din0),
    .grp_fu_263_p_din1(grp_fir_Pipeline_TDL_fu_104_grp_fu_263_p_din1),
    .grp_fu_263_p_dout0(grp_fu_263_p2),
    .grp_fu_263_p_ce(grp_fir_Pipeline_TDL_fu_104_grp_fu_263_p_ce)
);

fir_fir_Pipeline_MAC grp_fir_Pipeline_MAC_fu_142(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fir_Pipeline_MAC_fu_142_ap_start),
    .ap_done(grp_fir_Pipeline_MAC_fu_142_ap_done),
    .ap_idle(grp_fir_Pipeline_MAC_fu_142_ap_idle),
    .ap_ready(grp_fir_Pipeline_MAC_fu_142_ap_ready),
    .acc_out(grp_fir_Pipeline_MAC_fu_142_acc_out),
    .acc_out_ap_vld(grp_fir_Pipeline_MAC_fu_142_acc_out_ap_vld),
    .shift_reg_2_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_2_address0),
    .shift_reg_2_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_2_ce0),
    .shift_reg_2_q0(shift_reg_2_q0),
    .shift_reg_2_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_2_address1),
    .shift_reg_2_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_2_ce1),
    .shift_reg_2_q1(shift_reg_2_q1),
    .shift_reg_3_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_3_address0),
    .shift_reg_3_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_3_ce0),
    .shift_reg_3_q0(shift_reg_3_q0),
    .shift_reg_3_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_3_address1),
    .shift_reg_3_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_3_ce1),
    .shift_reg_3_q1(shift_reg_3_q1),
    .shift_reg_4_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_4_address0),
    .shift_reg_4_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_4_ce0),
    .shift_reg_4_q0(shift_reg_4_q0),
    .shift_reg_4_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_4_address1),
    .shift_reg_4_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_4_ce1),
    .shift_reg_4_q1(shift_reg_4_q1),
    .shift_reg_5_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_5_address0),
    .shift_reg_5_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_5_ce0),
    .shift_reg_5_q0(shift_reg_5_q0),
    .shift_reg_5_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_5_address1),
    .shift_reg_5_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_5_ce1),
    .shift_reg_5_q1(shift_reg_5_q1),
    .shift_reg_6_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_6_address0),
    .shift_reg_6_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_6_ce0),
    .shift_reg_6_q0(shift_reg_6_q0),
    .shift_reg_6_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_6_address1),
    .shift_reg_6_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_6_ce1),
    .shift_reg_6_q1(shift_reg_6_q1),
    .shift_reg_7_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_7_address0),
    .shift_reg_7_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_7_ce0),
    .shift_reg_7_q0(shift_reg_7_q0),
    .shift_reg_7_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_7_address1),
    .shift_reg_7_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_7_ce1),
    .shift_reg_7_q1(shift_reg_7_q1),
    .shift_reg_8_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_8_address0),
    .shift_reg_8_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_8_ce0),
    .shift_reg_8_q0(shift_reg_8_q0),
    .shift_reg_8_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_8_address1),
    .shift_reg_8_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_8_ce1),
    .shift_reg_8_q1(shift_reg_8_q1),
    .shift_reg_9_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_9_address0),
    .shift_reg_9_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_9_ce0),
    .shift_reg_9_q0(shift_reg_9_q0),
    .shift_reg_9_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_9_address1),
    .shift_reg_9_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_9_ce1),
    .shift_reg_9_q1(shift_reg_9_q1),
    .shift_reg_10_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_10_address0),
    .shift_reg_10_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_10_ce0),
    .shift_reg_10_q0(shift_reg_10_q0),
    .shift_reg_10_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_10_address1),
    .shift_reg_10_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_10_ce1),
    .shift_reg_10_q1(shift_reg_10_q1),
    .shift_reg_11_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_11_address0),
    .shift_reg_11_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_11_ce0),
    .shift_reg_11_q0(shift_reg_11_q0),
    .shift_reg_11_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_11_address1),
    .shift_reg_11_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_11_ce1),
    .shift_reg_11_q1(shift_reg_11_q1),
    .shift_reg_12_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_12_address0),
    .shift_reg_12_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_12_ce0),
    .shift_reg_12_q0(shift_reg_12_q0),
    .shift_reg_12_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_12_address1),
    .shift_reg_12_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_12_ce1),
    .shift_reg_12_q1(shift_reg_12_q1),
    .shift_reg_13_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_13_address0),
    .shift_reg_13_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_13_ce0),
    .shift_reg_13_q0(shift_reg_13_q0),
    .shift_reg_13_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_13_address1),
    .shift_reg_13_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_13_ce1),
    .shift_reg_13_q1(shift_reg_13_q1),
    .shift_reg_14_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_14_address0),
    .shift_reg_14_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_14_ce0),
    .shift_reg_14_q0(shift_reg_14_q0),
    .shift_reg_14_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_14_address1),
    .shift_reg_14_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_14_ce1),
    .shift_reg_14_q1(shift_reg_14_q1),
    .shift_reg_15_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_15_address0),
    .shift_reg_15_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_15_ce0),
    .shift_reg_15_q0(shift_reg_15_q0),
    .shift_reg_15_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_15_address1),
    .shift_reg_15_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_15_ce1),
    .shift_reg_15_q1(shift_reg_15_q1),
    .shift_reg_16_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_16_address0),
    .shift_reg_16_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_16_ce0),
    .shift_reg_16_q0(shift_reg_16_q0),
    .shift_reg_16_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_16_address1),
    .shift_reg_16_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_16_ce1),
    .shift_reg_16_q1(shift_reg_16_q1),
    .shift_reg_0_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_0_address0),
    .shift_reg_0_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_0_ce0),
    .shift_reg_0_q0(shift_reg_0_q0),
    .shift_reg_0_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_0_address1),
    .shift_reg_0_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_0_ce1),
    .shift_reg_0_q1(shift_reg_0_q1),
    .shift_reg_1_address0(grp_fir_Pipeline_MAC_fu_142_shift_reg_1_address0),
    .shift_reg_1_ce0(grp_fir_Pipeline_MAC_fu_142_shift_reg_1_ce0),
    .shift_reg_1_q0(shift_reg_1_q0),
    .shift_reg_1_address1(grp_fir_Pipeline_MAC_fu_142_shift_reg_1_address1),
    .shift_reg_1_ce1(grp_fir_Pipeline_MAC_fu_142_shift_reg_1_ce1),
    .shift_reg_1_q1(shift_reg_1_q1),
    .grp_fu_207_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_207_p_din0),
    .grp_fu_207_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_207_p_din1),
    .grp_fu_207_p_dout0(grp_fu_207_p2),
    .grp_fu_207_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_207_p_ce),
    .grp_fu_211_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_211_p_din0),
    .grp_fu_211_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_211_p_din1),
    .grp_fu_211_p_dout0(grp_fu_211_p2),
    .grp_fu_211_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_211_p_ce),
    .grp_fu_215_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_215_p_din0),
    .grp_fu_215_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_215_p_din1),
    .grp_fu_215_p_dout0(grp_fu_215_p2),
    .grp_fu_215_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_215_p_ce),
    .grp_fu_219_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_219_p_din0),
    .grp_fu_219_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_219_p_din1),
    .grp_fu_219_p_dout0(grp_fu_219_p2),
    .grp_fu_219_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_219_p_ce),
    .grp_fu_223_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_223_p_din0),
    .grp_fu_223_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_223_p_din1),
    .grp_fu_223_p_dout0(grp_fu_223_p2),
    .grp_fu_223_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_223_p_ce),
    .grp_fu_227_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_227_p_din0),
    .grp_fu_227_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_227_p_din1),
    .grp_fu_227_p_dout0(grp_fu_227_p2),
    .grp_fu_227_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_227_p_ce),
    .grp_fu_231_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_231_p_din0),
    .grp_fu_231_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_231_p_din1),
    .grp_fu_231_p_dout0(grp_fu_231_p2),
    .grp_fu_231_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_231_p_ce),
    .grp_fu_235_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_235_p_din0),
    .grp_fu_235_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_235_p_din1),
    .grp_fu_235_p_dout0(grp_fu_235_p2),
    .grp_fu_235_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_235_p_ce),
    .grp_fu_239_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_239_p_din0),
    .grp_fu_239_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_239_p_din1),
    .grp_fu_239_p_dout0(grp_fu_239_p2),
    .grp_fu_239_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_239_p_ce),
    .grp_fu_243_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_243_p_din0),
    .grp_fu_243_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_243_p_din1),
    .grp_fu_243_p_dout0(grp_fu_243_p2),
    .grp_fu_243_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_243_p_ce),
    .grp_fu_247_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_247_p_din0),
    .grp_fu_247_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_247_p_din1),
    .grp_fu_247_p_dout0(grp_fu_247_p2),
    .grp_fu_247_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_247_p_ce),
    .grp_fu_251_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_251_p_din0),
    .grp_fu_251_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_251_p_din1),
    .grp_fu_251_p_dout0(grp_fu_251_p2),
    .grp_fu_251_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_251_p_ce),
    .grp_fu_255_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_255_p_din0),
    .grp_fu_255_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_255_p_din1),
    .grp_fu_255_p_dout0(grp_fu_255_p2),
    .grp_fu_255_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_255_p_ce),
    .grp_fu_259_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_259_p_din0),
    .grp_fu_259_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_259_p_din1),
    .grp_fu_259_p_dout0(grp_fu_259_p2),
    .grp_fu_259_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_259_p_ce),
    .grp_fu_263_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_263_p_din0),
    .grp_fu_263_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_263_p_din1),
    .grp_fu_263_p_dout0(grp_fu_263_p2),
    .grp_fu_263_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_263_p_ce),
    .grp_fu_267_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_267_p_din0),
    .grp_fu_267_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_267_p_din1),
    .grp_fu_267_p_dout0(grp_fu_267_p2),
    .grp_fu_267_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_267_p_ce),
    .grp_fu_271_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_271_p_din0),
    .grp_fu_271_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_271_p_din1),
    .grp_fu_271_p_dout0(grp_fu_271_p2),
    .grp_fu_271_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_271_p_ce),
    .grp_fu_275_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_275_p_din0),
    .grp_fu_275_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_275_p_din1),
    .grp_fu_275_p_dout0(grp_fu_275_p2),
    .grp_fu_275_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_275_p_ce),
    .grp_fu_279_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_279_p_din0),
    .grp_fu_279_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_279_p_din1),
    .grp_fu_279_p_dout0(grp_fu_279_p2),
    .grp_fu_279_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_279_p_ce),
    .grp_fu_283_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_283_p_din0),
    .grp_fu_283_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_283_p_din1),
    .grp_fu_283_p_dout0(grp_fu_283_p2),
    .grp_fu_283_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_283_p_ce),
    .grp_fu_287_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_287_p_din0),
    .grp_fu_287_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_287_p_din1),
    .grp_fu_287_p_dout0(grp_fu_287_p2),
    .grp_fu_287_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_287_p_ce),
    .grp_fu_291_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_291_p_din0),
    .grp_fu_291_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_291_p_din1),
    .grp_fu_291_p_dout0(grp_fu_291_p2),
    .grp_fu_291_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_291_p_ce),
    .grp_fu_295_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_295_p_din0),
    .grp_fu_295_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_295_p_din1),
    .grp_fu_295_p_dout0(grp_fu_295_p2),
    .grp_fu_295_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_295_p_ce),
    .grp_fu_299_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_299_p_din0),
    .grp_fu_299_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_299_p_din1),
    .grp_fu_299_p_dout0(grp_fu_299_p2),
    .grp_fu_299_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_299_p_ce),
    .grp_fu_303_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_303_p_din0),
    .grp_fu_303_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_303_p_din1),
    .grp_fu_303_p_dout0(grp_fu_303_p2),
    .grp_fu_303_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_303_p_ce),
    .grp_fu_307_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_307_p_din0),
    .grp_fu_307_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_307_p_din1),
    .grp_fu_307_p_dout0(grp_fu_307_p2),
    .grp_fu_307_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_307_p_ce),
    .grp_fu_311_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_311_p_din0),
    .grp_fu_311_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_311_p_din1),
    .grp_fu_311_p_dout0(grp_fu_311_p2),
    .grp_fu_311_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_311_p_ce),
    .grp_fu_315_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_315_p_din0),
    .grp_fu_315_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_315_p_din1),
    .grp_fu_315_p_dout0(grp_fu_315_p2),
    .grp_fu_315_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_315_p_ce),
    .grp_fu_319_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_319_p_din0),
    .grp_fu_319_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_319_p_din1),
    .grp_fu_319_p_dout0(grp_fu_319_p2),
    .grp_fu_319_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_319_p_ce),
    .grp_fu_323_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_323_p_din0),
    .grp_fu_323_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_323_p_din1),
    .grp_fu_323_p_dout0(grp_fu_323_p2),
    .grp_fu_323_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_323_p_ce),
    .grp_fu_327_p_din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_327_p_din0),
    .grp_fu_327_p_din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_327_p_din1),
    .grp_fu_327_p_dout0(grp_fu_327_p2),
    .grp_fu_327_p_ce(grp_fir_Pipeline_MAC_fu_142_grp_fu_327_p_ce)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_207_p0),
    .din1(grp_fu_207_p1),
    .ce(grp_fu_207_ce),
    .dout(grp_fu_207_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_211_p0),
    .din1(grp_fu_211_p1),
    .ce(grp_fu_211_ce),
    .dout(grp_fu_211_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_215_p0),
    .din1(grp_fu_215_p1),
    .ce(grp_fu_215_ce),
    .dout(grp_fu_215_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_219_p0),
    .din1(grp_fu_219_p1),
    .ce(grp_fu_219_ce),
    .dout(grp_fu_219_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_223_p0),
    .din1(grp_fu_223_p1),
    .ce(grp_fu_223_ce),
    .dout(grp_fu_223_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_227_p0),
    .din1(grp_fu_227_p1),
    .ce(grp_fu_227_ce),
    .dout(grp_fu_227_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_231_p0),
    .din1(grp_fu_231_p1),
    .ce(grp_fu_231_ce),
    .dout(grp_fu_231_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_235_p0),
    .din1(grp_fu_235_p1),
    .ce(grp_fu_235_ce),
    .dout(grp_fu_235_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_239_p0),
    .din1(grp_fu_239_p1),
    .ce(grp_fu_239_ce),
    .dout(grp_fu_239_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_243_p0),
    .din1(grp_fu_243_p1),
    .ce(grp_fu_243_ce),
    .dout(grp_fu_243_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_247_p0),
    .din1(grp_fu_247_p1),
    .ce(grp_fu_247_ce),
    .dout(grp_fu_247_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_251_p0),
    .din1(grp_fu_251_p1),
    .ce(grp_fu_251_ce),
    .dout(grp_fu_251_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_255_p0),
    .din1(grp_fu_255_p1),
    .ce(grp_fu_255_ce),
    .dout(grp_fu_255_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_259_p0),
    .din1(grp_fu_259_p1),
    .ce(grp_fu_259_ce),
    .dout(grp_fu_259_p2)
);

fir_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_263_p0),
    .din1(grp_fu_263_p1),
    .ce(grp_fu_263_ce),
    .dout(grp_fu_263_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_267_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_267_p_din1),
    .ce(grp_fu_267_ce),
    .dout(grp_fu_267_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_271_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_271_p_din1),
    .ce(grp_fu_271_ce),
    .dout(grp_fu_271_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_275_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_275_p_din1),
    .ce(grp_fu_275_ce),
    .dout(grp_fu_275_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_279_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_279_p_din1),
    .ce(grp_fu_279_ce),
    .dout(grp_fu_279_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_283_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_283_p_din1),
    .ce(grp_fu_283_ce),
    .dout(grp_fu_283_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_287_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_287_p_din1),
    .ce(grp_fu_287_ce),
    .dout(grp_fu_287_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_291_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_291_p_din1),
    .ce(grp_fu_291_ce),
    .dout(grp_fu_291_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_295_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_295_p_din1),
    .ce(grp_fu_295_ce),
    .dout(grp_fu_295_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_299_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_299_p_din1),
    .ce(grp_fu_299_ce),
    .dout(grp_fu_299_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_303_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_303_p_din1),
    .ce(grp_fu_303_ce),
    .dout(grp_fu_303_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_307_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_307_p_din1),
    .ce(grp_fu_307_ce),
    .dout(grp_fu_307_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_311_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_311_p_din1),
    .ce(grp_fu_311_ce),
    .dout(grp_fu_311_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_315_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_315_p_din1),
    .ce(grp_fu_315_ce),
    .dout(grp_fu_315_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_319_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_319_p_din1),
    .ce(grp_fu_319_ce),
    .dout(grp_fu_319_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_323_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_323_p_din1),
    .ce(grp_fu_323_ce),
    .dout(grp_fu_323_p2)
);

fir_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fir_Pipeline_MAC_fu_142_grp_fu_327_p_din0),
    .din1(grp_fir_Pipeline_MAC_fu_142_grp_fu_327_p_din1),
    .ce(grp_fu_327_ce),
    .dout(grp_fu_327_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fir_Pipeline_MAC_fu_142_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_fir_Pipeline_MAC_fu_142_ap_start_reg <= 1'b1;
        end else if ((grp_fir_Pipeline_MAC_fu_142_ap_ready == 1'b1)) begin
            grp_fir_Pipeline_MAC_fu_142_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fir_Pipeline_TDL_fu_104_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_fir_Pipeline_TDL_fu_104_ap_start_reg <= 1'b1;
        end else if ((grp_fir_Pipeline_TDL_fu_104_ap_ready == 1'b1)) begin
            grp_fir_Pipeline_TDL_fu_104_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fir_Pipeline_TDL_fu_104_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_fir_Pipeline_MAC_fu_142_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_207_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_207_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_207_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_207_p_ce;
    end else begin
        grp_fu_207_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_207_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_207_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_207_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_207_p_din0;
    end else begin
        grp_fu_207_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_207_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_207_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_207_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_207_p_din1;
    end else begin
        grp_fu_207_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_211_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_211_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_211_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_211_p_ce;
    end else begin
        grp_fu_211_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_211_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_211_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_211_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_211_p_din0;
    end else begin
        grp_fu_211_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_211_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_211_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_211_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_211_p_din1;
    end else begin
        grp_fu_211_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_215_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_215_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_215_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_215_p_ce;
    end else begin
        grp_fu_215_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_215_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_215_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_215_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_215_p_din0;
    end else begin
        grp_fu_215_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_215_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_215_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_215_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_215_p_din1;
    end else begin
        grp_fu_215_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_219_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_219_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_219_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_219_p_ce;
    end else begin
        grp_fu_219_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_219_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_219_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_219_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_219_p_din0;
    end else begin
        grp_fu_219_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_219_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_219_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_219_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_219_p_din1;
    end else begin
        grp_fu_219_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_223_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_223_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_223_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_223_p_ce;
    end else begin
        grp_fu_223_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_223_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_223_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_223_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_223_p_din0;
    end else begin
        grp_fu_223_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_223_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_223_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_223_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_223_p_din1;
    end else begin
        grp_fu_223_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_227_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_227_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_227_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_227_p_ce;
    end else begin
        grp_fu_227_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_227_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_227_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_227_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_227_p_din0;
    end else begin
        grp_fu_227_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_227_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_227_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_227_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_227_p_din1;
    end else begin
        grp_fu_227_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_231_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_231_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_231_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_231_p_ce;
    end else begin
        grp_fu_231_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_231_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_231_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_231_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_231_p_din0;
    end else begin
        grp_fu_231_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_231_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_231_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_231_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_231_p_din1;
    end else begin
        grp_fu_231_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_235_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_235_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_235_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_235_p_ce;
    end else begin
        grp_fu_235_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_235_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_235_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_235_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_235_p_din0;
    end else begin
        grp_fu_235_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_235_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_235_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_235_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_235_p_din1;
    end else begin
        grp_fu_235_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_239_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_239_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_239_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_239_p_ce;
    end else begin
        grp_fu_239_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_239_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_239_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_239_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_239_p_din0;
    end else begin
        grp_fu_239_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_239_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_239_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_239_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_239_p_din1;
    end else begin
        grp_fu_239_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_243_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_243_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_243_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_243_p_ce;
    end else begin
        grp_fu_243_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_243_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_243_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_243_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_243_p_din0;
    end else begin
        grp_fu_243_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_243_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_243_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_243_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_243_p_din1;
    end else begin
        grp_fu_243_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_247_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_247_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_247_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_247_p_ce;
    end else begin
        grp_fu_247_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_247_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_247_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_247_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_247_p_din0;
    end else begin
        grp_fu_247_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_247_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_247_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_247_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_247_p_din1;
    end else begin
        grp_fu_247_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_251_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_251_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_251_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_251_p_ce;
    end else begin
        grp_fu_251_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_251_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_251_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_251_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_251_p_din0;
    end else begin
        grp_fu_251_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_251_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_251_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_251_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_251_p_din1;
    end else begin
        grp_fu_251_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_255_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_255_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_255_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_255_p_ce;
    end else begin
        grp_fu_255_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_255_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_255_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_255_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_255_p_din0;
    end else begin
        grp_fu_255_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_255_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_255_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_255_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_255_p_din1;
    end else begin
        grp_fu_255_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_259_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_259_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_259_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_259_p_ce;
    end else begin
        grp_fu_259_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_259_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_259_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_259_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_259_p_din0;
    end else begin
        grp_fu_259_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_259_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_259_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_259_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_259_p_din1;
    end else begin
        grp_fu_259_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_263_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_263_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_263_ce = grp_fir_Pipeline_TDL_fu_104_grp_fu_263_p_ce;
    end else begin
        grp_fu_263_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_263_p0 = grp_fir_Pipeline_MAC_fu_142_grp_fu_263_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_263_p0 = grp_fir_Pipeline_TDL_fu_104_grp_fu_263_p_din0;
    end else begin
        grp_fu_263_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_263_p1 = grp_fir_Pipeline_MAC_fu_142_grp_fu_263_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_263_p1 = grp_fir_Pipeline_TDL_fu_104_grp_fu_263_p_din1;
    end else begin
        grp_fu_263_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_267_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_267_p_ce;
    end else begin
        grp_fu_267_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_271_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_271_p_ce;
    end else begin
        grp_fu_271_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_275_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_275_p_ce;
    end else begin
        grp_fu_275_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_279_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_279_p_ce;
    end else begin
        grp_fu_279_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_283_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_283_p_ce;
    end else begin
        grp_fu_283_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_287_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_287_p_ce;
    end else begin
        grp_fu_287_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_291_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_291_p_ce;
    end else begin
        grp_fu_291_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_295_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_295_p_ce;
    end else begin
        grp_fu_295_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_299_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_299_p_ce;
    end else begin
        grp_fu_299_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_303_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_303_p_ce;
    end else begin
        grp_fu_303_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_307_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_307_p_ce;
    end else begin
        grp_fu_307_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_311_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_311_p_ce;
    end else begin
        grp_fu_311_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_315_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_315_p_ce;
    end else begin
        grp_fu_315_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_319_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_319_p_ce;
    end else begin
        grp_fu_319_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_323_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_323_p_ce;
    end else begin
        grp_fu_323_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_327_ce = grp_fir_Pipeline_MAC_fu_142_grp_fu_327_p_ce;
    end else begin
        grp_fu_327_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        shift_reg_0_address0 = 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_0_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_0_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_0_address0;
    end else begin
        shift_reg_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        shift_reg_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_0_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_0_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_0_ce0;
    end else begin
        shift_reg_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_0_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_0_ce1;
    end else begin
        shift_reg_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        shift_reg_0_d0 = x;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_0_d0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_0_d0;
    end else begin
        shift_reg_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        shift_reg_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_0_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_0_we0;
    end else begin
        shift_reg_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_10_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_10_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_10_address0;
    end else begin
        shift_reg_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_10_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_10_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_10_ce0;
    end else begin
        shift_reg_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_10_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_10_ce1;
    end else begin
        shift_reg_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_10_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_10_we0;
    end else begin
        shift_reg_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_11_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_11_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_11_address0;
    end else begin
        shift_reg_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_11_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_11_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_11_ce0;
    end else begin
        shift_reg_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_11_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_11_ce1;
    end else begin
        shift_reg_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_11_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_11_we0;
    end else begin
        shift_reg_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_12_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_12_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_12_address0;
    end else begin
        shift_reg_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_12_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_12_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_12_ce0;
    end else begin
        shift_reg_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_12_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_12_ce1;
    end else begin
        shift_reg_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_12_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_12_we0;
    end else begin
        shift_reg_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_13_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_13_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_13_address0;
    end else begin
        shift_reg_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_13_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_13_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_13_ce0;
    end else begin
        shift_reg_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_13_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_13_ce1;
    end else begin
        shift_reg_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_13_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_13_we0;
    end else begin
        shift_reg_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_14_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_14_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_14_address0;
    end else begin
        shift_reg_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_14_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_14_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_14_ce0;
    end else begin
        shift_reg_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_14_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_14_ce1;
    end else begin
        shift_reg_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_14_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_14_we0;
    end else begin
        shift_reg_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_15_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_15_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_15_address0;
    end else begin
        shift_reg_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_15_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_15_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_15_ce0;
    end else begin
        shift_reg_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_15_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_15_ce1;
    end else begin
        shift_reg_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_15_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_15_we0;
    end else begin
        shift_reg_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_16_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_16_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_16_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_16_address0;
    end else begin
        shift_reg_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_16_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_16_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_16_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_16_ce0;
    end else begin
        shift_reg_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_16_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_16_ce1;
    end else begin
        shift_reg_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_16_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_16_we0;
    end else begin
        shift_reg_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_1_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_1_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_1_address0;
    end else begin
        shift_reg_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_1_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_1_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_1_ce0;
    end else begin
        shift_reg_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_1_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_1_ce1;
    end else begin
        shift_reg_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_1_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_1_we0;
    end else begin
        shift_reg_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_2_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_2_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_2_address0;
    end else begin
        shift_reg_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_2_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_2_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_2_ce0;
    end else begin
        shift_reg_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_2_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_2_ce1;
    end else begin
        shift_reg_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_2_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_2_we0;
    end else begin
        shift_reg_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_3_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_3_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_3_address0;
    end else begin
        shift_reg_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_3_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_3_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_3_ce0;
    end else begin
        shift_reg_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_3_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_3_ce1;
    end else begin
        shift_reg_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_3_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_3_we0;
    end else begin
        shift_reg_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_4_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_4_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_4_address0;
    end else begin
        shift_reg_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_4_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_4_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_4_ce0;
    end else begin
        shift_reg_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_4_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_4_ce1;
    end else begin
        shift_reg_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_4_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_4_we0;
    end else begin
        shift_reg_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_5_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_5_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_5_address0;
    end else begin
        shift_reg_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_5_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_5_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_5_ce0;
    end else begin
        shift_reg_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_5_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_5_ce1;
    end else begin
        shift_reg_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_5_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_5_we0;
    end else begin
        shift_reg_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_6_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_6_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_6_address0;
    end else begin
        shift_reg_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_6_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_6_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_6_ce0;
    end else begin
        shift_reg_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_6_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_6_ce1;
    end else begin
        shift_reg_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_6_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_6_we0;
    end else begin
        shift_reg_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_7_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_7_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_7_address0;
    end else begin
        shift_reg_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_7_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_7_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_7_ce0;
    end else begin
        shift_reg_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_7_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_7_ce1;
    end else begin
        shift_reg_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_7_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_7_we0;
    end else begin
        shift_reg_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_8_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_8_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_8_address0;
    end else begin
        shift_reg_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_8_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_8_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_8_ce0;
    end else begin
        shift_reg_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_8_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_8_ce1;
    end else begin
        shift_reg_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_8_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_8_we0;
    end else begin
        shift_reg_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_9_address0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_9_address0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_9_address0;
    end else begin
        shift_reg_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_9_ce0 = grp_fir_Pipeline_MAC_fu_142_shift_reg_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_9_ce0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_9_ce0;
    end else begin
        shift_reg_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_reg_9_ce1 = grp_fir_Pipeline_MAC_fu_142_shift_reg_9_ce1;
    end else begin
        shift_reg_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shift_reg_9_we0 = grp_fir_Pipeline_TDL_fu_104_shift_reg_9_we0;
    end else begin
        shift_reg_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        y_ap_vld = 1'b1;
    end else begin
        y_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_fir_Pipeline_TDL_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_fir_Pipeline_MAC_fu_142_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign grp_fir_Pipeline_MAC_fu_142_ap_start = grp_fir_Pipeline_MAC_fu_142_ap_start_reg;

assign grp_fir_Pipeline_TDL_fu_104_ap_start = grp_fir_Pipeline_TDL_fu_104_ap_start_reg;

assign y = grp_fir_Pipeline_MAC_fu_142_acc_out;

endmodule //fir
