-o "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/compile" -lc "C:/Users/ramez/Desktop/Verilog designs/AD_project/library.cfg" -fl "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/projlib.cfg" -pli "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -epr "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/compile/1201661_AD_project.epr" -O2 -sve -msg 5 -sv2k12 -work 1201661_AD_project "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/src/tff.v" "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/src/counter.v" "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/src/full_design.v" 