#@ # 
#@ # Running pt_shell Version D-2010.06-SP1 for amd64 -- Jul 15, 2010
#@ # Date:   %sMon Sep 10 13:02:34 2012
#@ # Run by: cs250-af@bcom16.EECS.Berkeley.EDU
#@ 

source /home/ff/cs250/fa10/tools/synopsys/pt/D-2010.06-SP1/admin/setup/.synopsys_pt.setup
#@ #
#@ # .synopsys_pt.setup: Initialization File for PrimeTime
#@ #
#@ 
#@ 
#@ #
#@ # Enable stack trace output on fatal.  Not available for all architectures.
#@ #
#@ if { $sh_arch == "sparcOS5" || $sh_arch == "hpux10" ||      $sh_arch == "hp32" || $sh_arch == "linux" } {
#@   set_unix_variable SYNOPSYS_TRACE ""
#@ }
#@ 
#@ #
#@ # Variable settings
#@ #
#@ 
#@ #
#@ # Synopsys strongly recommends that you use new variable message
#@ # tracing for debugging purposes only.
#@ #
#@ set sh_new_variable_message true
#@ 
#@ #
#@ # Synopsys strongly recommends that you uncomment the following command
#@ # in order to set sh_command_abbrev_mode to the value "Command-Line-Only".
#@ # Command abbreviation is intended as an interactive convenience.  Using
#@ # abbreviations in scripts can cause commands to fail in subsequent releases.
#@ # 
#@ #set sh_command_abbrev_mode "Command-Line-Only"
#@ 
#@ #
#@ # Some useful aliases
#@ #
#@ alias list_commands		help
#@ alias report_constraints	report_constraint
#@ alias report_clocks		report_clock
#@ 
#@ #
#@ # The alias for get_clock was added when get_clock_network_objects
#@ # was introduced, as it conflicts with get_clocks (and get_clock is a
#@ # typical abbreviation for get_clocks)
#@ #
#@ alias get_clock get_clocks
#@ 
#@ 
#@ #
#@ #
#@ # The alias of q to quit is commented out.  Remove the comment 
#@ # character if you want this alias.  Some users find that having 
#@ # this particular alias causes problems when mixed with page-mode
#@ # for reports - an accidental repeated 'q' not only cancels the
#@ # output but exits the tool.
#@ #
#@ #alias q quit
#@ 
#@ # -- End source /home/ff/cs250/fa10/tools/synopsys/pt/D-2010.06-SP1/admin/setup/.synopsys_pt.setup

source -echo -verbose pt.time.tcl
#@ #################################################################################
#@ # PrimeTime Reference Methodology Script
#@ # Script: pt.tcl
#@ # Version: D-2010.06 (July 6, 2010)
#@ # Copyright (C) 2008-2010 Synopsys All rights reserved.
#@ ################################################################################
#@ 
#@ ##################################################################
#@ #    Source common and pt_setup.tcl File                         #
#@ ##################################################################
#@ 
#@ source make_generated_vars.tcl
#@ set DESIGN_NAME                 "gcdGCDUnit_rtl";
#@ set ADDITIONAL_SEARCH_PATH      "/home/ff/cs250/stdcells/synopsys-90nm/default/db ../../icc-par/current-icc/results";
#@ set TARGET_LIBRARY_FILES        "cells.db cells_cg.db";
#@ set REPORTS_DIR                 "reports";
#@ set NETLIST_FILES               "gcdGCDUnit_rtl.output.v";
#@ set CONSTRAINTS_FILES           "../../icc-par/current-icc/results/gcdGCDUnit_rtl.output.sdc";
#@ 
#@ set STRIP_PATH                  "gcdTestHarness_rtl/gcd";
#@ set PT_METHOD                   "time";
#@ 
#@ set PARASITIC_PATHS             "gcdGCDUnit_rtl";
#@ set PARASITIC_FILES             "../../icc-par/current-icc/results/gcdGCDUnit_rtl.output.sbpf.max";
#@ set PT_PARASITIC                "max";
#@ 
#@ set ACTIVITY_FILE "../../vcs-sim-gl-par/vcdplus.vcd";
#@ 
#@ set PT_EXEC "vcdplus";
#@ 
#@ # -- End source make_generated_vars.tcl

#@ source common_setup.tcl
#@ ##########################################################################################
#@ # Variables common to all RM scripts
#@ # Script: common_setup.tcl
#@ # Version: D-2010.06 (July 6, 2010)
#@ # Copyright (C) 2007-2010 Synopsys All rights reserved.
#@ ##########################################################################################
#@ 
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set DESIGN_NAME                   ""  ;#  The name of the top-level design
#@ 
#@ set DESIGN_REF_DATA_PATH          ""  ;#  Absolute path prefix variable for library/design data.
#@ #  Use this variable to prefix the common absolute path to
#@ #  the common variables defined below.
#@ #  Absolute paths are mandatory for hierarchical RM flow.
#@ 
#@ ##########################################################################################
#@ # Hierarchical Flow Design Variables
#@ ##########################################################################################
#@ 
#@ set HIERARCHICAL_DESIGNS           "" ;# List of hierarchical block design names "DesignA DesignB" ...
#@ set HIERARCHICAL_CELLS             "" ;# List of hierarchical block cell instance names "u_DesignA u_DesignB" ...
#@ 
#@ ##########################################################################################
#@ # Library Setup Variables
#@ ##########################################################################################
#@ 
#@ # For the following variables, use a blank space to separate multiple entries
#@ # Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
#@ 
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set ADDITIONAL_SEARCH_PATH        ""  ;#  Additional search path to be added to the default search path
#@ 
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set TARGET_LIBRARY_FILES          ""  ;#  Target technology logical libraries
#@ set ADDITIONAL_LINK_LIB_FILES     ""  ;#  Extra link logical libraries not included in TARGET_LIBRARY_FILES
#@ 
#@ set MIN_LIBRARY_FILES             ""  ;#  List of max min library pairs "max1 min1 max2 min2 max3 min3"...
#@ 
#@ set MW_REFERENCE_LIB_DIRS         ""  ;#  Milkyway reference libraries (include IC Compiler ILMs here)
#@ 
#@ set MW_REFERENCE_CONTROL_FILE     ""  ;#  Reference Control file to define the MW ref libs
#@ 
#@ set TECH_FILE                     ""  ;#  Milkyway technology file
#@ set MAP_FILE                      ""  ;#  Mapping file for TLUplus
#@ set TLUPLUS_MAX_FILE              ""  ;#  Max TLUplus file
#@ set TLUPLUS_MIN_FILE              ""  ;#  Min TLUplus file
#@ 
#@ 
#@ set MW_POWER_NET                "VDD" ;#
#@ set MW_POWER_PORT               "VDD" ;#
#@ set MW_GROUND_NET               "VSS" ;#
#@ set MW_GROUND_PORT              "VSS" ;#
#@ 
#@ set MIN_ROUTING_LAYER            ""   ;# Min routing layer
#@ set MAX_ROUTING_LAYER            ""   ;# Max routing layer
#@ 
#@ set LIBRARY_DONT_USE_FILE        ""   ;# Tcl file with library modifications for dont_use
#@ 
#@ ##########################################################################################
#@ # Multi-Voltage Common Variables
#@ #
#@ # Define the following MV common variables for the RM scripts for multi-voltage flows.
#@ # Use as few or as many of the following definitions as needed by your design.
#@ ##########################################################################################
#@ 
#@ set PD1                          ""           ;# Name of power domain/voltage area  1
#@ set PD1_CELLS                    ""           ;# Instances to include in power domain/voltage area 1
#@ set VA1_COORDINATES              {}           ;# Coordinates for voltage area 1
#@ set MW_POWER_NET1                "VDD1"       ;# Power net for voltage area 1
#@ set MW_POWER_PORT1               "VDD"        ;# Power port for voltage area 1
#@ 
#@ set PD2                          ""           ;# Name of power domain/voltage area  2
#@ set PD2_CELLS                    ""           ;# Instances to include in power domain/voltage area 2
#@ set VA2_COORDINATES              {}           ;# Coordinates for voltage area 2
#@ set MW_POWER_NET2                "VDD2"       ;# Power net for voltage area 2
#@ set MW_POWER_PORT2               "VDD"        ;# Power port for voltage area 2
#@ 
#@ set PD3                          ""           ;# Name of power domain/voltage area  3
#@ set PD3_CELLS                    ""           ;# Instances to include in power domain/voltage area 3
#@ set VA3_COORDINATES              {}           ;# Coordinates for voltage area 3
#@ set MW_POWER_NET3                "VDD3"       ;# Power net for voltage area 3
#@ set MW_POWER_PORT3               "VDD"        ;# Power port for voltage area 3
#@ 
#@ set PD4                          ""           ;# Name of power domain/voltage area  4
#@ set PD4_CELLS                    ""           ;# Instances to include in power domain/voltage area 4
#@ set VA4_COORDINATES              {}           ;# Coordinates for voltage area 4
#@ set MW_POWER_NET4                "VDD4"       ;# Power net for voltage area 4
#@ set MW_POWER_PORT4               "VDD"        ;# Power port for voltage area 4
#@ # -- End source common_setup.tcl

#@ source pt_setup.tcl
#@ 
#@ 
#@ ### pt_setup.tcl file              ###
#@ 
#@ 
#@ 
#@ 
#@ ### Start of PrimeTime Runtime Variables ###
#@ 
#@ ##########################################################################################
#@ # PrimeTime Variables PrimeTime RM script
#@ # Script: pt_setup.tcl
#@ # Version: D-2010.06 (July 6, 2010)
#@ # Copyright (C) 2008-2010 Synopsys All rights reserved.
#@ ##########################################################################################
#@ 
#@ 
#@ ######################################
#@ # Report and Results directories
#@ ######################################
#@ 
#@ 
#@ # reports directory
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set REPORTS_DIR "reports"
#@ file mkdir $REPORTS_DIR
#@ 
#@ 
#@ 
#@ ######################################
#@ # Library & Design Setup
#@ ######################################
#@ 
#@ 
#@ ### Mode : Generic
#@ 
#@ set search_path ". $ADDITIONAL_SEARCH_PATH $search_path"
#@ set target_library $TARGET_LIBRARY_FILES
#@ set link_path "* $target_library $ADDITIONAL_LINK_LIB_FILES"
#@ 
#@ 
#@ # Provide list of  Verilog netlist file. It can be compressed ---example "A.v B.v C.v"
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set NETLIST_FILES               ""
#@ 
#@ # DESIGN_NAME will be checked for existence from common_setup.tcl
#@ if {[string length $DESIGN_NAME] > 0} {
#@ } else {
#@ set DESIGN_NAME                   ""  ;#  The name of the top-level design
#@ }
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ #######################################
#@ # Non-DMSA Power Analysis Setup Section
#@ #######################################
#@ 
#@ # switching activity (VCD/SAIF) file
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set ACTIVITY_FILE ""
#@ 
#@ # strip_path setting for the activity file
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set STRIP_PATH ""
#@ 
#@ ## name map file
#@ set NAME_MAP_FILE ""
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ ######################################
#@ # Back Annotation File Section
#@ ######################################
#@ 
#@ #PARASITIC Files --- example "top.sbpf A.sbpf"
#@ #The path (instance name) and name of the parasitic file --- example "top.spef A.spef"
#@ #Each PARASITIC_PATH entry corresponds to the related PARASITIC_FILE for the specific block"
#@ #For a single toplevel PARASITIC file please use the toplevel design name in PARASITIC_PATHS variable."
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set PARASITIC_PATHS	 ""
#@ #set PARASITIC_FILES	 ""
#@ 
#@ 
#@ 
#@ ######################################
#@ # Constraint Section Setup
#@ ######################################
#@ # Provide one or a list of constraint files.  for example "top.sdc" or "clock.sdc io.sdc te.sdc"
#@ #YUNSUP: this is set by make_generated_vars.tcl
#@ #set CONSTRAINT_FILES	 ""
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ 
#@ ######################################
#@ # End
#@ ######################################
#@ 
#@ 
#@ 
#@ ### End of PrimeTime Runtime Variables ###
#@ # -- End source pt_setup.tcl

#@ 
#@ set REPORTS_SUFFIX $PT_METHOD.$PT_PARASITIC
#@ 
#@ 
#@ ##################################################################
#@ #    Search Path, Library and Operating Condition Section        #
#@ ##################################################################
#@ 
#@ # Under normal circumstances, when executing a script with source, Tcl
#@ # errors (syntax and semantic) cause the execution of the script to terminate.
#@ # Uncomment the following line to set sh_continue_on_error to true to allow
#@ # processing to continue when errors occur.
#@ #set sh_continue_on_error true
#@ 
#@ set power_enable_analysis true
#@ set power_analysis_mode time_based
#@ 
#@ set report_default_significant_digits 4 ;
#@ set sh_source_uses_search_path true ;
#@ set search_path ". $search_path" ;
#@ 
#@ 
#@ ##################################################################
#@ #    Netlist Reading Section                                     #
#@ ##################################################################
#@ 
#@ set link_path "* $link_path"
#@ 
#@ read_verilog $NETLIST_FILES
#@ current_design $DESIGN_NAME
#@ link
#@ 
#@ 
#@ ##################################################################
#@ #    Power Switching Activity Annotation Section                 #
#@ ##################################################################
#@ read_vcd $ACTIVITY_FILE -strip_path $STRIP_PATH
#@ report_switching_activity -list_not_annotated > $REPORTS_DIR/$PT_EXEC.switching.$REPORTS_SUFFIX.report
#@ 
#@ 
#@ ##################################################################
#@ #    Back Annotation Section                                     #
#@ ##################################################################
#@ 
#@ if {[info exists PARASITIC_PATHS] && [info exists PARASITIC_FILES]} {
#@   foreach para_path $PARASITIC_PATHS para_file $PARASITIC_FILES {
#@     if {[string compare $para_path $DESIGN_NAME] == 0} {
#@       read_parasitics -increment -format sbpf $para_file
#@     } else {
#@       read_parasitics -path $para_path -increment -format sbpf $para_file
#@     }
#@   }
#@   report_annotated_parasitics -check > $REPORTS_DIR/$PT_EXEC.rap.$REPORTS_SUFFIX.report
#@ }
#@ 
#@ 
#@ ##################################################################
#@ #    Reading Constraints Section                                 #
#@ ##################################################################
#@ 
#@ if {[info exists CONSTRAINT_FILES]} {
#@   foreach constraint_file $CONSTRAINT_FILES {
#@     if {[file extension $constraint_file] eq ".sdc"} {
#@       read_sdc -echo $constraint_file
#@     } else {
#@       source -echo $constraint_file
#@     }
#@   }
#@ }
#@ 
#@ ##################################################################
#@ #    Clock Tree Synthesis Section                                #
#@ ##################################################################
#@ 
#@ #set_propagated_clock [all_clocks]
#@ 
#@ 
#@ ##################################################################
#@ #    Update_timing and check_timing Section                      #
#@ ##################################################################
#@ 
#@ update_timing -full
#@ 
#@ # Ensure design is properly constrained
#@ check_timing -verbose > $REPORTS_DIR/$PT_EXEC.ct.$REPORTS_SUFFIX.report
#@ 
#@ 
#@ ##################################################################
#@ #    Report_timing Section                                       #
#@ ##################################################################
#@ 
#@ report_timing -slack_lesser_than 0.0 -delay min_max -nosplit -input -net -sign 4 > $REPORTS_DIR/$PT_EXEC.timing.$REPORTS_SUFFIX.report
#@ report_clock -skew -attribute > $REPORTS_DIR/$PT_EXEC.clock.$REPORTS_SUFFIX.report
#@ report_analysis_coverage > $REPORTS_DIR/$PT_EXEC.converage.$REPORTS_SUFFIX.report
#@ 
#@ 
#@ ##################################################################
#@ #    Power Analysis Section                                      #
#@ ##################################################################
#@ 
#@ ## run power analysis
#@ check_power > $REPORTS_DIR/$PT_EXEC.checkpower.$REPORTS_SUFFIX.report
#@ update_power
#@ 
#@ ## report_power
#@ report_power -nosplit -verbose -hierarchy > $REPORTS_DIR/$PT_EXEC.power.$REPORTS_SUFFIX.report
#@ 
#@ 
#@ exit
