<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AWAKE_BPM_Rev1_0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="axi4_0_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi4_0_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="axi4lite_0_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi4lite_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi_bram_ctrl_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi_timer_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clock_generator_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="debug_module_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dip_switches_8bits_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="ethernet_lite_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ethernet_lite_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ethernet_lite_wrapper_blk_mem_gen_v6_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ethernet_lite_wrapper_fifo_generator_v8_3.ngc"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ipcore_dir/clk_switch.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/ila2.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/ila3.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/ila_trig8_readme.txt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="leds_8bits_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="linear_flash_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="mb_system.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mb_system.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITINIT_OPT" xil_pn:name="mb_system/__xps/bitinit.opt" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPS_SIM" xil_pn:name="mb_system/__xps/ise/mb_system.xpssim" xil_pn:origination="imported" xil_pn:subbranch="Par">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_SYN" xil_pn:name="mb_system/__xps/ise/mb_system.xpssyn" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UPB" xil_pn:name="mb_system/__xps/ise/mb_system.xpsupb" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PLATGEN_OPT" xil_pn:name="mb_system/__xps/platgen.opt" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UCF" xil_pn:name="mb_system/data/mb_system.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_MHS" xil_pn:name="mb_system/mb_system.mhs" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mbx2_system_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mbx2_system_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mbx2_system_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mbx2_system_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mbx2_system_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mbx2_system_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mbx2_system_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mbx2_system_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mbx2_system_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mbx2_system_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mbx2_system_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mbx2_system_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mbx2_system_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mbx2_system_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mbx2_system_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mbx2_system_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mbx2_system_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mbx2_system_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mbx2_system_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mbx2_system_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mbx2_system_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mbx2_system_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mbx2_system_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mbx2_system_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mbx2_system_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mbx2_system_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mbx2_system_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mbx2_system_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mbx2_system_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_PSR" xil_pn:name="mbx2_system_top_map.psr"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mbx2_system_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mbx2_system_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mbx2_system_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mbx2_system_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mbx2_system_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mbx2_system_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mbx2_system_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mbx2_system_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mbx2_system_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="mcb_ddr3_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mcb_ddr3_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_bram_block_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_d_bram_ctrl_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_0_dlmb_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_dlmb_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_i_bram_ctrl_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_0_ilmb_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_ilmb_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_intc_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_0_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="proc_sys_reset_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="push_buttons_3bits_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs232_usb_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs232_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1489785510" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1489785509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489785510" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4723198347534502308" xil_pn:start_ts="1489785510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490381830" xil_pn:in_ck="-7832729589586129111" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7627235331419738167" xil_pn:start_ts="1490381823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ADD.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ADD.v"/>
      <outfile xil_pn:name="ipcore_dir/DIV.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DIV.v"/>
      <outfile xil_pn:name="ipcore_dir/DIVD.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DIVD.v"/>
      <outfile xil_pn:name="ipcore_dir/DIV_INT.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_data.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_data.v"/>
      <outfile xil_pn:name="ipcore_dir/MUL.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MUL.v"/>
      <outfile xil_pn:name="ipcore_dir/MUL_INT.ngc"/>
      <outfile xil_pn:name="ipcore_dir/SUB_ADD.ngc"/>
      <outfile xil_pn:name="ipcore_dir/SUB_ADD.v"/>
      <outfile xil_pn:name="ipcore_dir/Sub.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Sub.v"/>
      <outfile xil_pn:name="ipcore_dir/ccd_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ccd_fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/clk_switch.v"/>
      <outfile xil_pn:name="ipcore_dir/clk_switch/example_design/clk_switch_exdes.v"/>
      <outfile xil_pn:name="ipcore_dir/fifobuf.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifobuf.v"/>
      <outfile xil_pn:name="ipcore_dir/fix2float.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fix2float.v"/>
      <outfile xil_pn:name="ipcore_dir/fixN2float.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fixN2float.v"/>
      <outfile xil_pn:name="ipcore_dir/fix_float.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fix_float.v"/>
      <outfile xil_pn:name="ipcore_dir/float_div.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_div.v"/>
      <outfile xil_pn:name="ipcore_dir/float_fix.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_fix.v"/>
      <outfile xil_pn:name="ipcore_dir/float_sqrt.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_sqrt.v"/>
      <outfile xil_pn:name="ipcore_dir/float_square.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_square.v"/>
      <outfile xil_pn:name="ipcore_dir/float_sum.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_sum.v"/>
      <outfile xil_pn:name="ipcore_dir/icon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/icon.v"/>
      <outfile xil_pn:name="ipcore_dir/ila_trig8.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ila_trig8.v"/>
    </transform>
    <transform xil_pn:end_ts="1489785522" xil_pn:in_ck="-2796113954986672909" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1489785521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489785522" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1457041480406543002" xil_pn:start_ts="1489785522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489785522" xil_pn:in_ck="-2796113954986672909" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-563469029221826088" xil_pn:start_ts="1489785522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489785548" xil_pn:in_ck="-8910065483196225573" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-690952981739112319" xil_pn:start_ts="1489785522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="axi4_0_wrapper.ncf"/>
      <outfile xil_pn:name="axi4_0_wrapper.ngc"/>
      <outfile xil_pn:name="axi4lite_0_wrapper.ncf"/>
      <outfile xil_pn:name="axi4lite_0_wrapper.ngc"/>
      <outfile xil_pn:name="axi_bram_ctrl_0_wrapper.ngc"/>
      <outfile xil_pn:name="axi_timer_0_wrapper.ngc"/>
      <outfile xil_pn:name="clock_generator_0_wrapper.ngc"/>
      <outfile xil_pn:name="debug_module_wrapper.ngc"/>
      <outfile xil_pn:name="dip_switches_8bits_wrapper.ngc"/>
      <outfile xil_pn:name="ethernet_lite_wrapper.ncf"/>
      <outfile xil_pn:name="ethernet_lite_wrapper.ngc"/>
      <outfile xil_pn:name="ethernet_lite_wrapper_blk_mem_gen_v6_2.ngc"/>
      <outfile xil_pn:name="ethernet_lite_wrapper_fifo_generator_v8_3.ngc"/>
      <outfile xil_pn:name="leds_8bits_wrapper.ngc"/>
      <outfile xil_pn:name="linear_flash_wrapper.ngc"/>
      <outfile xil_pn:name="mb_system.ngc"/>
      <outfile xil_pn:name="mcb_ddr3_wrapper.ncf"/>
      <outfile xil_pn:name="mcb_ddr3_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_0_bram_block_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_0_d_bram_ctrl_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_0_dlmb_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_0_dlmb_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_0_i_bram_ctrl_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_0_ilmb_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_0_ilmb_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_0_intc_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_0_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_0_wrapper.ngc"/>
      <outfile xil_pn:name="proc_sys_reset_0_wrapper.ngc"/>
      <outfile xil_pn:name="push_buttons_3bits_wrapper.ngc"/>
      <outfile xil_pn:name="rs232_usb_wrapper.ngc"/>
      <outfile xil_pn:name="rs232_wrapper.ngc"/>
    </transform>
    <transform xil_pn:end_ts="1491522163" xil_pn:in_ck="4925942319810231171" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3593946589023857431" xil_pn:start_ts="1491522085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mbx2_system_top.lso"/>
      <outfile xil_pn:name="mbx2_system_top.ngc"/>
      <outfile xil_pn:name="mbx2_system_top.prj"/>
      <outfile xil_pn:name="mbx2_system_top.stx"/>
      <outfile xil_pn:name="mbx2_system_top.syr"/>
      <outfile xil_pn:name="mbx2_system_top.xst"/>
      <outfile xil_pn:name="mbx2_system_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1490723162" xil_pn:in_ck="-5358184435147855651" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3298217587453911313" xil_pn:start_ts="1490723162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491523231" xil_pn:in_ck="-7953203293554314021" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4399933717610362360" xil_pn:start_ts="1491523177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mb_system.ncf"/>
      <outfile xil_pn:name="mbx2_system_top.bld"/>
      <outfile xil_pn:name="mbx2_system_top.ngd"/>
      <outfile xil_pn:name="mbx2_system_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1491524791" xil_pn:in_ck="-2026995709934776589" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4559355573585779069" xil_pn:start_ts="1491523231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="mbx2_system_top.pcf"/>
      <outfile xil_pn:name="mbx2_system_top_map.map"/>
      <outfile xil_pn:name="mbx2_system_top_map.mrp"/>
      <outfile xil_pn:name="mbx2_system_top_map.ncd"/>
      <outfile xil_pn:name="mbx2_system_top_map.ngm"/>
      <outfile xil_pn:name="mbx2_system_top_map.psr"/>
      <outfile xil_pn:name="mbx2_system_top_map.xrpt"/>
      <outfile xil_pn:name="mbx2_system_top_summary.xml"/>
      <outfile xil_pn:name="mbx2_system_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1491525019" xil_pn:in_ck="-6218842160594034804" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="2278411590637009158" xil_pn:start_ts="1491524791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="mbx2_system_top.ncd"/>
      <outfile xil_pn:name="mbx2_system_top.pad"/>
      <outfile xil_pn:name="mbx2_system_top.par"/>
      <outfile xil_pn:name="mbx2_system_top.ptwx"/>
      <outfile xil_pn:name="mbx2_system_top.unroutes"/>
      <outfile xil_pn:name="mbx2_system_top.xpi"/>
      <outfile xil_pn:name="mbx2_system_top_pad.csv"/>
      <outfile xil_pn:name="mbx2_system_top_pad.txt"/>
      <outfile xil_pn:name="mbx2_system_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1491525095" xil_pn:in_ck="-8482709691514652718" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="8144905581504103502" xil_pn:start_ts="1491525025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mbx2_system_top.bgn"/>
      <outfile xil_pn:name="mbx2_system_top.bit"/>
      <outfile xil_pn:name="mbx2_system_top.drc"/>
      <outfile xil_pn:name="mbx2_system_top.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1491525141" xil_pn:in_ck="7471504244741421031" xil_pn:name="TRAN_exportToSDK" xil_pn:prop_ck="124571339" xil_pn:start_ts="1491525130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477426394" xil_pn:in_ck="-8482709691514665572" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1477426392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1490385670" xil_pn:in_ck="-8482709691514665572" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="4399933717610362360" xil_pn:start_ts="1490385670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1491525019" xil_pn:in_ck="-2026995709934776721" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1491524982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="mbx2_system_top.twr"/>
      <outfile xil_pn:name="mbx2_system_top.twx"/>
    </transform>
    <transform xil_pn:name="TRAN_exportToSDKnobit">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
