Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jul  9 13:02:44 2021
| Host         : moe running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file vga_maze_top_timing_summary_routed.rpt -pb vga_maze_top_timing_summary_routed.pb -rpx vga_maze_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_maze_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.674        0.000                      0                   69        0.173        0.000                      0                   69        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.674        0.000                      0                   69        0.173        0.000                      0                   69       19.500        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.674ns  (required time - arrival time)
  Source:                 vs/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs/vcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.097ns (27.935%)  route 2.830ns (72.065%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.879    -0.733    vs/CLK
    SLICE_X107Y49        FDCE                                         r  vs/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDCE (Prop_fdce_C_Q)         0.419    -0.314 r  vs/vcnt_reg[3]/Q
                         net (fo=12, routed)          1.557     1.243    vs/out[3]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.327     1.570 r  vs/vcnt[9]_i_4/O
                         net (fo=4, routed)           0.891     2.461    vs/vcnt[9]_i_4_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I4_O)        0.351     2.812 r  vs/vcnt[8]_i_1/O
                         net (fo=1, routed)           0.382     3.194    vs/p_0_in__0[8]
    SLICE_X107Y46        FDCE                                         r  vs/vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.697    38.624    vs/CLK
    SLICE_X107Y46        FDCE                                         r  vs/vcnt_reg[8]/C
                         clock pessimism              0.618    39.241    
                         clock uncertainty           -0.098    39.144    
    SLICE_X107Y46        FDCE (Setup_fdce_C_D)       -0.275    38.869    vs/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.869    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 35.674    

Slack (MET) :             35.924ns  (required time - arrival time)
  Source:                 vs/hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/maze/dout_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.431ns (45.618%)  route 1.706ns (54.382%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.879    -0.733    vs/CLK
    SLICE_X108Y48        FDCE                                         r  vs/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  vs/hcnt_reg[4]/Q
                         net (fo=6, routed)           1.010     0.795    vs/O4[4]
    SLICE_X106Y46        LUT2 (Prop_lut2_I0_O)        0.124     0.919 r  vs/dout_reg_i_4/O
                         net (fo=1, routed)           0.000     0.919    vs/dout_reg_i_4_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.469 r  vs/dout_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.469    vs/dout_reg_i_3_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.708 r  vs/dout_reg_i_2/O[2]
                         net (fo=1, routed)           0.696     2.404    vf/maze/ADDRARDADDR[10]
    RAMB36_X5Y9          RAMB36E1                                     r  vf/maze/dout_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.667    38.593    vf/maze/CLK
    RAMB36_X5Y9          RAMB36E1                                     r  vf/maze/dout_reg/CLKARDCLK
                         clock pessimism              0.577    39.170    
                         clock uncertainty           -0.098    39.072    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    38.328    vf/maze/dout_reg
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 35.924    

Slack (MET) :             35.954ns  (required time - arrival time)
  Source:                 vs/hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/maze/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 1.414ns (45.462%)  route 1.696ns (54.538%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.879    -0.733    vs/CLK
    SLICE_X108Y48        FDCE                                         r  vs/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  vs/hcnt_reg[4]/Q
                         net (fo=6, routed)           1.010     0.795    vs/O4[4]
    SLICE_X106Y46        LUT2 (Prop_lut2_I0_O)        0.124     0.919 r  vs/dout_reg_i_4/O
                         net (fo=1, routed)           0.000     0.919    vs/dout_reg_i_4_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.469 r  vs/dout_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.469    vs/dout_reg_i_3_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.691 r  vs/dout_reg_i_2/O[0]
                         net (fo=1, routed)           0.687     2.378    vf/maze/ADDRARDADDR[8]
    RAMB36_X5Y9          RAMB36E1                                     r  vf/maze/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.667    38.593    vf/maze/CLK
    RAMB36_X5Y9          RAMB36E1                                     r  vf/maze/dout_reg/CLKARDCLK
                         clock pessimism              0.577    39.170    
                         clock uncertainty           -0.098    39.072    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    38.331    vf/maze/dout_reg
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 35.954    

Slack (MET) :             35.964ns  (required time - arrival time)
  Source:                 vs/hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/maze/dout_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.526ns (49.285%)  route 1.570ns (50.715%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.879    -0.733    vs/CLK
    SLICE_X108Y48        FDCE                                         r  vs/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  vs/hcnt_reg[4]/Q
                         net (fo=6, routed)           1.010     0.795    vs/O4[4]
    SLICE_X106Y46        LUT2 (Prop_lut2_I0_O)        0.124     0.919 r  vs/dout_reg_i_4/O
                         net (fo=1, routed)           0.000     0.919    vs/dout_reg_i_4_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.469 r  vs/dout_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.469    vs/dout_reg_i_3_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.803 r  vs/dout_reg_i_2/O[1]
                         net (fo=1, routed)           0.561     2.364    vf/maze/ADDRARDADDR[9]
    RAMB36_X5Y9          RAMB36E1                                     r  vf/maze/dout_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.667    38.593    vf/maze/CLK
    RAMB36_X5Y9          RAMB36E1                                     r  vf/maze/dout_reg/CLKARDCLK
                         clock pessimism              0.577    39.170    
                         clock uncertainty           -0.098    39.072    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    38.327    vf/maze/dout_reg
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 35.964    

Slack (MET) :             35.987ns  (required time - arrival time)
  Source:                 vs/vcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/exit/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.096ns (27.940%)  route 2.827ns (72.060%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.879    -0.733    vs/CLK
    SLICE_X107Y49        FDCE                                         r  vs/vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.277 f  vs/vcnt_reg[1]/Q
                         net (fo=17, routed)          1.750     1.474    vs/out[1]
    SLICE_X105Y49        LUT5 (Prop_lut5_I0_O)        0.124     1.598 r  vs/dout[11]_i_7/O
                         net (fo=1, routed)           0.000     1.598    vs/dout[11]_i_7_n_0
    SLICE_X105Y49        MUXF7 (Prop_muxf7_I1_O)      0.217     1.815 r  vs/dout_reg[11]_i_3/O
                         net (fo=1, routed)           1.076     2.891    vf/exit/dout_reg[11]_1
    SLICE_X106Y49        LUT5 (Prop_lut5_I2_O)        0.299     3.190 r  vf/exit/dout[11]_i_1/O
                         net (fo=1, routed)           0.000     3.190    vf/exit/dout[11]_i_1_n_0
    SLICE_X106Y49        FDRE                                         r  vf/exit/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.698    38.625    vf/exit/CLK
    SLICE_X106Y49        FDRE                                         r  vf/exit/dout_reg[11]/C
                         clock pessimism              0.621    39.245    
                         clock uncertainty           -0.098    39.148    
    SLICE_X106Y49        FDRE (Setup_fdre_C_D)        0.029    39.177    vf/exit/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.177    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 35.987    

Slack (MET) :             36.082ns  (required time - arrival time)
  Source:                 vs/hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/maze/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 1.282ns (43.099%)  route 1.693ns (56.901%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.879    -0.733    vs/CLK
    SLICE_X108Y48        FDCE                                         r  vs/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  vs/hcnt_reg[4]/Q
                         net (fo=6, routed)           1.010     0.795    vs/O4[4]
    SLICE_X106Y46        LUT2 (Prop_lut2_I0_O)        0.124     0.919 r  vs/dout_reg_i_4/O
                         net (fo=1, routed)           0.000     0.919    vs/dout_reg_i_4_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.559 r  vs/dout_reg_i_3/O[3]
                         net (fo=1, routed)           0.683     2.242    vf/maze/ADDRARDADDR[7]
    RAMB36_X5Y9          RAMB36E1                                     r  vf/maze/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.667    38.593    vf/maze/CLK
    RAMB36_X5Y9          RAMB36E1                                     r  vf/maze/dout_reg/CLKARDCLK
                         clock pessimism              0.577    39.170    
                         clock uncertainty           -0.098    39.072    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    38.324    vf/maze/dout_reg
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 36.082    

Slack (MET) :             36.084ns  (required time - arrival time)
  Source:                 vs/hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/maze/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 1.222ns (41.048%)  route 1.755ns (58.952%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.879    -0.733    vs/CLK
    SLICE_X108Y48        FDCE                                         r  vs/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  vs/hcnt_reg[4]/Q
                         net (fo=6, routed)           1.010     0.795    vs/O4[4]
    SLICE_X106Y46        LUT2 (Prop_lut2_I0_O)        0.124     0.919 r  vs/dout_reg_i_4/O
                         net (fo=1, routed)           0.000     0.919    vs/dout_reg_i_4_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.499 r  vs/dout_reg_i_3/O[2]
                         net (fo=1, routed)           0.745     2.244    vf/maze/ADDRARDADDR[6]
    RAMB36_X5Y9          RAMB36E1                                     r  vf/maze/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.667    38.593    vf/maze/CLK
    RAMB36_X5Y9          RAMB36E1                                     r  vf/maze/dout_reg/CLKARDCLK
                         clock pessimism              0.577    39.170    
                         clock uncertainty           -0.098    39.072    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    38.328    vf/maze/dout_reg
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                 36.084    

Slack (MET) :             36.250ns  (required time - arrival time)
  Source:                 vs/hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs/vcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.994ns (26.848%)  route 2.708ns (73.152%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.879    -0.733    vs/CLK
    SLICE_X109Y48        FDCE                                         r  vs/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDCE (Prop_fdce_C_Q)         0.419    -0.314 f  vs/hcnt_reg[1]/Q
                         net (fo=15, routed)          1.086     0.773    vs/O4[1]
    SLICE_X108Y48        LUT5 (Prop_lut5_I2_O)        0.299     1.072 r  vs/hcnt[9]_i_2/O
                         net (fo=8, routed)           0.610     1.682    vs/hcnt[9]_i_2_n_0
    SLICE_X107Y47        LUT6 (Prop_lut6_I4_O)        0.124     1.806 r  vs/vcnt[9]_i_3/O
                         net (fo=2, routed)           1.012     2.818    vs/vcnt[9]_i_3_n_0
    SLICE_X107Y49        LUT5 (Prop_lut5_I0_O)        0.152     2.970 r  vs/vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.970    vs/p_0_in__0[3]
    SLICE_X107Y49        FDCE                                         r  vs/vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.698    38.625    vs/CLK
    SLICE_X107Y49        FDCE                                         r  vs/vcnt_reg[3]/C
                         clock pessimism              0.618    39.242    
                         clock uncertainty           -0.098    39.145    
    SLICE_X107Y49        FDCE (Setup_fdce_C_D)        0.075    39.220    vs/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         39.220    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                 36.250    

Slack (MET) :             36.271ns  (required time - arrival time)
  Source:                 vs/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs/vcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.072ns (29.488%)  route 2.563ns (70.512%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.879    -0.733    vs/CLK
    SLICE_X107Y49        FDCE                                         r  vs/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDCE (Prop_fdce_C_Q)         0.419    -0.314 r  vs/vcnt_reg[3]/Q
                         net (fo=12, routed)          1.557     1.243    vs/out[3]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.327     1.570 r  vs/vcnt[9]_i_4/O
                         net (fo=4, routed)           1.006     2.577    vs/vcnt[9]_i_4_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I3_O)        0.326     2.903 r  vs/vcnt[9]_i_2/O
                         net (fo=1, routed)           0.000     2.903    vs/p_0_in__0[9]
    SLICE_X107Y48        FDCE                                         r  vs/vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.698    38.625    vs/CLK
    SLICE_X107Y48        FDCE                                         r  vs/vcnt_reg[9]/C
                         clock pessimism              0.618    39.242    
                         clock uncertainty           -0.098    39.145    
    SLICE_X107Y48        FDCE (Setup_fdce_C_D)        0.029    39.174    vs/vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         39.174    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                 36.271    

Slack (MET) :             36.402ns  (required time - arrival time)
  Source:                 vs/hcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/exit/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 1.123ns (33.635%)  route 2.216ns (66.365%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.879    -0.733    vs/CLK
    SLICE_X109Y48        FDCE                                         r  vs/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDCE (Prop_fdce_C_Q)         0.456    -0.277 r  vs/hcnt_reg[0]/Q
                         net (fo=16, routed)          1.808     1.532    vs/O4[0]
    SLICE_X106Y50        LUT6 (Prop_lut6_I2_O)        0.124     1.656 r  vs/dout[3]_i_5/O
                         net (fo=1, routed)           0.000     1.656    vs/dout[3]_i_5_n_0
    SLICE_X106Y50        MUXF7 (Prop_muxf7_I1_O)      0.245     1.901 r  vs/dout_reg[3]_i_2/O
                         net (fo=1, routed)           0.408     2.308    vf/exit/dout_reg[3]_0
    SLICE_X107Y50        LUT5 (Prop_lut5_I0_O)        0.298     2.606 r  vf/exit/dout[3]_i_1/O
                         net (fo=1, routed)           0.000     2.606    vf/exit/dout[3]_i_1_n_0
    SLICE_X107Y50        FDRE                                         r  vf/exit/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    38.613    vf/exit/CLK
    SLICE_X107Y50        FDRE                                         r  vf/exit/dout_reg[3]/C
                         clock pessimism              0.462    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X107Y50        FDRE (Setup_fdre_C_D)        0.031    39.009    vf/exit/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         39.009    
                         arrival time                          -2.606    
  -------------------------------------------------------------------
                         slack                                 36.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vs/vcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/exit/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.888%)  route 0.347ns (65.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.640    -0.539    vs/CLK
    SLICE_X107Y49        FDCE                                         r  vs/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  vs/vcnt_reg[2]/Q
                         net (fo=11, routed)          0.347    -0.051    vf/exit/Q[0]
    SLICE_X107Y50        LUT5 (Prop_lut5_I1_O)        0.045    -0.006 r  vf/exit/dout[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    vf/exit/dout[3]_i_1_n_0
    SLICE_X107Y50        FDRE                                         r  vf/exit/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.908    -0.777    vf/exit/CLK
    SLICE_X107Y50        FDRE                                         r  vf/exit/dout_reg[3]/C
                         clock pessimism              0.507    -0.270    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.092    -0.178    vf/exit/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vs/hcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs/hcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.044%)  route 0.137ns (41.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.640    -0.539    vs/CLK
    SLICE_X109Y48        FDCE                                         r  vs/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  vs/hcnt_reg[0]/Q
                         net (fo=16, routed)          0.137    -0.261    vs/O4[0]
    SLICE_X108Y48        LUT4 (Prop_lut4_I1_O)        0.048    -0.213 r  vs/hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vs/p_0_in[3]
    SLICE_X108Y48        FDCE                                         r  vs/hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.911    -0.774    vs/CLK
    SLICE_X108Y48        FDCE                                         r  vs/hcnt_reg[3]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X108Y48        FDCE (Hold_fdce_C_D)         0.131    -0.395    vs/hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vs/vcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/reg_row_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.202%)  route 0.134ns (48.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.639    -0.540    vs/CLK
    SLICE_X107Y46        FDCE                                         r  vs/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  vs/vcnt_reg[5]/Q
                         net (fo=8, routed)           0.134    -0.264    vf/ADDRARDADDR[1]
    SLICE_X109Y47        FDCE                                         r  vf/reg_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.911    -0.774    vf/CLK
    SLICE_X109Y47        FDCE                                         r  vf/reg_row_reg[5]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X109Y47        FDCE (Hold_fdce_C_D)         0.071    -0.452    vf/reg_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vs/hcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs/hcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.640    -0.539    vs/CLK
    SLICE_X109Y48        FDCE                                         r  vs/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  vs/hcnt_reg[0]/Q
                         net (fo=16, routed)          0.137    -0.261    vs/O4[0]
    SLICE_X108Y48        LUT3 (Prop_lut3_I2_O)        0.045    -0.216 r  vs/hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vs/p_0_in[2]
    SLICE_X108Y48        FDCE                                         r  vs/hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.911    -0.774    vs/CLK
    SLICE_X108Y48        FDCE                                         r  vs/hcnt_reg[2]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X108Y48        FDCE (Hold_fdce_C_D)         0.121    -0.405    vs/hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vs/hcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/player/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.148ns (24.387%)  route 0.459ns (75.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.640    -0.539    vs/CLK
    SLICE_X108Y48        FDCE                                         r  vs/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.148    -0.391 r  vs/hcnt_reg[3]/Q
                         net (fo=13, routed)          0.459     0.068    vf/player/ADDRARDADDR[3]
    RAMB18_X5Y20         RAMB18E1                                     r  vf/player/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.923    -0.761    vf/player/CLK
    RAMB18_X5Y20         RAMB18E1                                     r  vf/player/dout_reg/CLKARDCLK
                         clock pessimism              0.507    -0.255    
    RAMB18_X5Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129    -0.126    vf/player/dout_reg
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vs/vcnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/reg_row_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.859%)  route 0.136ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.640    -0.539    vs/CLK
    SLICE_X107Y48        FDCE                                         r  vs/vcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  vs/vcnt_reg[9]/Q
                         net (fo=6, routed)           0.136    -0.261    vf/Q[5]
    SLICE_X108Y47        FDCE                                         r  vf/reg_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.911    -0.774    vf/CLK
    SLICE_X108Y47        FDCE                                         r  vf/reg_row_reg[9]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X108Y47        FDCE (Hold_fdce_C_D)         0.063    -0.460    vf/reg_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vs/hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs/hsync_delayed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.754%)  route 0.167ns (54.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.640    -0.539    vs/CLK
    SLICE_X109Y48        FDCE                                         r  vs/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  vs/hsync_reg/Q
                         net (fo=2, routed)           0.167    -0.230    vs/hsync
    SLICE_X112Y47        FDCE                                         r  vs/hsync_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.912    -0.773    vs/CLK
    SLICE_X112Y47        FDCE                                         r  vs/hsync_delayed_reg/C
                         clock pessimism              0.273    -0.500    
    SLICE_X112Y47        FDCE (Hold_fdce_C_D)         0.059    -0.441    vs/hsync_delayed_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vs/vcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/exit/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.423%)  route 0.132ns (41.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.640    -0.539    vs/CLK
    SLICE_X107Y49        FDCE                                         r  vs/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  vs/vcnt_reg[2]/Q
                         net (fo=11, routed)          0.132    -0.265    vf/exit/Q[0]
    SLICE_X106Y49        LUT5 (Prop_lut5_I1_O)        0.045    -0.220 r  vf/exit/dout[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vf/exit/dout[11]_i_1_n_0
    SLICE_X106Y49        FDRE                                         r  vf/exit/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.911    -0.774    vf/exit/CLK
    SLICE_X106Y49        FDRE                                         r  vf/exit/dout_reg[11]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X106Y49        FDRE (Hold_fdre_C_D)         0.091    -0.435    vf/exit/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vs/hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/player/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.304%)  route 0.502ns (79.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.640    -0.539    vs/CLK
    SLICE_X109Y48        FDCE                                         r  vs/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  vs/hcnt_reg[1]/Q
                         net (fo=15, routed)          0.502     0.092    vf/player/ADDRARDADDR[1]
    RAMB18_X5Y20         RAMB18E1                                     r  vf/player/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.923    -0.761    vf/player/CLK
    RAMB18_X5Y20         RAMB18E1                                     r  vf/player/dout_reg/CLKARDCLK
                         clock pessimism              0.507    -0.255    
    RAMB18_X5Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129    -0.126    vf/player/dout_reg
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vs/hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vf/reg_col_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.198%)  route 0.163ns (49.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.640    -0.539    vs/CLK
    SLICE_X108Y48        FDCE                                         r  vs/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  vs/hcnt_reg[4]/Q
                         net (fo=6, routed)           0.163    -0.212    vf/reg_col_reg[9]_0[4]
    SLICE_X109Y48        FDCE                                         r  vf/reg_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25_mhz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_25_mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_25_mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_25_mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_25_mhz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.911    -0.774    vf/CLK
    SLICE_X109Y48        FDCE                                         r  vf/reg_col_reg[4]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X109Y48        FDCE (Hold_fdce_C_D)         0.071    -0.455    vf/reg_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y9      vf/maze/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X5Y20     vf/player/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_25_mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X109Y48    vf/reg_col_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y49    vf/reg_col_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y49    vf/reg_col_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y49    vf/reg_col_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X109Y49    vf/reg_col_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X109Y49    vf/reg_col_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y53    vf/reg_player_bcol_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y53    vf/reg_player_bcol_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y49    vf/reg_player_brow_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y49    vf/reg_player_brow_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y49    vf/reg_player_brow_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y50    vf/exit/dout_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y47    vs/hsync_delayed_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y53    vf/reg_player_bcol_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y53    vf/reg_player_bcol_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y49    vf/reg_player_brow_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y48    vf/reg_col_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y48    vf/reg_col_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y49    vf/reg_col_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y49    vf/reg_col_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y49    vf/reg_col_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y49    vf/reg_col_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y49    vf/reg_col_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y49    vf/reg_col_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y49    vf/reg_col_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y49    vf/reg_col_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25_mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_25_mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_25_mhz/inst/mmcm_adv_inst/CLKFBOUT



