#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Mar 18 15:20:45 2023
# Process ID: 11412
# Current directory: C:/Users/dsb21132/Desktop/vhdl-project/thermostat
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8840 C:\Users\dsb21132\Desktop\vhdl-project\thermostat\thermostat.xpr
# Log file: C:/Users/dsb21132/Desktop/vhdl-project/thermostat/vivado.log
# Journal file: C:/Users/dsb21132/Desktop/vhdl-project/thermostat\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.629 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seg_scanning_display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj seg_scanning_display_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xelab -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 6 elements ; expected 7 [C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sim_1/new/seg_scanning_display_tb.vhd:73]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit seg_scanning_display_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seg_scanning_display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj seg_scanning_display_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sim_1/new/seg_scanning_display_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seg_scanning_display_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xelab -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behave of entity xil_defaultlib.seg_scanning_display [seg_scanning_display_default]
Compiling architecture behavioral of entity xil_defaultlib.seg_scanning_display_tb
Built simulation snapshot seg_scanning_display_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim/xsim.dir/seg_scanning_display_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 18 15:22:29 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seg_scanning_display_tb_behav -key {Behavioral:sim_1:Functional:seg_scanning_display_tb} -tclbatch {seg_scanning_display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source seg_scanning_display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1072.629 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1072.629 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 1072.629 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seg_scanning_display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj seg_scanning_display_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sim_1/new/seg_scanning_display_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seg_scanning_display_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xelab -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behave of entity xil_defaultlib.seg_scanning_display [seg_scanning_display_default]
Compiling architecture behavioral of entity xil_defaultlib.seg_scanning_display_tb
Built simulation snapshot seg_scanning_display_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seg_scanning_display_tb_behav -key {Behavioral:sim_1:Functional:seg_scanning_display_tb} -tclbatch {seg_scanning_display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source seg_scanning_display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1072.629 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1072.629 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1072.629 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seg_scanning_display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj seg_scanning_display_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sim_1/new/seg_scanning_display_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seg_scanning_display_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xelab -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behave of entity xil_defaultlib.seg_scanning_display [seg_scanning_display_default]
Compiling architecture behavioral of entity xil_defaultlib.seg_scanning_display_tb
Built simulation snapshot seg_scanning_display_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seg_scanning_display_tb_behav -key {Behavioral:sim_1:Functional:seg_scanning_display_tb} -tclbatch {seg_scanning_display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source seg_scanning_display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seg_scanning_display_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seg_scanning_display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj seg_scanning_display_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sim_1/new/seg_scanning_display_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seg_scanning_display_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xelab -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behave of entity xil_defaultlib.seg_scanning_display [seg_scanning_display_default]
Compiling architecture behavioral of entity xil_defaultlib.seg_scanning_display_tb
Built simulation snapshot seg_scanning_display_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seg_scanning_display_tb_behav -key {Behavioral:sim_1:Functional:seg_scanning_display_tb} -tclbatch {seg_scanning_display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source seg_scanning_display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.629 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1072.629 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1072.629 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.runtime} -value {10us} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seg_scanning_display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj seg_scanning_display_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sim_1/new/seg_scanning_display_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seg_scanning_display_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xelab -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behave of entity xil_defaultlib.seg_scanning_display [seg_scanning_display_default]
Compiling architecture behavioral of entity xil_defaultlib.seg_scanning_display_tb
Built simulation snapshot seg_scanning_display_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seg_scanning_display_tb_behav -key {Behavioral:sim_1:Functional:seg_scanning_display_tb} -tclbatch {seg_scanning_display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source seg_scanning_display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seg_scanning_display_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seg_scanning_display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj seg_scanning_display_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.srcs/sources_1/new/seg_scanning_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seg_scanning_display'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
"xelab -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4ca51996935344e19eea88244fc48e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seg_scanning_display_tb_behav xil_defaultlib.seg_scanning_display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behave of entity xil_defaultlib.seg_scanning_display [seg_scanning_display_default]
Compiling architecture behavioral of entity xil_defaultlib.seg_scanning_display_tb
Built simulation snapshot seg_scanning_display_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsb21132/Desktop/vhdl-project/thermostat/thermostat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seg_scanning_display_tb_behav -key {Behavioral:sim_1:Functional:seg_scanning_display_tb} -tclbatch {seg_scanning_display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source seg_scanning_display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seg_scanning_display_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.008 ; gain = 4.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 18 15:34:41 2023...
