$date
  Sat Dec 19 22:47:48 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module adder_tb $end
$var reg 1 ! input $end
$var reg 1 " clock $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
U"
#10000000
1!
#20000000
#30000000
#40000000
0!
#50000000
1!
#60000000
#70000000
0!
#80000000
