// Seed: 1545487469
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  module_2();
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    output wand id_2,
    output tri0 id_3,
    output wire id_4,
    input  wor  id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
module module_2;
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
