
*** Running vivado
    with args -log UART_RX_BD_UART_RX_ctl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_RX_BD_UART_RX_ctl_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Jan  7 11:47:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source UART_RX_BD_UART_RX_ctl_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top UART_RX_BD_UART_RX_ctl_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19268
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.676 ; gain = 447.113
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'sample', assumed default net type 'wire' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:23]
INFO: [Synth 8-11241] undeclared symbol 'parity', assumed default net type 'wire' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:34]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_BD_UART_RX_ctl_0_0' [c:/FPGA_project/AXI_UART_RX/AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ip/UART_RX_BD_UART_RX_ctl_0_0/synth/UART_RX_BD_UART_RX_ctl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_ctl' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg9' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/reg9.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/reg9.v:36]
INFO: [Synth 8-6155] done synthesizing module 'reg9' (0#1) [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/reg9.v:23]
INFO: [Synth 8-6157] synthesizing module 'CNT_542' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/CNT_31.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CNT_542' (0#1) [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/CNT_31.v:23]
INFO: [Synth 8-6157] synthesizing module 'CNT_11' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/CNT_11.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CNT_11' (0#1) [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/CNT_11.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_fsm' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:4]
INFO: [Synth 8-6155] done synthesizing module 'my_fsm' (0#1) [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:4]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_ctl' (0#1) [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:3]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_BD_UART_RX_ctl_0_0' (0#1) [c:/FPGA_project/AXI_UART_RX/AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ip/UART_RX_BD_UART_RX_ctl_0_0/synth/UART_RX_BD_UART_RX_ctl_0_0.v:53]
WARNING: [Synth 8-7137] Register CNT_542_rst_reg in module my_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:43]
WARNING: [Synth 8-7137] Register CNT_11_rst_reg in module my_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:44]
WARNING: [Synth 8-7137] Register CNT_542_up_reg in module my_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:45]
WARNING: [Synth 8-7137] Register CNT_11_up_reg in module my_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:46]
WARNING: [Synth 8-7137] Register sample_reg in module my_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [c:/FPGA_project/AXI_UART_RX/AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ip/UART_RX_BD_UART_RX_ctl_0_0/synth/UART_RX_BD_UART_RX_ctl_0_0.v:76]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNT_11_0'. This will prevent further optimization [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:25]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_fsm_0'. This will prevent further optimization [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:26]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reg9_0'. This will prevent further optimization [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1496.930 ; gain = 560.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1496.930 ; gain = 560.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1496.930 ; gain = 560.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1496.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1583.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1583.852 ; gain = 0.289
INFO: [Designutils 20-5008] Incremental synthesis strategy off

*** Halting run - EA reset detected ***


*** Running vivado
    with args -log UART_RX_BD_UART_RX_ctl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_RX_BD_UART_RX_ctl_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Jan  7 11:47:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source UART_RX_BD_UART_RX_ctl_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top UART_RX_BD_UART_RX_ctl_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1382.574 ; gain = 447.039
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'sample', assumed default net type 'wire' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:23]
INFO: [Synth 8-11241] undeclared symbol 'parity', assumed default net type 'wire' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:34]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_BD_UART_RX_ctl_0_0' [c:/FPGA_project/AXI_UART_RX/AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ip/UART_RX_BD_UART_RX_ctl_0_0/synth/UART_RX_BD_UART_RX_ctl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_ctl' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg9' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/reg9.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/reg9.v:36]
INFO: [Synth 8-6155] done synthesizing module 'reg9' (0#1) [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/reg9.v:23]
INFO: [Synth 8-6157] synthesizing module 'CNT_542' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/CNT_31.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CNT_542' (0#1) [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/CNT_31.v:23]
INFO: [Synth 8-6157] synthesizing module 'CNT_11' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/CNT_11.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CNT_11' (0#1) [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/CNT_11.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_fsm' [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:4]
INFO: [Synth 8-6155] done synthesizing module 'my_fsm' (0#1) [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:4]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_ctl' (0#1) [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:3]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_BD_UART_RX_ctl_0_0' (0#1) [c:/FPGA_project/AXI_UART_RX/AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ip/UART_RX_BD_UART_RX_ctl_0_0/synth/UART_RX_BD_UART_RX_ctl_0_0.v:53]
WARNING: [Synth 8-7137] Register CNT_542_rst_reg in module my_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:43]
WARNING: [Synth 8-7137] Register CNT_11_rst_reg in module my_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:44]
WARNING: [Synth 8-7137] Register CNT_542_up_reg in module my_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:45]
WARNING: [Synth 8-7137] Register CNT_11_up_reg in module my_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:46]
WARNING: [Synth 8-7137] Register sample_reg in module my_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [c:/FPGA_project/AXI_UART_RX/AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ip/UART_RX_BD_UART_RX_ctl_0_0/synth/UART_RX_BD_UART_RX_ctl_0_0.v:76]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNT_11_0'. This will prevent further optimization [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:25]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_fsm_0'. This will prevent further optimization [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:26]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reg9_0'. This will prevent further optimization [C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1496.105 ; gain = 560.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1496.105 ; gain = 560.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1496.105 ; gain = 560.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1496.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1581.230 ; gain = 0.305
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'my_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   READY |                               01 |                               01
                  SAMPLE |                               10 |                               10
         COUNTER_542_RST |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'my_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    14|
|3     |LUT3 |     7|
|4     |LUT4 |    10|
|5     |LUT5 |     9|
|6     |LUT6 |    18|
|7     |FDCE |    26|
|8     |FDRE |     6|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1581.230 ; gain = 645.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1581.230 ; gain = 560.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1581.230 ; gain = 645.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d4d3fecf
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1581.230 ; gain = 1046.105
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1581.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.runs/UART_RX_BD_UART_RX_ctl_0_0_synth_1/UART_RX_BD_UART_RX_ctl_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file UART_RX_BD_UART_RX_ctl_0_0_utilization_synth.rpt -pb UART_RX_BD_UART_RX_ctl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 11:48:04 2025...
