Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Wed Nov  5 18:09:15 2025

Top Model           : system_top
Device              : PH1A180SFG676
Speed               : 2
STA coverage        : 97.16%
Constraint File     : D:/TD/prj/imx_face/uisrc/04_pin/timing.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     

MCP/SMD Summary
--------------------

		Max Check
		--------------------
		     Total    Dominated     Shadowed      Ignored   Constraint
		         8            8            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en}]     -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en}] 2
		        32           32            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]}]       -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]}] 2
		        16           16            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]}] 2
		         8            8            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]}] 2
		         8            8            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en}]      -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en}] 2
		        16           16            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]}]    -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]}] 2
		        16           16            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]}] 2
		         8            8            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode}]          -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode}] 2
		         8            8            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en}]            -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en}] 2
		        18            0            0           18   set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 4.700
		        22            0            0           22   set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 4.700
		      1979         1979            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1
		        48           48            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1
		         4            4            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1
		         4            4            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1
		         6            6            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1

		Min Check
		--------------------
		     Total    Dominated     Shadowed      Ignored   Constraint
		         8            8            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en}]     -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en}] 1
		        32           32            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]}]       -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]}] 1
		        16           16            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]}] 1
		         8            8            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]}] 1
		         8            8            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en}]      -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en}] 1
		        16           16            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]}]    -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]}] 1
		        16           16            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]}] 1
		         8            8            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode}]          -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode}] 1
		         8            8            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en}]            -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en}] 1

Status of timing exceptions
--------------------------------------------------

MCP/SMD Details
--------------------


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en}]     -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en}]     -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]}]       -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           32
Dominated      :           32,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]}]       -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           32
Dominated      :           32,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en}]      -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en}]      -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]}]    -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]}]    -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode}]          -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode}]          -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en}]            -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en}]            -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 4.700
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           18
Dominated      :            0,          0.0%
Ignored        :           18,        100.0%
               :           18, by set_clock_groups


Constraint     :   set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 4.700
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           22
Dominated      :            0,          0.0%
Ignored        :           22,        100.0%
               :           22, by set_clock_groups


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :         1979
Dominated      :         1979,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           48
Dominated      :           48,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            4
Dominated      :            4,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            4
Dominated      :            4,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            6
Dominated      :            6,        100.0%


Details on timing exceptions
--------------------------------------------------

Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS     -0.291ns, STNS     -0.517ns,        12 Viol Endpoints,      1979 Total Endpoints,      1979 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.291ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[634]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[634]_syn_2.ima (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.226ns (cell 0.302ns (24%), net 0.924ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[634]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x024y093z0          0.173    f     0.173          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[634]_syn_2.oqb
net (fo=1)                              0.924          1.097          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[634],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[634]_syn_2.ima
reg                 x024y090z5          0.129    r     1.226          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[634],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.226               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x051y099z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=3340)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[634]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.291               

Slack               : -0.033ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[255]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_control_reg[255]_syn_2.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.968ns (cell 0.296ns (30%), net 0.672ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[255]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x037y097z3          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[255]_syn_2.oqa
net (fo=1)                              0.672          0.839          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[255],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[255]_syn_2.imb
reg                 x028y101z0          0.129    r     0.968          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[255],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.968               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x051y099z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=3340)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[255]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.033               

Slack               : -0.029ns
Begin Point         : debug_hub_top/U_1_handshake_sync_ctrl/bus_data_r_aclk_reg[314]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_ctrl/bus_data_r_bclk_reg[314]_syn_2.ima (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_ddr_phy/dfi_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.964ns (cell 0.296ns (30%), net 0.668ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.165ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/bus_data_r_aclk_reg[314]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x050y082z5          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_ctrl/bus_data_r_aclk_reg[314]_syn_2.oqa
net (fo=1)                              0.668          0.835          net: debug_hub_top/U_1_handshake_sync_ctrl/bus_data_r_aclk[314],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/bus_data_r_bclk_reg[314]_syn_2.ima
reg                 x054y082z2          0.129    r     0.964          net: debug_hub_top/U_1_handshake_sync_ctrl/bus_data_r_bclk[314],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.964               

source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk2.clkin
SCLK                x051y099z13         0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk2.clkout
net (fo=1501)                           0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/bus_data_r_bclk_reg[314]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.029               

Slack               : -0.028ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[449]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_control_reg[446]_syn_2.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.963ns (cell 0.296ns (30%), net 0.667ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[449]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x035y082z7          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[449]_syn_2.oqa
net (fo=1)                              0.667          0.834          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[449],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[446]_syn_2.imb
reg                 x031y082z1          0.129    r     0.963          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[449],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.963               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x051y099z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=3340)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[446]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.028               

Slack               : -0.024ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[559]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[559]_syn_2.ima (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.296ns (30%), net 0.663ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[559]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x037y095z7          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[559]_syn_2.oqa
net (fo=1)                              0.663          0.830          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[559],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[559]_syn_2.ima
reg                 x031y097z7          0.129    r     0.959          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[559],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x051y099z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=3340)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[559]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.024               

Slack               : -0.023ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1195]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_control_reg[1195]_syn_2.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.958ns (cell 0.296ns (30%), net 0.662ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1195]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x027y064z3          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1195]_syn_2.oqa
net (fo=1)                              0.662          0.829          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[1195],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[1195]_syn_2.imb
reg                 x025y064z0          0.129    r     0.958          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[1195],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.958               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x051y059z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=3493)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[1195]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.023               

Slack               : -0.023ns
Begin Point         : debug_hub_top/U_0_register/ip_ctrl_reg[31]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_control_reg[31]_syn_2.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.958ns (cell 0.302ns (31%), net 0.656ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[31]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x014y119z2          0.173    f     0.173          pin: debug_hub_top/U_0_register/ip_ctrl_reg[31]_syn_2.oqb
net (fo=1)                              0.656          0.829          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[31],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[31]_syn_2.imb
reg                 x014y115z0          0.129    r     0.958          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[31],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.958               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x051y099z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=3340)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[31]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.023               

Slack               : -0.018ns
Begin Point         : debug_hub_top/U_0_register/ip_ctrl_reg[546]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_control_reg[547]_syn_2.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.302ns (31%), net 0.651ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[546]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x018y097z5          0.173    f     0.173          pin: debug_hub_top/U_0_register/ip_ctrl_reg[546]_syn_2.oqb
net (fo=1)                              0.651          0.824          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[547],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[547]_syn_2.imb
reg                 x023y103z2          0.129    r     0.953          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[547],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x051y099z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=3340)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[547]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.018               

Slack               : -0.017ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[671]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[671]_syn_2.ima (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.952ns (cell 0.296ns (31%), net 0.656ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[671]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x026y080z7          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[671]_syn_2.oqa
net (fo=1)                              0.656          0.823          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[671],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[671]_syn_2.ima
reg                 x027y081z4          0.129    r     0.952          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[671],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.952               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x051y099z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=3340)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[671]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.017               

Slack               : -0.016ns
Begin Point         : debug_hub_top/U_0_register/ip_ctrl_reg[364]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[401]_syn_2.ima (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.951ns (cell 0.302ns (31%), net 0.649ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[364]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x014y084z2          0.173    f     0.173          pin: debug_hub_top/U_0_register/ip_ctrl_reg[364]_syn_2.oqb
net (fo=1)                              0.649          0.822          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[401],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[401]_syn_2.ima
reg                 x014y084z5          0.129    r     0.951          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[401],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.951               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x051y099z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=3340)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[401]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.016               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS      0.163ns, STNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.163ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[0]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.772ns (cell 0.296ns (38%), net 0.476ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y065z4          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_2.oqa
net (fo=1)                              0.476          0.643          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[20],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[0]_syn_2.imb
reg                 x048y066z4          0.129    r     0.772          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[20],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.772               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[0]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.163               

Slack               : 0.196ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[13]_syn_2.clk (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[13]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - S_hs_rx_clk rising@0.000ns }
Data Path Delay     : 0.739ns (cell 0.296ns (40%), net 0.443ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x051y059z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=3493)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[13]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x011y060z7          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[13]_syn_2.oqa
net (fo=1)                              0.443          0.610          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[13],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[13]_syn_2.imb
reg                 x011y061z4          0.129    r     0.739          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[13],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.739               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[13]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.196               

Slack               : 0.199ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[9]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[2]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.736ns (cell 0.296ns (40%), net 0.440ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[9]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x049y066z0          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[9]_syn_2.oqa
net (fo=1)                              0.440          0.607          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[9],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[2]_syn_2.imb
reg                 x049y066z7          0.129    r     0.736          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[9],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.736               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[2]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.199               

Slack               : 0.216ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[5]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[3]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.719ns (cell 0.296ns (41%), net 0.423ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[5]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x049y066z3          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[5]_syn_2.oqa
net (fo=1)                              0.423          0.590          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[5],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[3]_syn_2.imb
reg                 x049y066z5          0.129    r     0.719          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[5],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.719               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[3]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.216               

Slack               : 0.216ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[19]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[13]_syn_2.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.719ns (cell 0.302ns (42%), net 0.417ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[19]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y065z5          0.173    f     0.173          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[19]_syn_2.oqb
net (fo=1)                              0.417          0.590          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[13],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[13]_syn_2.ima
reg                 x046y066z4          0.129    r     0.719          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[13],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.719               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[13]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.216               

Slack               : 0.248ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_2.clk (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[19]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - S_hs_rx_clk rising@0.000ns }
Data Path Delay     : 0.687ns (cell 0.302ns (43%), net 0.385ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x051y059z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=3493)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x009y061z5          0.173    f     0.173          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_2.oqb
net (fo=1)                              0.385          0.558          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[20],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[19]_syn_2.imb
reg                 x011y062z6          0.129    r     0.687          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[20],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.687               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[19]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.248               

Slack               : 0.253ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[16]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.682ns (cell 0.296ns (43%), net 0.386ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y065z7          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_2.oqa
net (fo=1)                              0.386          0.553          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[18],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[16]_syn_2.imb
reg                 x048y066z5          0.129    r     0.682          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[18],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.682               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[16]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.259ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[21]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[22]_syn_2.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.676ns (cell 0.302ns (44%), net 0.374ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[21]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y065z6          0.173    f     0.173          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[21]_syn_2.oqb
net (fo=1)                              0.374          0.547          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[22],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[22]_syn_2.ima
reg                 x046y066z6          0.129    r     0.676          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[22],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.676               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[22]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.259               

Slack               : 0.262ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[2]_syn_2.clk (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[16]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - S_hs_rx_clk rising@0.000ns }
Data Path Delay     : 0.673ns (cell 0.302ns (44%), net 0.371ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x051y059z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=3493)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[2]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x013y059z4          0.173    f     0.173          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[2]_syn_2.oqb
net (fo=1)                              0.371          0.544          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[16],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[16]_syn_2.imb
reg                 x011y060z0          0.129    r     0.673          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[16],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.673               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[16]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.262               

Slack               : 0.264ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[12]_syn_2.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.302ns (45%), net 0.369ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y065z7          0.173    f     0.173          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_2.oqb
net (fo=1)                              0.369          0.542          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[12],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[12]_syn_2.ima
reg                 x046y066z5          0.129    r     0.671          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[12],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[12]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.264               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS      0.364ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.364ns
Begin Point         : debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_ddr_phy/dfi_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.571ns (cell 0.296ns (51%), net 0.275ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.clk
--------------------------------------------------------------------  ---------------
clk2q               x018y064z3          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.oqa
net (fo=2)                              0.275          0.442          net: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima
reg                 x020y064z1          0.129    r     0.571          net: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.571               

source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.434ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.501ns (cell 0.296ns (59%), net 0.205ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.clk
--------------------------------------------------------------------  ---------------
clk2q               x018y064z1          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.oqa
net (fo=2)                              0.205          0.372          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima
reg                 x018y065z3          0.129    r     0.501          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.501               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x051y059z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=3493)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.434               

Slack               : 0.442ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.493ns (cell 0.296ns (60%), net 0.197ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8.clk
--------------------------------------------------------------------  ---------------
clk2q               x013y063z1          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8.oqa
net (fo=2)                              0.197          0.364          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima
reg                 x012y063z1          0.129    r     0.493          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.493               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x051y059z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=3493)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.442               

Slack               : 0.451ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_9.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.imb (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_ddr_phy/dfi_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.484ns (cell 0.296ns (61%), net 0.188ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_9.clk
--------------------------------------------------------------------  ---------------
clk2q               x020y064z4          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_9.oqa
net (fo=2)                              0.188          0.355          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.imb
reg                 x020y064z1          0.129    r     0.484          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_sync1_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.484               

source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.451               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS      0.165ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.165ns
Begin Point         : debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_sync2_aclk_reg_syn_3.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.770ns (cell 0.296ns (38%), net 0.474ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.clk
--------------------------------------------------------------------  ---------------
clk2q               x020y064z0          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.oqa
net (fo=15)                             0.474          0.641          net: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_sync2_aclk_reg_syn_3.imb
reg                 x019y064z3          0.129    r     0.770          net: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.770               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_sync2_aclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.165               

Slack               : 0.353ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.clk (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - S_hs_rx_clk rising@0.000ns }
Data Path Delay     : 0.582ns (cell 0.296ns (50%), net 0.286ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x051y059z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=3493)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.clk
--------------------------------------------------------------------  ---------------
clk2q               x018y064z7          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.oqa
net (fo=7)                              0.286          0.453          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.imb
reg                 x018y064z1          0.129    r     0.582          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.582               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.353               

Slack               : 0.449ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.clk (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - S_hs_rx_clk rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.296ns (60%), net 0.190ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x051y059z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=3493)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.clk
--------------------------------------------------------------------  ---------------
clk2q               x011y062z3          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.oqa
net (fo=2)                              0.190          0.357          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima
reg                 x012y062z2          0.129    r     0.486          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.486               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.449               

Slack               : 0.458ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.477ns (cell 0.296ns (62%), net 0.181ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y064z3          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.oqa
net (fo=2)                              0.181          0.348          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima
reg                 x023y065z0          0.129    r     0.477          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.477               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x051y059z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=1259)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.458               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS     -0.252ns, STNS     -0.501ns,         3 Viol Endpoints,         6 Total Endpoints,         6 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.252ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync1_reg_syn_3.asr (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.313ns (cell 0.167ns (12%), net 1.146ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 842
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.135ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x018y081z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=842)                            1.146          1.313          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync1_reg_syn_3.asr
reg                 x003y066z1          0.000    f     1.313               
--------------------------------------------------------------------  ---------------
Arrival                                                1.313               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x051y059z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=3493)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync1_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.252               

Slack               : -0.187ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_1_rst_sync2_reg_syn_4.asr (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_ddr_phy/dfi_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.248ns (cell 0.167ns (13%), net 1.081ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 842
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.165ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x018y081z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=842)                            1.081          1.248          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_1_rst_sync2_reg_syn_4.asr
reg                 x007y074z3          0.000    f     1.248               
--------------------------------------------------------------------  ---------------
Arrival                                                1.248               

source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_1_rst_sync2_reg_syn_4.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.187               

Slack               : -0.062ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync1_reg_syn_4.asr (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.123ns (cell 0.167ns (14%), net 0.956ns (86%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 842
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.135ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x018y081z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=842)                            0.956          1.123          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync1_reg_syn_4.asr
reg                 x024y063z7          0.000    f     1.123               
--------------------------------------------------------------------  ---------------
Arrival                                                1.123               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x051y059z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=3493)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync1_reg_syn_4.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.062               

Slack               : 0.336ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync1_reg_syn_6.asr (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.725ns (cell 0.167ns (23%), net 0.558ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 842
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x018y081z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=842)                            0.558          0.725          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync1_reg_syn_6.asr
reg                 x018y081z0          0.000    f     0.725               
--------------------------------------------------------------------  ---------------
Arrival                                                0.725               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x051y099z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=3340)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync1_reg_syn_6.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.336               

Slack               : 0.505ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_1_rst_sync2_reg_syn_5.asr (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_ddr_phy/dfi_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.556ns (cell 0.167ns (30%), net 0.389ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 842
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.165ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x018y081z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=842)                            0.389          0.556          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_1_rst_sync2_reg_syn_5.asr
reg                 x019y078z6          0.000    f     0.556               
--------------------------------------------------------------------  ---------------
Arrival                                                0.556               

source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=7)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x051y059z2          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3.clkout
net (fo=640)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_1_rst_sync2_reg_syn_5.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.505               

Slack               : 0.508ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync1_reg_syn_5.asr (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.553ns (cell 0.167ns (30%), net 0.386ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 90
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z20         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=7)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkin
SCLK                x051y099z1          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2.clkout
net (fo=864)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x004y096z3          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_3.oqa
net (fo=90)                             0.386          0.553          net: debug_hub_top/U_0_register/rst,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync1_reg_syn_5.asr
reg                 x004y099z0          0.000    f     0.553               
--------------------------------------------------------------------  ---------------
Arrival                                                0.553               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=8)                              0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(122)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x051y099z0          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=3340)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync1_reg_syn_5.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.508               



Min Paths
----------------------------------------------------------------------------------------------------




