<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\cnn_fpga\impl\gwsynthesis\cnn_fpga.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\cnn_fpga\src\cnn_fpga.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\cnn_fpga\src\cnn_fpga.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May  9 19:39:15 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4741</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2001</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>xtal_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>xtal_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>92.593</td>
<td>10.800
<td>0.000</td>
<td>46.296</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>92.593</td>
<td>10.800
<td>0.000</td>
<td>46.296</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>185.185</td>
<td>5.400
<td>0.000</td>
<td>92.593</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>rpll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>10.800(MHz)</td>
<td>14.297(MHz)</td>
<td>47</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of xtal_clk!</h4>
<h4>No timing paths to get frequency of rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>22.650</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[7]_15_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>69.543</td>
</tr>
<tr>
<td>2</td>
<td>23.062</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[7]_14_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>69.131</td>
</tr>
<tr>
<td>3</td>
<td>23.283</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[8]_15_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>68.910</td>
</tr>
<tr>
<td>4</td>
<td>24.121</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[8]_14_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>68.071</td>
</tr>
<tr>
<td>5</td>
<td>25.341</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[7]_13_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>66.852</td>
</tr>
<tr>
<td>6</td>
<td>25.528</td>
<td>dut/DP/R/mem_mem_0_3_s/DO[0]</td>
<td>dut/DP/FC/dense[9]_15_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>66.665</td>
</tr>
<tr>
<td>7</td>
<td>25.940</td>
<td>dut/DP/R/mem_mem_0_3_s/DO[0]</td>
<td>dut/DP/FC/dense[9]_14_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>66.253</td>
</tr>
<tr>
<td>8</td>
<td>25.994</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[8]_13_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>66.198</td>
</tr>
<tr>
<td>9</td>
<td>27.433</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[7]_12_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>64.760</td>
</tr>
<tr>
<td>10</td>
<td>28.092</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[8]_12_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>64.100</td>
</tr>
<tr>
<td>11</td>
<td>29.021</td>
<td>dut/DP/R/mem_mem_0_3_s/DO[0]</td>
<td>dut/DP/FC/dense[9]_13_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>63.172</td>
</tr>
<tr>
<td>12</td>
<td>29.851</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[7]_11_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>62.342</td>
</tr>
<tr>
<td>13</td>
<td>30.804</td>
<td>dut/DP/R/mem_mem_0_3_s/DO[0]</td>
<td>dut/DP/FC/dense[9]_12_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>61.388</td>
</tr>
<tr>
<td>14</td>
<td>30.989</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[8]_11_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>61.204</td>
</tr>
<tr>
<td>15</td>
<td>33.252</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[8]_10_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>58.941</td>
</tr>
<tr>
<td>16</td>
<td>33.520</td>
<td>dut/DP/R/mem_mem_0_3_s/DO[0]</td>
<td>dut/DP/FC/dense[9]_11_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>58.672</td>
</tr>
<tr>
<td>17</td>
<td>33.558</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[7]_10_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>58.635</td>
</tr>
<tr>
<td>18</td>
<td>35.805</td>
<td>dut/DP/R/mem_mem_0_3_s/DO[0]</td>
<td>dut/DP/FC/dense[9]_10_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>56.387</td>
</tr>
<tr>
<td>19</td>
<td>36.140</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[7]_9_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>56.052</td>
</tr>
<tr>
<td>20</td>
<td>36.158</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[8]_9_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>56.035</td>
</tr>
<tr>
<td>21</td>
<td>38.084</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[7]_8_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>54.108</td>
</tr>
<tr>
<td>22</td>
<td>38.378</td>
<td>dut/DP/R/mem_mem_0_3_s/DO[0]</td>
<td>dut/DP/FC/dense[9]_9_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>53.814</td>
</tr>
<tr>
<td>23</td>
<td>39.269</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[8]_8_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>52.924</td>
</tr>
<tr>
<td>24</td>
<td>39.992</td>
<td>dut/DP/R/mem_mem_0_3_s/DO[0]</td>
<td>dut/DP/FC/dense[9]_8_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>52.201</td>
</tr>
<tr>
<td>25</td>
<td>40.188</td>
<td>dut/DP/R/mem_mem_0_0_s/DO[0]</td>
<td>dut/DP/FC/dense[7]_7_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>52.004</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_11_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_10_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_9_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_8_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>5</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_7_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>6</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_6_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>7</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_5_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>8</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_4_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>9</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_3_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>10</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_2_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>11</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_1_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>12</td>
<td>0.286</td>
<td>dut/wre_ram_s0/Q</td>
<td>dut/DP/R/mem_mem_0_0_s/WRE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>13</td>
<td>0.558</td>
<td>dut/ready_bn_s6/Q</td>
<td>dut/DP/B/finish_s0/CE</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.565</td>
<td>dut/DP/C/[0].F/shift_register_0_s2/Q</td>
<td>dut/DP/C/[0].F/shift_register_0_s12/AD[0]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>dut/ready_bn_s6/Q</td>
<td>dut/ready_bn_s6/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>lcd/scale_cnt1_3_s1/Q</td>
<td>lcd/scale_cnt1_3_s1/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>lcd/scale_cnt_1_s0/Q</td>
<td>lcd/scale_cnt_1_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>lcd/scale_cnt_3_s0/Q</td>
<td>lcd/scale_cnt_3_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>lcd/H_PixelCount_1_s0/Q</td>
<td>lcd/H_PixelCount_1_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>lcd/H_PixelCount_2_s0/Q</td>
<td>lcd/H_PixelCount_2_s0/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>receiver/cntr_3_s3/Q</td>
<td>receiver/cntr_3_s3/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>receiver/cntr_6_s3/Q</td>
<td>receiver/cntr_6_s3/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>receiver/cntr_7_s3/Q</td>
<td>receiver/cntr_7_s3/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>receiver/cntr_10_s3/Q</td>
<td>receiver/cntr_10_s3/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>wre_ram_s2/Q</td>
<td>wre_ram_s2/D</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_11_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>2</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_10_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>3</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_9_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>4</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_8_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>5</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_7_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>6</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_6_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>7</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_5_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>8</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_4_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>9</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_3_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>10</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_2_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>11</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_1_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>12</td>
<td>88.632</td>
<td>rst_cnn_s5/Q</td>
<td>dut/DP/R/mem_mem_0_0_s/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>13</td>
<td>88.774</td>
<td>rst_cnn_s5/Q</td>
<td>dut/y_pos_temp_conv_1_s2/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.775</td>
</tr>
<tr>
<td>14</td>
<td>88.774</td>
<td>rst_cnn_s5/Q</td>
<td>dut/y_pos_temp_conv_2_s2/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.775</td>
</tr>
<tr>
<td>15</td>
<td>88.774</td>
<td>rst_cnn_s5/Q</td>
<td>dut/y_pos_temp_conv_3_s2/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.775</td>
</tr>
<tr>
<td>16</td>
<td>88.774</td>
<td>rst_cnn_s5/Q</td>
<td>dut/x_pos_temp_conv_0_s2/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.775</td>
</tr>
<tr>
<td>17</td>
<td>88.774</td>
<td>rst_cnn_s5/Q</td>
<td>dut/x_pos_temp_conv_3_s2/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.775</td>
</tr>
<tr>
<td>18</td>
<td>88.774</td>
<td>rst_cnn_s5/Q</td>
<td>dut/x_pos_temp_conv_4_s2/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.775</td>
</tr>
<tr>
<td>19</td>
<td>88.782</td>
<td>rst_cnn_s5/Q</td>
<td>dut/n3700_s5/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>20</td>
<td>88.782</td>
<td>rst_cnn_s5/Q</td>
<td>dut/n1026_s3/RESET</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.755</td>
</tr>
<tr>
<td>21</td>
<td>88.784</td>
<td>rst_cnn_s5/Q</td>
<td>dut/x_pos_temp_conv_1_s2/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.765</td>
</tr>
<tr>
<td>22</td>
<td>88.784</td>
<td>rst_cnn_s5/Q</td>
<td>dut/x_pos_temp_conv_2_s2/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.765</td>
</tr>
<tr>
<td>23</td>
<td>88.784</td>
<td>rst_cnn_s5/Q</td>
<td>dut/block_no_0_s2/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.765</td>
</tr>
<tr>
<td>24</td>
<td>88.784</td>
<td>rst_cnn_s5/Q</td>
<td>dut/block_no_1_s2/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.765</td>
</tr>
<tr>
<td>25</td>
<td>88.784</td>
<td>rst_cnn_s5/Q</td>
<td>dut/block_no_3_s2/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>92.593</td>
<td>0.000</td>
<td>3.765</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.894</td>
<td>dut/rst_bn_s0/Q</td>
<td>dut/DP/B/finish_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.906</td>
</tr>
<tr>
<td>2</td>
<td>1.178</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/finish_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.190</td>
</tr>
<tr>
<td>3</td>
<td>1.448</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_5_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.460</td>
</tr>
<tr>
<td>4</td>
<td>1.448</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_7_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.460</td>
</tr>
<tr>
<td>5</td>
<td>1.448</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_8_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.460</td>
</tr>
<tr>
<td>6</td>
<td>1.448</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_10_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.460</td>
</tr>
<tr>
<td>7</td>
<td>1.460</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_1_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.473</td>
</tr>
<tr>
<td>8</td>
<td>1.460</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_2_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.473</td>
</tr>
<tr>
<td>9</td>
<td>1.463</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_9_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.476</td>
</tr>
<tr>
<td>10</td>
<td>1.539</td>
<td>dut/rst_buff_bn_s0/Q</td>
<td>dut/DP/data_in_bn_7_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.552</td>
</tr>
<tr>
<td>11</td>
<td>1.539</td>
<td>dut/rst_buff_bn_s0/Q</td>
<td>dut/DP/data_in_bn_8_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.552</td>
</tr>
<tr>
<td>12</td>
<td>1.545</td>
<td>dut/rst_buff_bn_s0/Q</td>
<td>dut/DP/data_in_bn_15_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>13</td>
<td>1.545</td>
<td>dut/rst_buff_bn_s0/Q</td>
<td>dut/DP/data_in_bn_0_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>14</td>
<td>1.545</td>
<td>dut/rst_buff_bn_s0/Q</td>
<td>dut/DP/data_in_bn_1_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>15</td>
<td>1.545</td>
<td>dut/rst_buff_bn_s0/Q</td>
<td>dut/DP/data_in_bn_2_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>16</td>
<td>1.545</td>
<td>dut/rst_buff_bn_s0/Q</td>
<td>dut/DP/data_in_bn_3_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>17</td>
<td>1.545</td>
<td>dut/rst_buff_bn_s0/Q</td>
<td>dut/DP/data_in_bn_4_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>18</td>
<td>1.545</td>
<td>dut/rst_buff_bn_s0/Q</td>
<td>dut/DP/data_in_bn_5_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>19</td>
<td>1.545</td>
<td>dut/rst_buff_bn_s0/Q</td>
<td>dut/DP/data_in_bn_6_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>20</td>
<td>1.660</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_11_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.673</td>
</tr>
<tr>
<td>21</td>
<td>1.660</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/sync_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.673</td>
</tr>
<tr>
<td>22</td>
<td>1.702</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_0_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.714</td>
</tr>
<tr>
<td>23</td>
<td>1.702</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_3_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.714</td>
</tr>
<tr>
<td>24</td>
<td>1.702</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_4_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.714</td>
</tr>
<tr>
<td>25</td>
<td>1.702</td>
<td>dut/rst_mp_s0/Q</td>
<td>dut/DP/M/out_6_s0/CLEAR</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.714</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>44.968</td>
<td>46.218</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>current_state_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>44.968</td>
<td>46.218</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ram_buff_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>44.968</td>
<td>46.218</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ram_buff_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>44.968</td>
<td>46.218</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>bcd_in_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>44.968</td>
<td>46.218</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>receiver/data_reg_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>44.968</td>
<td>46.218</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>receiver/cntr_5_s3</td>
</tr>
<tr>
<td>7</td>
<td>44.968</td>
<td>46.218</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd/im_counth_0_s3</td>
</tr>
<tr>
<td>8</td>
<td>44.968</td>
<td>46.218</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dut/DP/C/[0].F/shift_register_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>44.968</td>
<td>46.218</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dut/DP/FC/dense[1]_15_s0</td>
</tr>
<tr>
<td>10</td>
<td>44.968</td>
<td>46.218</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dut/DP/FC/dense[2]_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[7]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.641</td>
<td>5.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>dut/DP/FC/mult_137_s181/I0</td>
</tr>
<tr>
<td>12.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137_s181/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_1_s/I1</td>
</tr>
<tr>
<td>13.713</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>dut/DP/FC/mult_137147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.276</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.582</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_2_s/I0</td>
</tr>
<tr>
<td>16.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_2_s/COUT</td>
</tr>
<tr>
<td>16.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td>dut/DP/FC/mult_137148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.190</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.011</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_3_s/I0</td>
</tr>
<tr>
<td>19.056</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_3_s/COUT</td>
</tr>
<tr>
<td>19.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[1][A]</td>
<td>dut/DP/FC/mult_137149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.619</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.924</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[0][B]</td>
<td>dut/DP/FC/mul_res[7]_4_s/I0</td>
</tr>
<tr>
<td>21.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_4_s/COUT</td>
</tr>
<tr>
<td>21.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[1][A]</td>
<td>dut/DP/FC/mult_137150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.532</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.156</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>dut/DP/FC/mul_res[7]_5_s/I0</td>
</tr>
<tr>
<td>25.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_5_s/COUT</td>
</tr>
<tr>
<td>25.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>dut/DP/FC/mult_137151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137151_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.069</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_6_s/I0</td>
</tr>
<tr>
<td>28.114</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_6_s/COUT</td>
</tr>
<tr>
<td>28.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[1][A]</td>
<td>dut/DP/FC/mult_137152_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137152_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>29.498</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_7_s/I0</td>
</tr>
<tr>
<td>30.543</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_7_s/COUT</td>
</tr>
<tr>
<td>30.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>dut/DP/FC/mult_137153_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.106</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137153_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.927</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_8_s/I0</td>
</tr>
<tr>
<td>32.972</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_8_s/COUT</td>
</tr>
<tr>
<td>32.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td>dut/DP/FC/mult_137154_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>33.535</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137154_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>35.154</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_9_s/I0</td>
</tr>
<tr>
<td>36.199</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_9_s/COUT</td>
</tr>
<tr>
<td>36.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][A]</td>
<td>dut/DP/FC/mult_137155_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>36.762</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137155_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.583</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_10_s/I0</td>
</tr>
<tr>
<td>38.628</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_10_s/COUT</td>
</tr>
<tr>
<td>38.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[1][A]</td>
<td>dut/DP/FC/mult_137156_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.191</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137156_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>40.815</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_11_s/I0</td>
</tr>
<tr>
<td>41.860</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_11_s/COUT</td>
</tr>
<tr>
<td>41.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[1][A]</td>
<td>dut/DP/FC/mult_137157_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.423</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137157_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>43.244</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_12_s/I0</td>
</tr>
<tr>
<td>44.289</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_12_s/COUT</td>
</tr>
<tr>
<td>44.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>dut/DP/FC/mult_137158_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>44.852</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137158_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>46.141</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][B]</td>
<td>dut/DP/FC/mul_res[7]_13_s/I0</td>
</tr>
<tr>
<td>47.186</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_13_s/COUT</td>
</tr>
<tr>
<td>47.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[2][A]</td>
<td>dut/DP/FC/mult_137159_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>47.749</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>49.038</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td>dut/DP/FC/mul_res[7]_14_s/I0</td>
</tr>
<tr>
<td>50.083</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_14_s/COUT</td>
</tr>
<tr>
<td>50.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][B]</td>
<td>dut/DP/FC/mult_137160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.646</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.136</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[0][B]</td>
<td>dut/DP/FC/mul_res[7]_15_s/I0</td>
</tr>
<tr>
<td>52.181</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_15_s/COUT</td>
</tr>
<tr>
<td>52.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[1][A]</td>
<td>dut/DP/FC/mult_137161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.744</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>54.367</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>dut/DP/FC/mul_res[7]_16_s/I0</td>
</tr>
<tr>
<td>55.412</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_16_s/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>dut/DP/FC/mult_137162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.975</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.465</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[0][B]</td>
<td>dut/DP/FC/mul_res[7]_17_s/I0</td>
</tr>
<tr>
<td>57.510</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_17_s/COUT</td>
</tr>
<tr>
<td>57.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[1][A]</td>
<td>dut/DP/FC/mult_137163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.073</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.894</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/DP/FC/mul_res[7]_18_s/I0</td>
</tr>
<tr>
<td>59.939</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_18_s/COUT</td>
</tr>
<tr>
<td>59.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][B]</td>
<td>dut/DP/FC/mult_137164_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>60.502</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137164_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>62.122</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C7[0][B]</td>
<td>dut/DP/FC/mul_res[7]_19_s/I0</td>
</tr>
<tr>
<td>63.167</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_19_s/COUT</td>
</tr>
<tr>
<td>63.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C7[1][A]</td>
<td>dut/DP/FC/mult_137165_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>63.730</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137165_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>64.534</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C6[0][A]</td>
<td>dut/DP/FC/mul_res[7]_20_s/I0</td>
</tr>
<tr>
<td>65.579</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_20_s/COUT</td>
</tr>
<tr>
<td>65.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C6[0][B]</td>
<td>dut/DP/FC/mult_137166_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>66.142</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137166_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>66.632</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][B]</td>
<td>dut/DP/FC/mul_res[7]_21_s/I0</td>
</tr>
<tr>
<td>67.677</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_21_s/COUT</td>
</tr>
<tr>
<td>67.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][A]</td>
<td>dut/DP/FC/mult_137167_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>68.240</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137167_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>69.699</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>dut/DP/FC/mul_res[7]_22_s5/I0</td>
</tr>
<tr>
<td>70.731</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_22_s5/F</td>
</tr>
<tr>
<td>71.068</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][A]</td>
<td>dut/DP/FC/dense_temp[7]_14_s/I1</td>
</tr>
<tr>
<td>71.618</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[7]_14_s/COUT</td>
</tr>
<tr>
<td>71.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C6[1][B]</td>
<td>dut/DP/FC/dense_temp[7]_15_s/CIN</td>
</tr>
<tr>
<td>72.181</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[7]_15_s/SUM</td>
</tr>
<tr>
<td>72.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[7]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>dut/DP/FC/dense[7]_15_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>dut/DP/FC/dense[7]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>47</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.450, 52.414%; route: 29.633, 42.611%; tC2Q: 3.460, 4.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[7]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.641</td>
<td>5.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>dut/DP/FC/mult_137_s181/I0</td>
</tr>
<tr>
<td>12.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137_s181/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_1_s/I1</td>
</tr>
<tr>
<td>13.713</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>dut/DP/FC/mult_137147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.276</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.582</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_2_s/I0</td>
</tr>
<tr>
<td>16.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_2_s/COUT</td>
</tr>
<tr>
<td>16.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td>dut/DP/FC/mult_137148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.190</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.011</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_3_s/I0</td>
</tr>
<tr>
<td>19.056</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_3_s/COUT</td>
</tr>
<tr>
<td>19.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[1][A]</td>
<td>dut/DP/FC/mult_137149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.619</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.924</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[0][B]</td>
<td>dut/DP/FC/mul_res[7]_4_s/I0</td>
</tr>
<tr>
<td>21.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_4_s/COUT</td>
</tr>
<tr>
<td>21.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[1][A]</td>
<td>dut/DP/FC/mult_137150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.532</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.156</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>dut/DP/FC/mul_res[7]_5_s/I0</td>
</tr>
<tr>
<td>25.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_5_s/COUT</td>
</tr>
<tr>
<td>25.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>dut/DP/FC/mult_137151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137151_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.069</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_6_s/I0</td>
</tr>
<tr>
<td>28.114</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_6_s/COUT</td>
</tr>
<tr>
<td>28.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[1][A]</td>
<td>dut/DP/FC/mult_137152_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137152_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>29.498</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_7_s/I0</td>
</tr>
<tr>
<td>30.543</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_7_s/COUT</td>
</tr>
<tr>
<td>30.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>dut/DP/FC/mult_137153_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.106</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137153_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.927</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_8_s/I0</td>
</tr>
<tr>
<td>32.972</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_8_s/COUT</td>
</tr>
<tr>
<td>32.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td>dut/DP/FC/mult_137154_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>33.535</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137154_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>35.154</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_9_s/I0</td>
</tr>
<tr>
<td>36.199</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_9_s/COUT</td>
</tr>
<tr>
<td>36.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][A]</td>
<td>dut/DP/FC/mult_137155_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>36.762</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137155_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.583</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_10_s/I0</td>
</tr>
<tr>
<td>38.628</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_10_s/COUT</td>
</tr>
<tr>
<td>38.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[1][A]</td>
<td>dut/DP/FC/mult_137156_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.191</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137156_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>40.815</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_11_s/I0</td>
</tr>
<tr>
<td>41.860</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_11_s/COUT</td>
</tr>
<tr>
<td>41.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[1][A]</td>
<td>dut/DP/FC/mult_137157_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.423</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137157_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>43.244</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_12_s/I0</td>
</tr>
<tr>
<td>44.289</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_12_s/COUT</td>
</tr>
<tr>
<td>44.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>dut/DP/FC/mult_137158_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>44.852</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137158_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>46.141</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][B]</td>
<td>dut/DP/FC/mul_res[7]_13_s/I0</td>
</tr>
<tr>
<td>47.186</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_13_s/COUT</td>
</tr>
<tr>
<td>47.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[2][A]</td>
<td>dut/DP/FC/mult_137159_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>47.749</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>49.038</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td>dut/DP/FC/mul_res[7]_14_s/I0</td>
</tr>
<tr>
<td>50.083</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_14_s/COUT</td>
</tr>
<tr>
<td>50.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][B]</td>
<td>dut/DP/FC/mult_137160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.646</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.136</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[0][B]</td>
<td>dut/DP/FC/mul_res[7]_15_s/I0</td>
</tr>
<tr>
<td>52.181</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_15_s/COUT</td>
</tr>
<tr>
<td>52.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[1][A]</td>
<td>dut/DP/FC/mult_137161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.744</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>54.367</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>dut/DP/FC/mul_res[7]_16_s/I0</td>
</tr>
<tr>
<td>55.412</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_16_s/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>dut/DP/FC/mult_137162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.975</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.465</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[0][B]</td>
<td>dut/DP/FC/mul_res[7]_17_s/I0</td>
</tr>
<tr>
<td>57.510</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_17_s/COUT</td>
</tr>
<tr>
<td>57.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[1][A]</td>
<td>dut/DP/FC/mult_137163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.073</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.894</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/DP/FC/mul_res[7]_18_s/I0</td>
</tr>
<tr>
<td>59.939</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_18_s/COUT</td>
</tr>
<tr>
<td>59.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][B]</td>
<td>dut/DP/FC/mult_137164_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>60.502</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137164_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>62.122</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C7[0][B]</td>
<td>dut/DP/FC/mul_res[7]_19_s/I0</td>
</tr>
<tr>
<td>63.167</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_19_s/COUT</td>
</tr>
<tr>
<td>63.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C7[1][A]</td>
<td>dut/DP/FC/mult_137165_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>63.730</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137165_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>64.534</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C6[0][A]</td>
<td>dut/DP/FC/mul_res[7]_20_s/I0</td>
</tr>
<tr>
<td>65.579</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_20_s/COUT</td>
</tr>
<tr>
<td>65.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C6[0][B]</td>
<td>dut/DP/FC/mult_137166_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>66.142</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137166_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>66.632</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][B]</td>
<td>dut/DP/FC/mul_res[7]_21_s/I0</td>
</tr>
<tr>
<td>67.677</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_21_s/COUT</td>
</tr>
<tr>
<td>67.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][A]</td>
<td>dut/DP/FC/mult_137167_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>68.240</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137167_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>69.699</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>dut/DP/FC/mul_res[7]_22_s5/I0</td>
</tr>
<tr>
<td>70.731</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_22_s5/F</td>
</tr>
<tr>
<td>71.068</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][A]</td>
<td>dut/DP/FC/dense_temp[7]_14_s/I1</td>
</tr>
<tr>
<td>71.769</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[7]_14_s/SUM</td>
</tr>
<tr>
<td>71.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[7]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>dut/DP/FC/dense[7]_14_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>dut/DP/FC/dense[7]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>46</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.038, 52.130%; route: 29.633, 42.865%; tC2Q: 3.460, 5.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[8]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.645</td>
<td>5.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td>dut/DP/FC/mult_139_s181/I0</td>
</tr>
<tr>
<td>12.467</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139_s181/F</td>
</tr>
<tr>
<td>13.602</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_1_s/I1</td>
</tr>
<tr>
<td>14.152</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>dut/DP/FC/mult_139147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.519</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_2_s/I0</td>
</tr>
<tr>
<td>16.564</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_2_s/COUT</td>
</tr>
<tr>
<td>16.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[1][A]</td>
<td>dut/DP/FC/mult_139148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.262</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_3_s/I0</td>
</tr>
<tr>
<td>19.307</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_3_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[1][A]</td>
<td>dut/DP/FC/mult_139149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>21.176</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_4_s/I0</td>
</tr>
<tr>
<td>22.221</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_4_s/COUT</td>
</tr>
<tr>
<td>22.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[1][A]</td>
<td>dut/DP/FC/mult_139150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.784</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.588</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_5_s/I0</td>
</tr>
<tr>
<td>24.633</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_5_s/COUT</td>
</tr>
<tr>
<td>24.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>dut/DP/FC/mult_139151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>24.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>24.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>dut/DP/FC/mult_139151_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>25.253</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.712</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>dut/DP/FC/mult_139152_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.757</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>27.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>dut/DP/FC/mult_139152_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.320</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>29.125</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][A]</td>
<td>dut/DP/FC/mult_139153_DOUT_1_s/I0</td>
</tr>
<tr>
<td>30.170</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>30.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][B]</td>
<td>dut/DP/FC/mult_139153_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>30.733</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>31.868</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][A]</td>
<td>dut/DP/FC/mult_139154_DOUT_1_s/I0</td>
</tr>
<tr>
<td>32.913</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>32.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][B]</td>
<td>dut/DP/FC/mult_139154_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>33.476</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td>dut/DP/FC/mult_139155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.656</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][B]</td>
<td>dut/DP/FC/mult_139155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.219</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.023</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dut/DP/FC/mult_139156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dut/DP/FC/mult_139156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>38.631</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>40.405</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>dut/DP/FC/mult_139157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>41.450</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>41.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][B]</td>
<td>dut/DP/FC/mult_139157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>43.318</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>dut/DP/FC/mult_139158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>44.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>44.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>dut/DP/FC/mult_139158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>44.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>46.215</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>dut/DP/FC/mult_139159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.918</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>47.739</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][A]</td>
<td>dut/DP/FC/mul_res[8]_14_s/I0</td>
</tr>
<tr>
<td>48.784</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_14_s/COUT</td>
</tr>
<tr>
<td>48.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][B]</td>
<td>dut/DP/FC/mult_139160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>49.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.482</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>dut/DP/FC/mul_res[8]_15_s/I0</td>
</tr>
<tr>
<td>51.527</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_15_s/COUT</td>
</tr>
<tr>
<td>51.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>dut/DP/FC/mult_139161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>53.714</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_16_s/I0</td>
</tr>
<tr>
<td>54.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_16_s/COUT</td>
</tr>
<tr>
<td>54.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>dut/DP/FC/mult_139162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.322</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.457</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>dut/DP/FC/mul_res[8]_17_s/I0</td>
</tr>
<tr>
<td>57.502</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_17_s/COUT</td>
</tr>
<tr>
<td>57.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>dut/DP/FC/mult_139163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.065</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.886</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>dut/DP/FC/mul_res[8]_18_s/I0</td>
</tr>
<tr>
<td>59.931</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_18_s/COUT</td>
</tr>
<tr>
<td>59.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>dut/DP/FC/mult_139164_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>60.494</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139164_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>61.298</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>dut/DP/FC/mul_res[8]_19_s/I0</td>
</tr>
<tr>
<td>62.343</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_19_s/COUT</td>
</tr>
<tr>
<td>62.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>dut/DP/FC/mult_139165_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>62.906</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139165_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>64.195</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_20_s/I0</td>
</tr>
<tr>
<td>65.240</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_20_s/COUT</td>
</tr>
<tr>
<td>65.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>dut/DP/FC/mult_139166_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>65.297</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139166_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>65.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>dut/DP/FC/mult_139166_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>65.860</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139166_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>66.681</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>dut/DP/FC/mult_139167_DOUT_1_s/I0</td>
</tr>
<tr>
<td>67.726</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139167_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>67.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>dut/DP/FC/mult_139167_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>68.289</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139167_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>68.294</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][A]</td>
<td>dut/DP/FC/mul_res[8]_23_s3/I2</td>
</tr>
<tr>
<td>69.393</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_23_s3/F</td>
</tr>
<tr>
<td>70.847</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C14[1][B]</td>
<td>dut/DP/FC/dense_temp[8]_15_s/I1</td>
</tr>
<tr>
<td>71.548</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[8]_15_s/SUM</td>
</tr>
<tr>
<td>71.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[8]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>dut/DP/FC/dense[8]_15_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>dut/DP/FC/dense[8]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>46</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 35.104, 50.942%; route: 30.346, 44.037%; tC2Q: 3.460, 5.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[8]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.645</td>
<td>5.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td>dut/DP/FC/mult_139_s181/I0</td>
</tr>
<tr>
<td>12.467</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139_s181/F</td>
</tr>
<tr>
<td>13.602</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_1_s/I1</td>
</tr>
<tr>
<td>14.152</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>dut/DP/FC/mult_139147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.519</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_2_s/I0</td>
</tr>
<tr>
<td>16.564</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_2_s/COUT</td>
</tr>
<tr>
<td>16.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[1][A]</td>
<td>dut/DP/FC/mult_139148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.262</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_3_s/I0</td>
</tr>
<tr>
<td>19.307</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_3_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[1][A]</td>
<td>dut/DP/FC/mult_139149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>21.176</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_4_s/I0</td>
</tr>
<tr>
<td>22.221</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_4_s/COUT</td>
</tr>
<tr>
<td>22.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[1][A]</td>
<td>dut/DP/FC/mult_139150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.784</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.588</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_5_s/I0</td>
</tr>
<tr>
<td>24.633</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_5_s/COUT</td>
</tr>
<tr>
<td>24.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>dut/DP/FC/mult_139151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>24.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>24.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>dut/DP/FC/mult_139151_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>25.253</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.712</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>dut/DP/FC/mult_139152_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.757</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>27.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>dut/DP/FC/mult_139152_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.320</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>29.125</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][A]</td>
<td>dut/DP/FC/mult_139153_DOUT_1_s/I0</td>
</tr>
<tr>
<td>30.170</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>30.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][B]</td>
<td>dut/DP/FC/mult_139153_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>30.733</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>31.868</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][A]</td>
<td>dut/DP/FC/mult_139154_DOUT_1_s/I0</td>
</tr>
<tr>
<td>32.913</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>32.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][B]</td>
<td>dut/DP/FC/mult_139154_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>33.476</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td>dut/DP/FC/mult_139155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.656</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][B]</td>
<td>dut/DP/FC/mult_139155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.219</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.023</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dut/DP/FC/mult_139156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dut/DP/FC/mult_139156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>38.631</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>40.405</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>dut/DP/FC/mult_139157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>41.450</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>41.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][B]</td>
<td>dut/DP/FC/mult_139157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>43.318</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>dut/DP/FC/mult_139158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>44.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>44.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>dut/DP/FC/mult_139158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>44.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>46.215</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>dut/DP/FC/mult_139159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.918</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>47.739</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][A]</td>
<td>dut/DP/FC/mul_res[8]_14_s/I0</td>
</tr>
<tr>
<td>48.784</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_14_s/COUT</td>
</tr>
<tr>
<td>48.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][B]</td>
<td>dut/DP/FC/mult_139160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>49.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.482</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>dut/DP/FC/mul_res[8]_15_s/I0</td>
</tr>
<tr>
<td>51.527</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_15_s/COUT</td>
</tr>
<tr>
<td>51.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>dut/DP/FC/mult_139161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>53.714</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_16_s/I0</td>
</tr>
<tr>
<td>54.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_16_s/COUT</td>
</tr>
<tr>
<td>54.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>dut/DP/FC/mult_139162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.322</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.457</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>dut/DP/FC/mul_res[8]_17_s/I0</td>
</tr>
<tr>
<td>57.502</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_17_s/COUT</td>
</tr>
<tr>
<td>57.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>dut/DP/FC/mult_139163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.065</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.886</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>dut/DP/FC/mul_res[8]_18_s/I0</td>
</tr>
<tr>
<td>59.931</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_18_s/COUT</td>
</tr>
<tr>
<td>59.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>dut/DP/FC/mult_139164_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>60.494</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139164_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>61.298</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>dut/DP/FC/mul_res[8]_19_s/I0</td>
</tr>
<tr>
<td>62.343</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_19_s/COUT</td>
</tr>
<tr>
<td>62.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>dut/DP/FC/mult_139165_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>62.906</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139165_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>64.195</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_20_s/I0</td>
</tr>
<tr>
<td>65.240</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_20_s/COUT</td>
</tr>
<tr>
<td>65.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>dut/DP/FC/mult_139166_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>65.803</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139166_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>66.293</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>dut/DP/FC/mul_res[8]_21_s/I0</td>
</tr>
<tr>
<td>67.338</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_21_s/COUT</td>
</tr>
<tr>
<td>67.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>dut/DP/FC/mult_139167_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>67.901</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139167_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>67.912</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>dut/DP/FC/mul_res[8]_22_s5/I0</td>
</tr>
<tr>
<td>68.538</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_22_s5/F</td>
</tr>
<tr>
<td>70.008</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C14[1][A]</td>
<td>dut/DP/FC/dense_temp[8]_14_s/I1</td>
</tr>
<tr>
<td>70.709</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[8]_14_s/SUM</td>
</tr>
<tr>
<td>70.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[8]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>dut/DP/FC/dense[8]_14_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>dut/DP/FC/dense[8]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 34.574, 50.791%; route: 30.037, 44.126%; tC2Q: 3.460, 5.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>69.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[7]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.641</td>
<td>5.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>dut/DP/FC/mult_137_s181/I0</td>
</tr>
<tr>
<td>12.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137_s181/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_1_s/I1</td>
</tr>
<tr>
<td>13.713</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>dut/DP/FC/mult_137147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.276</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.582</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_2_s/I0</td>
</tr>
<tr>
<td>16.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_2_s/COUT</td>
</tr>
<tr>
<td>16.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td>dut/DP/FC/mult_137148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.190</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.011</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_3_s/I0</td>
</tr>
<tr>
<td>19.056</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_3_s/COUT</td>
</tr>
<tr>
<td>19.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[1][A]</td>
<td>dut/DP/FC/mult_137149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.619</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.924</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[0][B]</td>
<td>dut/DP/FC/mul_res[7]_4_s/I0</td>
</tr>
<tr>
<td>21.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_4_s/COUT</td>
</tr>
<tr>
<td>21.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[1][A]</td>
<td>dut/DP/FC/mult_137150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.532</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.156</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>dut/DP/FC/mul_res[7]_5_s/I0</td>
</tr>
<tr>
<td>25.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_5_s/COUT</td>
</tr>
<tr>
<td>25.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>dut/DP/FC/mult_137151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137151_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.069</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_6_s/I0</td>
</tr>
<tr>
<td>28.114</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_6_s/COUT</td>
</tr>
<tr>
<td>28.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[1][A]</td>
<td>dut/DP/FC/mult_137152_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137152_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>29.498</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_7_s/I0</td>
</tr>
<tr>
<td>30.543</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_7_s/COUT</td>
</tr>
<tr>
<td>30.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>dut/DP/FC/mult_137153_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.106</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137153_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.927</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_8_s/I0</td>
</tr>
<tr>
<td>32.972</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_8_s/COUT</td>
</tr>
<tr>
<td>32.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td>dut/DP/FC/mult_137154_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>33.535</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137154_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>35.154</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_9_s/I0</td>
</tr>
<tr>
<td>36.199</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_9_s/COUT</td>
</tr>
<tr>
<td>36.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][A]</td>
<td>dut/DP/FC/mult_137155_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>36.762</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137155_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.583</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_10_s/I0</td>
</tr>
<tr>
<td>38.628</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_10_s/COUT</td>
</tr>
<tr>
<td>38.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[1][A]</td>
<td>dut/DP/FC/mult_137156_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.191</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137156_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>40.815</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_11_s/I0</td>
</tr>
<tr>
<td>41.860</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_11_s/COUT</td>
</tr>
<tr>
<td>41.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[1][A]</td>
<td>dut/DP/FC/mult_137157_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.423</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137157_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>43.244</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_12_s/I0</td>
</tr>
<tr>
<td>44.289</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_12_s/COUT</td>
</tr>
<tr>
<td>44.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>dut/DP/FC/mult_137158_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>44.852</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137158_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>46.141</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][B]</td>
<td>dut/DP/FC/mul_res[7]_13_s/I0</td>
</tr>
<tr>
<td>47.186</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_13_s/COUT</td>
</tr>
<tr>
<td>47.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[2][A]</td>
<td>dut/DP/FC/mult_137159_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>47.749</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>49.038</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td>dut/DP/FC/mul_res[7]_14_s/I0</td>
</tr>
<tr>
<td>50.083</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_14_s/COUT</td>
</tr>
<tr>
<td>50.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][B]</td>
<td>dut/DP/FC/mult_137160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.646</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.136</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[0][B]</td>
<td>dut/DP/FC/mul_res[7]_15_s/I0</td>
</tr>
<tr>
<td>52.181</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_15_s/COUT</td>
</tr>
<tr>
<td>52.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[1][A]</td>
<td>dut/DP/FC/mult_137161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.744</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>54.367</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>dut/DP/FC/mul_res[7]_16_s/I0</td>
</tr>
<tr>
<td>55.412</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_16_s/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>dut/DP/FC/mult_137162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.975</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.465</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[0][B]</td>
<td>dut/DP/FC/mul_res[7]_17_s/I0</td>
</tr>
<tr>
<td>57.510</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_17_s/COUT</td>
</tr>
<tr>
<td>57.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[1][A]</td>
<td>dut/DP/FC/mult_137163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.073</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.894</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/DP/FC/mul_res[7]_18_s/I0</td>
</tr>
<tr>
<td>59.939</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_18_s/COUT</td>
</tr>
<tr>
<td>59.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][B]</td>
<td>dut/DP/FC/mult_137164_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>60.502</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137164_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>62.122</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C7[0][B]</td>
<td>dut/DP/FC/mul_res[7]_19_s/I0</td>
</tr>
<tr>
<td>63.167</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_19_s/COUT</td>
</tr>
<tr>
<td>63.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C7[1][A]</td>
<td>dut/DP/FC/mult_137165_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>63.730</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137165_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>64.534</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C6[0][A]</td>
<td>dut/DP/FC/mul_res[7]_20_s/I0</td>
</tr>
<tr>
<td>65.579</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_20_s/COUT</td>
</tr>
<tr>
<td>65.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C6[0][B]</td>
<td>dut/DP/FC/mult_137166_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>66.142</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137166_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>66.632</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][B]</td>
<td>dut/DP/FC/mul_res[7]_21_s/I0</td>
</tr>
<tr>
<td>67.335</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_21_s/SUM</td>
</tr>
<tr>
<td>68.789</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td>dut/DP/FC/dense_temp[7]_13_s/I1</td>
</tr>
<tr>
<td>69.490</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[7]_13_s/SUM</td>
</tr>
<tr>
<td>69.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[7]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>dut/DP/FC/dense[7]_13_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>dut/DP/FC/dense[7]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>44</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 34.101, 51.010%; route: 29.291, 43.815%; tC2Q: 3.460, 5.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>69.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[9]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_3_s/DO[0]</td>
</tr>
<tr>
<td>12.438</td>
<td>6.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>dut/DP/FC/mult_141_s172/I0</td>
</tr>
<tr>
<td>13.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141_s172/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>dut/DP/FC/mult_141147_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.320</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>dut/DP/FC/mult_141147_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>15.883</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.018</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>dut/DP/FC/mult_141148_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.063</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>dut/DP/FC/mult_141148_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.626</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.430</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td>dut/DP/FC/mult_141149_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.475</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>20.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>dut/DP/FC/mult_141149_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>21.038</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.843</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>dut/DP/FC/mult_141150_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.888</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>dut/DP/FC/mult_141150_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>23.451</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>24.740</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>dut/DP/FC/mult_141151_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.785</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>25.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>dut/DP/FC/mult_141151_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.636</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>dut/DP/FC/mult_141152_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>dut/DP/FC/mult_141152_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.533</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td>dut/DP/FC/mult_141153_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.578</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][A]</td>
<td>dut/DP/FC/mult_141153_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.141</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.276</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>dut/DP/FC/mult_141154_DOUT_2_s/I0</td>
</tr>
<tr>
<td>33.979</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.954</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>dut/DP/FC/mult_141155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.999</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>dut/DP/FC/mult_141155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.562</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.697</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][A]</td>
<td>dut/DP/FC/mult_141156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.742</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][B]</td>
<td>dut/DP/FC/mult_141156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>39.305</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>39.795</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][A]</td>
<td>dut/DP/FC/mult_141157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>40.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>40.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][B]</td>
<td>dut/DP/FC/mult_141157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>41.403</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>42.208</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>dut/DP/FC/mult_141158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>43.253</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>43.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>dut/DP/FC/mult_141158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>43.816</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>45.121</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>dut/DP/FC/mult_141159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.166</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>46.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>dut/DP/FC/mult_141159_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>46.729</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>47.219</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>dut/DP/FC/mult_141160_DOUT_1_s/I0</td>
</tr>
<tr>
<td>48.264</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>48.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>dut/DP/FC/mult_141160_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>48.827</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.962</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>dut/DP/FC/mult_141161_DOUT_1_s/I0</td>
</tr>
<tr>
<td>51.007</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>51.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>dut/DP/FC/mult_141161_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>51.570</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>52.375</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[0][B]</td>
<td>dut/DP/FC/mult_141162_DOUT_1_s/I0</td>
</tr>
<tr>
<td>53.420</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141162_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>53.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[1][A]</td>
<td>dut/DP/FC/mult_141162_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>53.983</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141162_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>54.803</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][A]</td>
<td>dut/DP/FC/mult_141163_DOUT_1_s/I0</td>
</tr>
<tr>
<td>55.848</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141163_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>55.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>dut/DP/FC/mult_141163_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>56.411</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141163_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>57.216</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[0][B]</td>
<td>dut/DP/FC/mult_141164_DOUT_1_s/I0</td>
</tr>
<tr>
<td>58.261</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141164_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>58.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[1][A]</td>
<td>dut/DP/FC/mult_141164_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>58.824</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141164_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>59.645</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C4[1][A]</td>
<td>dut/DP/FC/mult_141165_DOUT_1_s/I0</td>
</tr>
<tr>
<td>60.690</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141165_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>60.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C4[1][B]</td>
<td>dut/DP/FC/mult_141165_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>61.253</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141165_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>61.743</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C4[0][B]</td>
<td>dut/DP/FC/mult_141166_DOUT_1_s/I0</td>
</tr>
<tr>
<td>62.788</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141166_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>62.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C4[1][A]</td>
<td>dut/DP/FC/mult_141166_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>63.351</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141166_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>64.172</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C5[1][A]</td>
<td>dut/DP/FC/mult_141167_DOUT_1_s/I0</td>
</tr>
<tr>
<td>64.900</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141167_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>65.688</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[3][A]</td>
<td>dut/DP/FC/mul_res[9]_22_s5/I0</td>
</tr>
<tr>
<td>66.720</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C6[3][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_22_s5/F</td>
</tr>
<tr>
<td>68.190</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td>dut/DP/FC/dense_temp[9]_14_s/I1</td>
</tr>
<tr>
<td>68.740</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[9]_14_s/COUT</td>
</tr>
<tr>
<td>68.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C13[1][B]</td>
<td>dut/DP/FC/dense_temp[9]_15_s/CIN</td>
</tr>
<tr>
<td>69.303</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[9]_15_s/SUM</td>
</tr>
<tr>
<td>69.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[9]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>dut/DP/FC/dense[9]_15_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>dut/DP/FC/dense[9]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 35.160, 52.741%; route: 28.045, 42.069%; tC2Q: 3.460, 5.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[9]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_3_s/DO[0]</td>
</tr>
<tr>
<td>12.438</td>
<td>6.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>dut/DP/FC/mult_141_s172/I0</td>
</tr>
<tr>
<td>13.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141_s172/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>dut/DP/FC/mult_141147_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.320</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>dut/DP/FC/mult_141147_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>15.883</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.018</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>dut/DP/FC/mult_141148_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.063</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>dut/DP/FC/mult_141148_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.626</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.430</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td>dut/DP/FC/mult_141149_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.475</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>20.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>dut/DP/FC/mult_141149_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>21.038</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.843</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>dut/DP/FC/mult_141150_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.888</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>dut/DP/FC/mult_141150_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>23.451</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>24.740</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>dut/DP/FC/mult_141151_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.785</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>25.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>dut/DP/FC/mult_141151_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.636</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>dut/DP/FC/mult_141152_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>dut/DP/FC/mult_141152_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.533</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td>dut/DP/FC/mult_141153_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.578</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][A]</td>
<td>dut/DP/FC/mult_141153_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.141</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.276</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>dut/DP/FC/mult_141154_DOUT_2_s/I0</td>
</tr>
<tr>
<td>33.979</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.954</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>dut/DP/FC/mult_141155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.999</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>dut/DP/FC/mult_141155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.562</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.697</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][A]</td>
<td>dut/DP/FC/mult_141156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.742</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][B]</td>
<td>dut/DP/FC/mult_141156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>39.305</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>39.795</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][A]</td>
<td>dut/DP/FC/mult_141157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>40.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>40.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][B]</td>
<td>dut/DP/FC/mult_141157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>41.403</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>42.208</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>dut/DP/FC/mult_141158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>43.253</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>43.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>dut/DP/FC/mult_141158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>43.816</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>45.121</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>dut/DP/FC/mult_141159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.166</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>46.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>dut/DP/FC/mult_141159_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>46.729</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>47.219</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>dut/DP/FC/mult_141160_DOUT_1_s/I0</td>
</tr>
<tr>
<td>48.264</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>48.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>dut/DP/FC/mult_141160_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>48.827</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.962</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>dut/DP/FC/mult_141161_DOUT_1_s/I0</td>
</tr>
<tr>
<td>51.007</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>51.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>dut/DP/FC/mult_141161_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>51.570</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>52.375</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[0][B]</td>
<td>dut/DP/FC/mult_141162_DOUT_1_s/I0</td>
</tr>
<tr>
<td>53.420</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141162_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>53.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[1][A]</td>
<td>dut/DP/FC/mult_141162_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>53.983</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141162_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>54.803</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][A]</td>
<td>dut/DP/FC/mult_141163_DOUT_1_s/I0</td>
</tr>
<tr>
<td>55.848</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141163_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>55.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>dut/DP/FC/mult_141163_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>56.411</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141163_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>57.216</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[0][B]</td>
<td>dut/DP/FC/mult_141164_DOUT_1_s/I0</td>
</tr>
<tr>
<td>58.261</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141164_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>58.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[1][A]</td>
<td>dut/DP/FC/mult_141164_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>58.824</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141164_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>59.645</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C4[1][A]</td>
<td>dut/DP/FC/mult_141165_DOUT_1_s/I0</td>
</tr>
<tr>
<td>60.690</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141165_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>60.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C4[1][B]</td>
<td>dut/DP/FC/mult_141165_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>61.253</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141165_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>61.743</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C4[0][B]</td>
<td>dut/DP/FC/mult_141166_DOUT_1_s/I0</td>
</tr>
<tr>
<td>62.788</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141166_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>62.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C4[1][A]</td>
<td>dut/DP/FC/mult_141166_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>63.351</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141166_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>64.172</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C5[1][A]</td>
<td>dut/DP/FC/mult_141167_DOUT_1_s/I0</td>
</tr>
<tr>
<td>64.900</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141167_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>65.688</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[3][A]</td>
<td>dut/DP/FC/mul_res[9]_22_s5/I0</td>
</tr>
<tr>
<td>66.720</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C6[3][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_22_s5/F</td>
</tr>
<tr>
<td>68.190</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td>dut/DP/FC/dense_temp[9]_14_s/I1</td>
</tr>
<tr>
<td>68.891</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[9]_14_s/SUM</td>
</tr>
<tr>
<td>68.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[9]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>dut/DP/FC/dense[9]_14_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>dut/DP/FC/dense[9]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>44</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 34.748, 52.447%; route: 28.045, 42.330%; tC2Q: 3.460, 5.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[8]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.645</td>
<td>5.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td>dut/DP/FC/mult_139_s181/I0</td>
</tr>
<tr>
<td>12.467</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139_s181/F</td>
</tr>
<tr>
<td>13.602</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_1_s/I1</td>
</tr>
<tr>
<td>14.152</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>dut/DP/FC/mult_139147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.519</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_2_s/I0</td>
</tr>
<tr>
<td>16.564</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_2_s/COUT</td>
</tr>
<tr>
<td>16.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[1][A]</td>
<td>dut/DP/FC/mult_139148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.262</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_3_s/I0</td>
</tr>
<tr>
<td>19.307</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_3_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[1][A]</td>
<td>dut/DP/FC/mult_139149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>21.176</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_4_s/I0</td>
</tr>
<tr>
<td>22.221</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_4_s/COUT</td>
</tr>
<tr>
<td>22.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[1][A]</td>
<td>dut/DP/FC/mult_139150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.784</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.588</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_5_s/I0</td>
</tr>
<tr>
<td>24.633</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_5_s/COUT</td>
</tr>
<tr>
<td>24.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>dut/DP/FC/mult_139151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>24.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>24.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>dut/DP/FC/mult_139151_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>25.253</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.712</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>dut/DP/FC/mult_139152_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.757</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>27.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>dut/DP/FC/mult_139152_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.320</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>29.125</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][A]</td>
<td>dut/DP/FC/mult_139153_DOUT_1_s/I0</td>
</tr>
<tr>
<td>30.170</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>30.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][B]</td>
<td>dut/DP/FC/mult_139153_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>30.733</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>31.868</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][A]</td>
<td>dut/DP/FC/mult_139154_DOUT_1_s/I0</td>
</tr>
<tr>
<td>32.913</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>32.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][B]</td>
<td>dut/DP/FC/mult_139154_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>33.476</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td>dut/DP/FC/mult_139155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.656</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][B]</td>
<td>dut/DP/FC/mult_139155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.219</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.023</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dut/DP/FC/mult_139156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dut/DP/FC/mult_139156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>38.631</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>40.405</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>dut/DP/FC/mult_139157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>41.450</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>41.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][B]</td>
<td>dut/DP/FC/mult_139157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>43.318</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>dut/DP/FC/mult_139158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>44.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>44.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>dut/DP/FC/mult_139158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>44.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>46.215</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>dut/DP/FC/mult_139159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.918</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>47.739</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][A]</td>
<td>dut/DP/FC/mul_res[8]_14_s/I0</td>
</tr>
<tr>
<td>48.784</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_14_s/COUT</td>
</tr>
<tr>
<td>48.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][B]</td>
<td>dut/DP/FC/mult_139160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>49.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.482</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>dut/DP/FC/mul_res[8]_15_s/I0</td>
</tr>
<tr>
<td>51.527</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_15_s/COUT</td>
</tr>
<tr>
<td>51.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>dut/DP/FC/mult_139161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>53.714</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_16_s/I0</td>
</tr>
<tr>
<td>54.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_16_s/COUT</td>
</tr>
<tr>
<td>54.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>dut/DP/FC/mult_139162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.322</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.457</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>dut/DP/FC/mul_res[8]_17_s/I0</td>
</tr>
<tr>
<td>57.502</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_17_s/COUT</td>
</tr>
<tr>
<td>57.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>dut/DP/FC/mult_139163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.065</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.886</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>dut/DP/FC/mul_res[8]_18_s/I0</td>
</tr>
<tr>
<td>59.931</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_18_s/COUT</td>
</tr>
<tr>
<td>59.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>dut/DP/FC/mult_139164_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>60.494</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139164_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>61.298</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>dut/DP/FC/mul_res[8]_19_s/I0</td>
</tr>
<tr>
<td>62.343</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_19_s/COUT</td>
</tr>
<tr>
<td>62.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>dut/DP/FC/mult_139165_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>62.906</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139165_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>64.195</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_20_s/I0</td>
</tr>
<tr>
<td>65.240</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_20_s/COUT</td>
</tr>
<tr>
<td>65.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>dut/DP/FC/mult_139166_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>65.803</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139166_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>66.293</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>dut/DP/FC/mul_res[8]_21_s/I0</td>
</tr>
<tr>
<td>66.996</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_21_s/SUM</td>
</tr>
<tr>
<td>68.135</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C14[0][B]</td>
<td>dut/DP/FC/dense_temp[8]_13_s/I1</td>
</tr>
<tr>
<td>68.836</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[8]_13_s/SUM</td>
</tr>
<tr>
<td>68.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[8]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>dut/DP/FC/dense[8]_13_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>dut/DP/FC/dense[8]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>43</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 33.043, 49.915%; route: 29.695, 44.858%; tC2Q: 3.460, 5.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[7]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.641</td>
<td>5.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>dut/DP/FC/mult_137_s181/I0</td>
</tr>
<tr>
<td>12.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137_s181/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_1_s/I1</td>
</tr>
<tr>
<td>13.713</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>dut/DP/FC/mult_137147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.276</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.582</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_2_s/I0</td>
</tr>
<tr>
<td>16.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_2_s/COUT</td>
</tr>
<tr>
<td>16.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td>dut/DP/FC/mult_137148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.190</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.011</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_3_s/I0</td>
</tr>
<tr>
<td>19.056</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_3_s/COUT</td>
</tr>
<tr>
<td>19.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[1][A]</td>
<td>dut/DP/FC/mult_137149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.619</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.924</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[0][B]</td>
<td>dut/DP/FC/mul_res[7]_4_s/I0</td>
</tr>
<tr>
<td>21.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_4_s/COUT</td>
</tr>
<tr>
<td>21.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[1][A]</td>
<td>dut/DP/FC/mult_137150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.532</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.156</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>dut/DP/FC/mul_res[7]_5_s/I0</td>
</tr>
<tr>
<td>25.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_5_s/COUT</td>
</tr>
<tr>
<td>25.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>dut/DP/FC/mult_137151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137151_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.069</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_6_s/I0</td>
</tr>
<tr>
<td>28.114</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_6_s/COUT</td>
</tr>
<tr>
<td>28.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[1][A]</td>
<td>dut/DP/FC/mult_137152_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137152_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>29.498</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_7_s/I0</td>
</tr>
<tr>
<td>30.543</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_7_s/COUT</td>
</tr>
<tr>
<td>30.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>dut/DP/FC/mult_137153_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.106</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137153_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.927</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_8_s/I0</td>
</tr>
<tr>
<td>32.972</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_8_s/COUT</td>
</tr>
<tr>
<td>32.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td>dut/DP/FC/mult_137154_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>33.535</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137154_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>35.154</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_9_s/I0</td>
</tr>
<tr>
<td>36.199</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_9_s/COUT</td>
</tr>
<tr>
<td>36.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][A]</td>
<td>dut/DP/FC/mult_137155_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>36.762</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137155_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.583</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_10_s/I0</td>
</tr>
<tr>
<td>38.628</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_10_s/COUT</td>
</tr>
<tr>
<td>38.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[1][A]</td>
<td>dut/DP/FC/mult_137156_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.191</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137156_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>40.815</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_11_s/I0</td>
</tr>
<tr>
<td>41.860</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_11_s/COUT</td>
</tr>
<tr>
<td>41.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[1][A]</td>
<td>dut/DP/FC/mult_137157_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.423</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137157_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>43.244</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_12_s/I0</td>
</tr>
<tr>
<td>44.289</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_12_s/COUT</td>
</tr>
<tr>
<td>44.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>dut/DP/FC/mult_137158_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>44.852</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137158_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>46.141</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][B]</td>
<td>dut/DP/FC/mul_res[7]_13_s/I0</td>
</tr>
<tr>
<td>47.186</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_13_s/COUT</td>
</tr>
<tr>
<td>47.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[2][A]</td>
<td>dut/DP/FC/mult_137159_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>47.749</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>49.038</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td>dut/DP/FC/mul_res[7]_14_s/I0</td>
</tr>
<tr>
<td>50.083</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_14_s/COUT</td>
</tr>
<tr>
<td>50.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][B]</td>
<td>dut/DP/FC/mult_137160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.646</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.136</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[0][B]</td>
<td>dut/DP/FC/mul_res[7]_15_s/I0</td>
</tr>
<tr>
<td>52.181</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_15_s/COUT</td>
</tr>
<tr>
<td>52.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[1][A]</td>
<td>dut/DP/FC/mult_137161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.744</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>54.367</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>dut/DP/FC/mul_res[7]_16_s/I0</td>
</tr>
<tr>
<td>55.412</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_16_s/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>dut/DP/FC/mult_137162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.975</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.465</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[0][B]</td>
<td>dut/DP/FC/mul_res[7]_17_s/I0</td>
</tr>
<tr>
<td>57.510</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_17_s/COUT</td>
</tr>
<tr>
<td>57.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[1][A]</td>
<td>dut/DP/FC/mult_137163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.073</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.894</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/DP/FC/mul_res[7]_18_s/I0</td>
</tr>
<tr>
<td>59.939</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_18_s/COUT</td>
</tr>
<tr>
<td>59.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][B]</td>
<td>dut/DP/FC/mult_137164_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>60.502</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137164_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>62.122</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C7[0][B]</td>
<td>dut/DP/FC/mul_res[7]_19_s/I0</td>
</tr>
<tr>
<td>63.167</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_19_s/COUT</td>
</tr>
<tr>
<td>63.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C7[1][A]</td>
<td>dut/DP/FC/mult_137165_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>63.730</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137165_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>64.534</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C6[0][A]</td>
<td>dut/DP/FC/mul_res[7]_20_s/I0</td>
</tr>
<tr>
<td>65.237</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_20_s/SUM</td>
</tr>
<tr>
<td>66.697</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][A]</td>
<td>dut/DP/FC/dense_temp[7]_12_s/I1</td>
</tr>
<tr>
<td>67.398</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[7]_12_s/SUM</td>
</tr>
<tr>
<td>67.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[7]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>dut/DP/FC/dense[7]_12_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>dut/DP/FC/dense[7]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>42</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 32.493, 50.175%; route: 28.807, 44.482%; tC2Q: 3.460, 5.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[8]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.645</td>
<td>5.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td>dut/DP/FC/mult_139_s181/I0</td>
</tr>
<tr>
<td>12.467</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139_s181/F</td>
</tr>
<tr>
<td>13.602</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_1_s/I1</td>
</tr>
<tr>
<td>14.152</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>dut/DP/FC/mult_139147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.519</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_2_s/I0</td>
</tr>
<tr>
<td>16.564</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_2_s/COUT</td>
</tr>
<tr>
<td>16.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[1][A]</td>
<td>dut/DP/FC/mult_139148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.262</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_3_s/I0</td>
</tr>
<tr>
<td>19.307</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_3_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[1][A]</td>
<td>dut/DP/FC/mult_139149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>21.176</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_4_s/I0</td>
</tr>
<tr>
<td>22.221</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_4_s/COUT</td>
</tr>
<tr>
<td>22.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[1][A]</td>
<td>dut/DP/FC/mult_139150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.784</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.588</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_5_s/I0</td>
</tr>
<tr>
<td>24.633</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_5_s/COUT</td>
</tr>
<tr>
<td>24.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>dut/DP/FC/mult_139151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>24.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>24.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>dut/DP/FC/mult_139151_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>25.253</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.712</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>dut/DP/FC/mult_139152_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.757</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>27.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>dut/DP/FC/mult_139152_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.320</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>29.125</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][A]</td>
<td>dut/DP/FC/mult_139153_DOUT_1_s/I0</td>
</tr>
<tr>
<td>30.170</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>30.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][B]</td>
<td>dut/DP/FC/mult_139153_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>30.733</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>31.868</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][A]</td>
<td>dut/DP/FC/mult_139154_DOUT_1_s/I0</td>
</tr>
<tr>
<td>32.913</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>32.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][B]</td>
<td>dut/DP/FC/mult_139154_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>33.476</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td>dut/DP/FC/mult_139155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.656</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][B]</td>
<td>dut/DP/FC/mult_139155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.219</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.023</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dut/DP/FC/mult_139156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dut/DP/FC/mult_139156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>38.631</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>40.405</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>dut/DP/FC/mult_139157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>41.450</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>41.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][B]</td>
<td>dut/DP/FC/mult_139157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>43.318</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>dut/DP/FC/mult_139158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>44.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>44.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>dut/DP/FC/mult_139158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>44.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>46.215</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>dut/DP/FC/mult_139159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.918</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>47.739</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][A]</td>
<td>dut/DP/FC/mul_res[8]_14_s/I0</td>
</tr>
<tr>
<td>48.784</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_14_s/COUT</td>
</tr>
<tr>
<td>48.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][B]</td>
<td>dut/DP/FC/mult_139160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>49.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.482</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>dut/DP/FC/mul_res[8]_15_s/I0</td>
</tr>
<tr>
<td>51.527</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_15_s/COUT</td>
</tr>
<tr>
<td>51.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>dut/DP/FC/mult_139161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>53.714</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_16_s/I0</td>
</tr>
<tr>
<td>54.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_16_s/COUT</td>
</tr>
<tr>
<td>54.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>dut/DP/FC/mult_139162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.322</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.457</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>dut/DP/FC/mul_res[8]_17_s/I0</td>
</tr>
<tr>
<td>57.502</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_17_s/COUT</td>
</tr>
<tr>
<td>57.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>dut/DP/FC/mult_139163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.065</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.886</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>dut/DP/FC/mul_res[8]_18_s/I0</td>
</tr>
<tr>
<td>59.931</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_18_s/COUT</td>
</tr>
<tr>
<td>59.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>dut/DP/FC/mult_139164_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>60.494</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139164_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>61.298</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>dut/DP/FC/mul_res[8]_19_s/I0</td>
</tr>
<tr>
<td>62.343</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_19_s/COUT</td>
</tr>
<tr>
<td>62.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>dut/DP/FC/mult_139165_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>62.906</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139165_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>64.195</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_20_s/I0</td>
</tr>
<tr>
<td>64.898</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_20_s/SUM</td>
</tr>
<tr>
<td>66.037</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C14[0][A]</td>
<td>dut/DP/FC/dense_temp[8]_12_s/I1</td>
</tr>
<tr>
<td>66.738</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[8]_12_s/SUM</td>
</tr>
<tr>
<td>66.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[8]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>dut/DP/FC/dense[8]_12_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>dut/DP/FC/dense[8]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>41</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.435, 49.040%; route: 29.205, 45.562%; tC2Q: 3.460, 5.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[9]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_3_s/DO[0]</td>
</tr>
<tr>
<td>12.438</td>
<td>6.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>dut/DP/FC/mult_141_s172/I0</td>
</tr>
<tr>
<td>13.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141_s172/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>dut/DP/FC/mult_141147_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.320</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>dut/DP/FC/mult_141147_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>15.883</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.018</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>dut/DP/FC/mult_141148_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.063</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>dut/DP/FC/mult_141148_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.626</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.430</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td>dut/DP/FC/mult_141149_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.475</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>20.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>dut/DP/FC/mult_141149_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>21.038</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.843</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>dut/DP/FC/mult_141150_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.888</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>dut/DP/FC/mult_141150_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>23.451</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>24.740</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>dut/DP/FC/mult_141151_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.785</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>25.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>dut/DP/FC/mult_141151_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.636</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>dut/DP/FC/mult_141152_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>dut/DP/FC/mult_141152_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.533</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td>dut/DP/FC/mult_141153_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.578</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][A]</td>
<td>dut/DP/FC/mult_141153_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.141</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.276</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>dut/DP/FC/mult_141154_DOUT_2_s/I0</td>
</tr>
<tr>
<td>33.979</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.954</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>dut/DP/FC/mult_141155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.999</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>dut/DP/FC/mult_141155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.562</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.697</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][A]</td>
<td>dut/DP/FC/mult_141156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.742</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][B]</td>
<td>dut/DP/FC/mult_141156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>39.305</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>39.795</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][A]</td>
<td>dut/DP/FC/mult_141157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>40.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>40.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][B]</td>
<td>dut/DP/FC/mult_141157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>41.403</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>42.208</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>dut/DP/FC/mult_141158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>43.253</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>43.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>dut/DP/FC/mult_141158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>43.816</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>45.121</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>dut/DP/FC/mult_141159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.166</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>46.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>dut/DP/FC/mult_141159_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>46.729</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>47.219</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>dut/DP/FC/mult_141160_DOUT_1_s/I0</td>
</tr>
<tr>
<td>48.264</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>48.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>dut/DP/FC/mult_141160_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>48.827</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.962</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>dut/DP/FC/mult_141161_DOUT_1_s/I0</td>
</tr>
<tr>
<td>51.007</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>51.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>dut/DP/FC/mult_141161_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>51.570</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>52.375</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[0][B]</td>
<td>dut/DP/FC/mult_141162_DOUT_1_s/I0</td>
</tr>
<tr>
<td>53.420</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141162_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>53.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[1][A]</td>
<td>dut/DP/FC/mult_141162_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>53.983</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141162_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>54.803</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][A]</td>
<td>dut/DP/FC/mult_141163_DOUT_1_s/I0</td>
</tr>
<tr>
<td>55.848</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141163_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>55.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>dut/DP/FC/mult_141163_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>56.411</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141163_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>57.216</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[0][B]</td>
<td>dut/DP/FC/mult_141164_DOUT_1_s/I0</td>
</tr>
<tr>
<td>58.261</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141164_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>58.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[1][A]</td>
<td>dut/DP/FC/mult_141164_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>58.824</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141164_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>59.645</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C4[1][A]</td>
<td>dut/DP/FC/mult_141165_DOUT_1_s/I0</td>
</tr>
<tr>
<td>60.348</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141165_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>61.168</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C4[0][A]</td>
<td>dut/DP/FC/mul_res[9]_20_s/I0</td>
</tr>
<tr>
<td>62.213</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_20_s/COUT</td>
</tr>
<tr>
<td>62.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C4[0][B]</td>
<td>dut/DP/FC/mult_141166_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>62.776</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141166_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>63.267</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C5[0][B]</td>
<td>dut/DP/FC/mul_res[9]_21_s/I0</td>
</tr>
<tr>
<td>63.970</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_21_s/SUM</td>
</tr>
<tr>
<td>65.109</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C13[0][B]</td>
<td>dut/DP/FC/dense_temp[9]_13_s/I1</td>
</tr>
<tr>
<td>65.810</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[9]_13_s/SUM</td>
</tr>
<tr>
<td>65.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[9]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>dut/DP/FC/dense[9]_13_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>dut/DP/FC/dense[9]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>42</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 32.786, 51.900%; route: 26.926, 42.623%; tC2Q: 3.460, 5.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>64.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[7]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.641</td>
<td>5.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>dut/DP/FC/mult_137_s181/I0</td>
</tr>
<tr>
<td>12.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137_s181/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_1_s/I1</td>
</tr>
<tr>
<td>13.713</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>dut/DP/FC/mult_137147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.276</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.582</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_2_s/I0</td>
</tr>
<tr>
<td>16.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_2_s/COUT</td>
</tr>
<tr>
<td>16.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td>dut/DP/FC/mult_137148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.190</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.011</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_3_s/I0</td>
</tr>
<tr>
<td>19.056</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_3_s/COUT</td>
</tr>
<tr>
<td>19.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[1][A]</td>
<td>dut/DP/FC/mult_137149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.619</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.924</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[0][B]</td>
<td>dut/DP/FC/mul_res[7]_4_s/I0</td>
</tr>
<tr>
<td>21.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_4_s/COUT</td>
</tr>
<tr>
<td>21.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[1][A]</td>
<td>dut/DP/FC/mult_137150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.532</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.156</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>dut/DP/FC/mul_res[7]_5_s/I0</td>
</tr>
<tr>
<td>25.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_5_s/COUT</td>
</tr>
<tr>
<td>25.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>dut/DP/FC/mult_137151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137151_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.069</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_6_s/I0</td>
</tr>
<tr>
<td>28.114</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_6_s/COUT</td>
</tr>
<tr>
<td>28.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[1][A]</td>
<td>dut/DP/FC/mult_137152_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137152_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>29.498</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_7_s/I0</td>
</tr>
<tr>
<td>30.543</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_7_s/COUT</td>
</tr>
<tr>
<td>30.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>dut/DP/FC/mult_137153_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.106</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137153_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.927</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_8_s/I0</td>
</tr>
<tr>
<td>32.972</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_8_s/COUT</td>
</tr>
<tr>
<td>32.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td>dut/DP/FC/mult_137154_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>33.535</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137154_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>35.154</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_9_s/I0</td>
</tr>
<tr>
<td>36.199</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_9_s/COUT</td>
</tr>
<tr>
<td>36.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][A]</td>
<td>dut/DP/FC/mult_137155_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>36.762</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137155_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.583</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_10_s/I0</td>
</tr>
<tr>
<td>38.628</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_10_s/COUT</td>
</tr>
<tr>
<td>38.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[1][A]</td>
<td>dut/DP/FC/mult_137156_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.191</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137156_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>40.815</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_11_s/I0</td>
</tr>
<tr>
<td>41.860</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_11_s/COUT</td>
</tr>
<tr>
<td>41.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[1][A]</td>
<td>dut/DP/FC/mult_137157_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.423</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137157_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>43.244</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_12_s/I0</td>
</tr>
<tr>
<td>44.289</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_12_s/COUT</td>
</tr>
<tr>
<td>44.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>dut/DP/FC/mult_137158_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>44.852</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137158_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>46.141</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][B]</td>
<td>dut/DP/FC/mul_res[7]_13_s/I0</td>
</tr>
<tr>
<td>47.186</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_13_s/COUT</td>
</tr>
<tr>
<td>47.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[2][A]</td>
<td>dut/DP/FC/mult_137159_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>47.749</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>49.038</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td>dut/DP/FC/mul_res[7]_14_s/I0</td>
</tr>
<tr>
<td>50.083</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_14_s/COUT</td>
</tr>
<tr>
<td>50.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][B]</td>
<td>dut/DP/FC/mult_137160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.646</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.136</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[0][B]</td>
<td>dut/DP/FC/mul_res[7]_15_s/I0</td>
</tr>
<tr>
<td>52.181</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_15_s/COUT</td>
</tr>
<tr>
<td>52.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[1][A]</td>
<td>dut/DP/FC/mult_137161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.744</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>54.367</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>dut/DP/FC/mul_res[7]_16_s/I0</td>
</tr>
<tr>
<td>55.412</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_16_s/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>dut/DP/FC/mult_137162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.975</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.465</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[0][B]</td>
<td>dut/DP/FC/mul_res[7]_17_s/I0</td>
</tr>
<tr>
<td>57.510</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_17_s/COUT</td>
</tr>
<tr>
<td>57.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[1][A]</td>
<td>dut/DP/FC/mult_137163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.073</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.894</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/DP/FC/mul_res[7]_18_s/I0</td>
</tr>
<tr>
<td>59.939</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_18_s/COUT</td>
</tr>
<tr>
<td>59.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][B]</td>
<td>dut/DP/FC/mult_137164_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>60.502</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137164_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>62.122</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C7[0][B]</td>
<td>dut/DP/FC/mul_res[7]_19_s/I0</td>
</tr>
<tr>
<td>62.825</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_19_s/SUM</td>
</tr>
<tr>
<td>64.278</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td>dut/DP/FC/dense_temp[7]_11_s/I1</td>
</tr>
<tr>
<td>64.979</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[7]_11_s/SUM</td>
</tr>
<tr>
<td>64.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[7]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>dut/DP/FC/dense[7]_11_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>dut/DP/FC/dense[7]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>40</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.885, 49.541%; route: 27.997, 44.908%; tC2Q: 3.460, 5.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>64.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[9]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_3_s/DO[0]</td>
</tr>
<tr>
<td>12.438</td>
<td>6.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>dut/DP/FC/mult_141_s172/I0</td>
</tr>
<tr>
<td>13.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141_s172/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>dut/DP/FC/mult_141147_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.320</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>dut/DP/FC/mult_141147_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>15.883</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.018</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>dut/DP/FC/mult_141148_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.063</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>dut/DP/FC/mult_141148_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.626</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.430</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td>dut/DP/FC/mult_141149_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.475</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>20.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>dut/DP/FC/mult_141149_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>21.038</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.843</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>dut/DP/FC/mult_141150_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.888</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>dut/DP/FC/mult_141150_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>23.451</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>24.740</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>dut/DP/FC/mult_141151_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.785</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>25.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>dut/DP/FC/mult_141151_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.636</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>dut/DP/FC/mult_141152_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>dut/DP/FC/mult_141152_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.533</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td>dut/DP/FC/mult_141153_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.578</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][A]</td>
<td>dut/DP/FC/mult_141153_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.141</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.276</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>dut/DP/FC/mult_141154_DOUT_2_s/I0</td>
</tr>
<tr>
<td>33.979</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.954</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>dut/DP/FC/mult_141155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.999</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>dut/DP/FC/mult_141155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.562</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.697</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][A]</td>
<td>dut/DP/FC/mult_141156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.742</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][B]</td>
<td>dut/DP/FC/mult_141156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>39.305</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>39.795</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][A]</td>
<td>dut/DP/FC/mult_141157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>40.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>40.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][B]</td>
<td>dut/DP/FC/mult_141157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>41.403</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>42.208</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>dut/DP/FC/mult_141158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>43.253</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>43.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>dut/DP/FC/mult_141158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>43.816</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>45.121</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>dut/DP/FC/mult_141159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.166</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>46.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>dut/DP/FC/mult_141159_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>46.729</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>47.219</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>dut/DP/FC/mult_141160_DOUT_1_s/I0</td>
</tr>
<tr>
<td>48.264</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>48.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>dut/DP/FC/mult_141160_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>48.827</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.962</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>dut/DP/FC/mult_141161_DOUT_1_s/I0</td>
</tr>
<tr>
<td>51.007</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>51.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>dut/DP/FC/mult_141161_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>51.570</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>52.375</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[0][B]</td>
<td>dut/DP/FC/mult_141162_DOUT_1_s/I0</td>
</tr>
<tr>
<td>53.420</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141162_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>53.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[1][A]</td>
<td>dut/DP/FC/mult_141162_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>53.983</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141162_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>54.803</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][A]</td>
<td>dut/DP/FC/mult_141163_DOUT_1_s/I0</td>
</tr>
<tr>
<td>55.848</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141163_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>55.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>dut/DP/FC/mult_141163_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>56.411</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141163_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>57.216</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[0][B]</td>
<td>dut/DP/FC/mult_141164_DOUT_1_s/I0</td>
</tr>
<tr>
<td>58.261</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141164_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>58.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[1][A]</td>
<td>dut/DP/FC/mult_141164_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>58.824</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141164_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>59.645</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C4[1][A]</td>
<td>dut/DP/FC/mult_141165_DOUT_1_s/I0</td>
</tr>
<tr>
<td>60.348</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141165_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>61.168</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C4[0][A]</td>
<td>dut/DP/FC/mul_res[9]_20_s/I0</td>
</tr>
<tr>
<td>61.871</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_20_s/SUM</td>
</tr>
<tr>
<td>63.325</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C13[0][A]</td>
<td>dut/DP/FC/dense_temp[9]_12_s/I1</td>
</tr>
<tr>
<td>64.026</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[9]_12_s/SUM</td>
</tr>
<tr>
<td>64.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[9]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>dut/DP/FC/dense[9]_12_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>dut/DP/FC/dense[9]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>40</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.178, 50.788%; route: 26.750, 43.575%; tC2Q: 3.460, 5.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[8]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.645</td>
<td>5.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td>dut/DP/FC/mult_139_s181/I0</td>
</tr>
<tr>
<td>12.467</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139_s181/F</td>
</tr>
<tr>
<td>13.602</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_1_s/I1</td>
</tr>
<tr>
<td>14.152</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>dut/DP/FC/mult_139147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.519</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_2_s/I0</td>
</tr>
<tr>
<td>16.564</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_2_s/COUT</td>
</tr>
<tr>
<td>16.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[1][A]</td>
<td>dut/DP/FC/mult_139148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.262</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_3_s/I0</td>
</tr>
<tr>
<td>19.307</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_3_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[1][A]</td>
<td>dut/DP/FC/mult_139149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>21.176</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_4_s/I0</td>
</tr>
<tr>
<td>22.221</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_4_s/COUT</td>
</tr>
<tr>
<td>22.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[1][A]</td>
<td>dut/DP/FC/mult_139150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.784</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.588</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_5_s/I0</td>
</tr>
<tr>
<td>24.633</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_5_s/COUT</td>
</tr>
<tr>
<td>24.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>dut/DP/FC/mult_139151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>24.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>24.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>dut/DP/FC/mult_139151_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>25.253</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.712</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>dut/DP/FC/mult_139152_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.757</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>27.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>dut/DP/FC/mult_139152_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.320</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>29.125</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][A]</td>
<td>dut/DP/FC/mult_139153_DOUT_1_s/I0</td>
</tr>
<tr>
<td>30.170</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>30.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][B]</td>
<td>dut/DP/FC/mult_139153_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>30.733</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>31.868</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][A]</td>
<td>dut/DP/FC/mult_139154_DOUT_1_s/I0</td>
</tr>
<tr>
<td>32.913</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>32.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][B]</td>
<td>dut/DP/FC/mult_139154_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>33.476</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td>dut/DP/FC/mult_139155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.656</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][B]</td>
<td>dut/DP/FC/mult_139155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.219</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.023</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dut/DP/FC/mult_139156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dut/DP/FC/mult_139156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>38.631</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>40.405</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>dut/DP/FC/mult_139157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>41.450</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>41.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][B]</td>
<td>dut/DP/FC/mult_139157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>43.318</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>dut/DP/FC/mult_139158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>44.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>44.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>dut/DP/FC/mult_139158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>44.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>46.215</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>dut/DP/FC/mult_139159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.918</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>47.739</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][A]</td>
<td>dut/DP/FC/mul_res[8]_14_s/I0</td>
</tr>
<tr>
<td>48.784</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_14_s/COUT</td>
</tr>
<tr>
<td>48.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][B]</td>
<td>dut/DP/FC/mult_139160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>49.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.482</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>dut/DP/FC/mul_res[8]_15_s/I0</td>
</tr>
<tr>
<td>51.527</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_15_s/COUT</td>
</tr>
<tr>
<td>51.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>dut/DP/FC/mult_139161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>53.714</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_16_s/I0</td>
</tr>
<tr>
<td>54.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_16_s/COUT</td>
</tr>
<tr>
<td>54.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>dut/DP/FC/mult_139162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.322</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.457</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>dut/DP/FC/mul_res[8]_17_s/I0</td>
</tr>
<tr>
<td>57.502</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_17_s/COUT</td>
</tr>
<tr>
<td>57.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>dut/DP/FC/mult_139163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.065</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.886</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>dut/DP/FC/mul_res[8]_18_s/I0</td>
</tr>
<tr>
<td>59.931</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_18_s/COUT</td>
</tr>
<tr>
<td>59.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>dut/DP/FC/mult_139164_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>60.494</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139164_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>61.298</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>dut/DP/FC/mul_res[8]_19_s/I0</td>
</tr>
<tr>
<td>62.001</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_19_s/SUM</td>
</tr>
<tr>
<td>63.140</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[2][B]</td>
<td>dut/DP/FC/dense_temp[8]_11_s/I1</td>
</tr>
<tr>
<td>63.841</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[8]_11_s/SUM</td>
</tr>
<tr>
<td>63.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[8]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>dut/DP/FC/dense[8]_11_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>dut/DP/FC/dense[8]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 29.827, 48.734%; route: 27.917, 45.613%; tC2Q: 3.460, 5.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[8]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.645</td>
<td>5.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td>dut/DP/FC/mult_139_s181/I0</td>
</tr>
<tr>
<td>12.467</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139_s181/F</td>
</tr>
<tr>
<td>13.602</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_1_s/I1</td>
</tr>
<tr>
<td>14.152</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>dut/DP/FC/mult_139147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.519</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_2_s/I0</td>
</tr>
<tr>
<td>16.564</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_2_s/COUT</td>
</tr>
<tr>
<td>16.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[1][A]</td>
<td>dut/DP/FC/mult_139148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.262</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_3_s/I0</td>
</tr>
<tr>
<td>19.307</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_3_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[1][A]</td>
<td>dut/DP/FC/mult_139149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>21.176</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_4_s/I0</td>
</tr>
<tr>
<td>22.221</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_4_s/COUT</td>
</tr>
<tr>
<td>22.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[1][A]</td>
<td>dut/DP/FC/mult_139150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.784</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.588</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_5_s/I0</td>
</tr>
<tr>
<td>24.633</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_5_s/COUT</td>
</tr>
<tr>
<td>24.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>dut/DP/FC/mult_139151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>24.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>24.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>dut/DP/FC/mult_139151_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>25.253</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.712</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>dut/DP/FC/mult_139152_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.757</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>27.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>dut/DP/FC/mult_139152_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.320</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>29.125</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][A]</td>
<td>dut/DP/FC/mult_139153_DOUT_1_s/I0</td>
</tr>
<tr>
<td>30.170</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>30.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][B]</td>
<td>dut/DP/FC/mult_139153_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>30.733</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>31.868</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][A]</td>
<td>dut/DP/FC/mult_139154_DOUT_1_s/I0</td>
</tr>
<tr>
<td>32.913</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>32.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][B]</td>
<td>dut/DP/FC/mult_139154_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>33.476</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td>dut/DP/FC/mult_139155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.656</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][B]</td>
<td>dut/DP/FC/mult_139155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.219</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.023</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dut/DP/FC/mult_139156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dut/DP/FC/mult_139156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>38.631</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>40.405</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>dut/DP/FC/mult_139157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>41.450</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>41.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][B]</td>
<td>dut/DP/FC/mult_139157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>43.318</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>dut/DP/FC/mult_139158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>44.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>44.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>dut/DP/FC/mult_139158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>44.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>46.215</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>dut/DP/FC/mult_139159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.918</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>47.739</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][A]</td>
<td>dut/DP/FC/mul_res[8]_14_s/I0</td>
</tr>
<tr>
<td>48.784</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_14_s/COUT</td>
</tr>
<tr>
<td>48.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][B]</td>
<td>dut/DP/FC/mult_139160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>49.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.482</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>dut/DP/FC/mul_res[8]_15_s/I0</td>
</tr>
<tr>
<td>51.527</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_15_s/COUT</td>
</tr>
<tr>
<td>51.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>dut/DP/FC/mult_139161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>53.714</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_16_s/I0</td>
</tr>
<tr>
<td>54.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_16_s/COUT</td>
</tr>
<tr>
<td>54.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>dut/DP/FC/mult_139162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.322</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.457</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>dut/DP/FC/mul_res[8]_17_s/I0</td>
</tr>
<tr>
<td>57.502</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_17_s/COUT</td>
</tr>
<tr>
<td>57.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>dut/DP/FC/mult_139163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.065</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.886</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>dut/DP/FC/mul_res[8]_18_s/I0</td>
</tr>
<tr>
<td>59.589</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_18_s/SUM</td>
</tr>
<tr>
<td>60.878</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[2][A]</td>
<td>dut/DP/FC/dense_temp[8]_10_s/I1</td>
</tr>
<tr>
<td>61.579</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[8]_10_s/SUM</td>
</tr>
<tr>
<td>61.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[8]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>dut/DP/FC/dense[8]_10_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>dut/DP/FC/dense[8]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 28.219, 47.877%; route: 27.262, 46.253%; tC2Q: 3.460, 5.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[9]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_3_s/DO[0]</td>
</tr>
<tr>
<td>12.438</td>
<td>6.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>dut/DP/FC/mult_141_s172/I0</td>
</tr>
<tr>
<td>13.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141_s172/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>dut/DP/FC/mult_141147_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.320</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>dut/DP/FC/mult_141147_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>15.883</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.018</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>dut/DP/FC/mult_141148_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.063</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>dut/DP/FC/mult_141148_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.626</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.430</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td>dut/DP/FC/mult_141149_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.475</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>20.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>dut/DP/FC/mult_141149_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>21.038</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.843</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>dut/DP/FC/mult_141150_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.888</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>dut/DP/FC/mult_141150_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>23.451</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>24.740</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>dut/DP/FC/mult_141151_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.785</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>25.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>dut/DP/FC/mult_141151_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.636</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>dut/DP/FC/mult_141152_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>dut/DP/FC/mult_141152_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.533</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td>dut/DP/FC/mult_141153_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.578</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][A]</td>
<td>dut/DP/FC/mult_141153_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.141</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.276</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>dut/DP/FC/mult_141154_DOUT_2_s/I0</td>
</tr>
<tr>
<td>33.979</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.954</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>dut/DP/FC/mult_141155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.999</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>dut/DP/FC/mult_141155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.562</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.697</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][A]</td>
<td>dut/DP/FC/mult_141156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.742</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][B]</td>
<td>dut/DP/FC/mult_141156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>39.305</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>39.795</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][A]</td>
<td>dut/DP/FC/mult_141157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>40.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>40.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][B]</td>
<td>dut/DP/FC/mult_141157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>41.403</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>42.208</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>dut/DP/FC/mult_141158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>43.253</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>43.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>dut/DP/FC/mult_141158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>43.816</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>45.121</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>dut/DP/FC/mult_141159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.166</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>46.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>dut/DP/FC/mult_141159_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>46.729</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>47.219</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>dut/DP/FC/mult_141160_DOUT_1_s/I0</td>
</tr>
<tr>
<td>48.264</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>48.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>dut/DP/FC/mult_141160_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>48.827</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.962</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>dut/DP/FC/mult_141161_DOUT_1_s/I0</td>
</tr>
<tr>
<td>50.690</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.811</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C6[0][A]</td>
<td>dut/DP/FC/mul_res[9]_16_s/I0</td>
</tr>
<tr>
<td>52.856</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_16_s/COUT</td>
</tr>
<tr>
<td>52.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[0][B]</td>
<td>dut/DP/FC/mult_141162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>53.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>53.909</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[0][B]</td>
<td>dut/DP/FC/mul_res[9]_17_s/I0</td>
</tr>
<tr>
<td>54.954</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_17_s/COUT</td>
</tr>
<tr>
<td>54.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][A]</td>
<td>dut/DP/FC/mult_141163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.517</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[0][A]</td>
<td>dut/DP/FC/mul_res[9]_18_s/I0</td>
</tr>
<tr>
<td>57.383</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_18_s/COUT</td>
</tr>
<tr>
<td>57.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[0][B]</td>
<td>dut/DP/FC/mult_141164_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>57.946</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141164_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.436</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C4[0][B]</td>
<td>dut/DP/FC/mul_res[9]_19_s/I0</td>
</tr>
<tr>
<td>59.139</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_19_s/SUM</td>
</tr>
<tr>
<td>60.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C12[2][B]</td>
<td>dut/DP/FC/dense_temp[9]_11_s/I1</td>
</tr>
<tr>
<td>61.310</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[9]_11_s/SUM</td>
</tr>
<tr>
<td>61.310</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[9]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td>dut/DP/FC/dense[9]_11_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[2][B]</td>
<td>dut/DP/FC/dense[9]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>38</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 29.595, 50.441%; route: 25.617, 43.662%; tC2Q: 3.460, 5.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[7]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.641</td>
<td>5.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>dut/DP/FC/mult_137_s181/I0</td>
</tr>
<tr>
<td>12.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137_s181/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_1_s/I1</td>
</tr>
<tr>
<td>13.713</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>dut/DP/FC/mult_137147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.276</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.582</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_2_s/I0</td>
</tr>
<tr>
<td>16.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_2_s/COUT</td>
</tr>
<tr>
<td>16.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td>dut/DP/FC/mult_137148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.190</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.011</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_3_s/I0</td>
</tr>
<tr>
<td>19.056</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_3_s/COUT</td>
</tr>
<tr>
<td>19.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[1][A]</td>
<td>dut/DP/FC/mult_137149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.619</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.924</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[0][B]</td>
<td>dut/DP/FC/mul_res[7]_4_s/I0</td>
</tr>
<tr>
<td>21.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_4_s/COUT</td>
</tr>
<tr>
<td>21.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[1][A]</td>
<td>dut/DP/FC/mult_137150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.532</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.156</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>dut/DP/FC/mul_res[7]_5_s/I0</td>
</tr>
<tr>
<td>25.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_5_s/COUT</td>
</tr>
<tr>
<td>25.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>dut/DP/FC/mult_137151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137151_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.069</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_6_s/I0</td>
</tr>
<tr>
<td>28.114</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_6_s/COUT</td>
</tr>
<tr>
<td>28.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[1][A]</td>
<td>dut/DP/FC/mult_137152_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137152_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>29.498</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_7_s/I0</td>
</tr>
<tr>
<td>30.543</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_7_s/COUT</td>
</tr>
<tr>
<td>30.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>dut/DP/FC/mult_137153_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.106</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137153_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.927</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_8_s/I0</td>
</tr>
<tr>
<td>32.972</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_8_s/COUT</td>
</tr>
<tr>
<td>32.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td>dut/DP/FC/mult_137154_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>33.535</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137154_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>35.154</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_9_s/I0</td>
</tr>
<tr>
<td>36.199</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_9_s/COUT</td>
</tr>
<tr>
<td>36.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][A]</td>
<td>dut/DP/FC/mult_137155_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>36.762</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137155_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.583</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_10_s/I0</td>
</tr>
<tr>
<td>38.628</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_10_s/COUT</td>
</tr>
<tr>
<td>38.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[1][A]</td>
<td>dut/DP/FC/mult_137156_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.191</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137156_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>40.815</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_11_s/I0</td>
</tr>
<tr>
<td>41.860</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_11_s/COUT</td>
</tr>
<tr>
<td>41.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[1][A]</td>
<td>dut/DP/FC/mult_137157_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.423</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137157_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>43.244</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_12_s/I0</td>
</tr>
<tr>
<td>44.289</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_12_s/COUT</td>
</tr>
<tr>
<td>44.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>dut/DP/FC/mult_137158_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>44.852</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137158_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>46.141</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][B]</td>
<td>dut/DP/FC/mul_res[7]_13_s/I0</td>
</tr>
<tr>
<td>47.186</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_13_s/COUT</td>
</tr>
<tr>
<td>47.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[2][A]</td>
<td>dut/DP/FC/mult_137159_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>47.749</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>49.038</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td>dut/DP/FC/mul_res[7]_14_s/I0</td>
</tr>
<tr>
<td>50.083</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_14_s/COUT</td>
</tr>
<tr>
<td>50.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][B]</td>
<td>dut/DP/FC/mult_137160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.646</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.136</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[0][B]</td>
<td>dut/DP/FC/mul_res[7]_15_s/I0</td>
</tr>
<tr>
<td>52.181</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_15_s/COUT</td>
</tr>
<tr>
<td>52.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[1][A]</td>
<td>dut/DP/FC/mult_137161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.744</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>54.367</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>dut/DP/FC/mul_res[7]_16_s/I0</td>
</tr>
<tr>
<td>55.412</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_16_s/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>dut/DP/FC/mult_137162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.975</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.465</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[0][B]</td>
<td>dut/DP/FC/mul_res[7]_17_s/I0</td>
</tr>
<tr>
<td>57.510</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_17_s/COUT</td>
</tr>
<tr>
<td>57.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[1][A]</td>
<td>dut/DP/FC/mult_137163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>58.073</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>58.894</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/DP/FC/mul_res[7]_18_s/I0</td>
</tr>
<tr>
<td>59.597</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_18_s/SUM</td>
</tr>
<tr>
<td>60.572</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td>dut/DP/FC/dense_temp[7]_10_s/I1</td>
</tr>
<tr>
<td>61.273</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[7]_10_s/SUM</td>
</tr>
<tr>
<td>61.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[7]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>dut/DP/FC/dense[7]_10_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>dut/DP/FC/dense[7]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>38</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 29.277, 49.931%; route: 25.898, 44.168%; tC2Q: 3.460, 5.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[9]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_3_s/DO[0]</td>
</tr>
<tr>
<td>12.438</td>
<td>6.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>dut/DP/FC/mult_141_s172/I0</td>
</tr>
<tr>
<td>13.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141_s172/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>dut/DP/FC/mult_141147_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.320</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>dut/DP/FC/mult_141147_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>15.883</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.018</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>dut/DP/FC/mult_141148_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.063</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>dut/DP/FC/mult_141148_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.626</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.430</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td>dut/DP/FC/mult_141149_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.475</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>20.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>dut/DP/FC/mult_141149_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>21.038</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.843</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>dut/DP/FC/mult_141150_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.888</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>dut/DP/FC/mult_141150_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>23.451</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>24.740</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>dut/DP/FC/mult_141151_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.785</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>25.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>dut/DP/FC/mult_141151_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.636</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>dut/DP/FC/mult_141152_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>dut/DP/FC/mult_141152_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.533</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td>dut/DP/FC/mult_141153_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.578</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][A]</td>
<td>dut/DP/FC/mult_141153_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.141</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.276</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>dut/DP/FC/mult_141154_DOUT_2_s/I0</td>
</tr>
<tr>
<td>33.979</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.954</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>dut/DP/FC/mult_141155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.999</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>dut/DP/FC/mult_141155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.562</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.697</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][A]</td>
<td>dut/DP/FC/mult_141156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.742</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][B]</td>
<td>dut/DP/FC/mult_141156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>39.305</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>39.795</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][A]</td>
<td>dut/DP/FC/mult_141157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>40.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>40.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][B]</td>
<td>dut/DP/FC/mult_141157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>41.403</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>42.208</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>dut/DP/FC/mult_141158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>43.253</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>43.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>dut/DP/FC/mult_141158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>43.816</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>45.121</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>dut/DP/FC/mult_141159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.166</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>46.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>dut/DP/FC/mult_141159_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>46.729</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>47.219</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>dut/DP/FC/mult_141160_DOUT_1_s/I0</td>
</tr>
<tr>
<td>48.264</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>48.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>dut/DP/FC/mult_141160_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>48.827</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.962</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>dut/DP/FC/mult_141161_DOUT_1_s/I0</td>
</tr>
<tr>
<td>50.690</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.811</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C6[0][A]</td>
<td>dut/DP/FC/mul_res[9]_16_s/I0</td>
</tr>
<tr>
<td>52.856</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_16_s/COUT</td>
</tr>
<tr>
<td>52.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[0][B]</td>
<td>dut/DP/FC/mult_141162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>53.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>53.909</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[0][B]</td>
<td>dut/DP/FC/mul_res[9]_17_s/I0</td>
</tr>
<tr>
<td>54.954</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_17_s/COUT</td>
</tr>
<tr>
<td>54.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][A]</td>
<td>dut/DP/FC/mult_141163_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.517</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141163_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[0][A]</td>
<td>dut/DP/FC/mul_res[9]_18_s/I0</td>
</tr>
<tr>
<td>57.041</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_18_s/SUM</td>
</tr>
<tr>
<td>58.324</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C12[2][A]</td>
<td>dut/DP/FC/dense_temp[9]_10_s/I1</td>
</tr>
<tr>
<td>59.025</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[9]_10_s/SUM</td>
</tr>
<tr>
<td>59.025</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[9]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>dut/DP/FC/dense[9]_10_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>dut/DP/FC/dense[9]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 27.987, 49.633%; route: 24.940, 44.230%; tC2Q: 3.460, 6.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>36.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[7]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.641</td>
<td>5.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>dut/DP/FC/mult_137_s181/I0</td>
</tr>
<tr>
<td>12.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137_s181/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_1_s/I1</td>
</tr>
<tr>
<td>13.713</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>dut/DP/FC/mult_137147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.276</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.582</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_2_s/I0</td>
</tr>
<tr>
<td>16.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_2_s/COUT</td>
</tr>
<tr>
<td>16.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td>dut/DP/FC/mult_137148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.190</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.011</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_3_s/I0</td>
</tr>
<tr>
<td>19.056</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_3_s/COUT</td>
</tr>
<tr>
<td>19.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[1][A]</td>
<td>dut/DP/FC/mult_137149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.619</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.924</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[0][B]</td>
<td>dut/DP/FC/mul_res[7]_4_s/I0</td>
</tr>
<tr>
<td>21.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_4_s/COUT</td>
</tr>
<tr>
<td>21.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[1][A]</td>
<td>dut/DP/FC/mult_137150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.532</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.156</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>dut/DP/FC/mul_res[7]_5_s/I0</td>
</tr>
<tr>
<td>25.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_5_s/COUT</td>
</tr>
<tr>
<td>25.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>dut/DP/FC/mult_137151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137151_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.069</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_6_s/I0</td>
</tr>
<tr>
<td>28.114</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_6_s/COUT</td>
</tr>
<tr>
<td>28.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[1][A]</td>
<td>dut/DP/FC/mult_137152_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137152_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>29.498</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_7_s/I0</td>
</tr>
<tr>
<td>30.543</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_7_s/COUT</td>
</tr>
<tr>
<td>30.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>dut/DP/FC/mult_137153_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.106</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137153_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.927</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_8_s/I0</td>
</tr>
<tr>
<td>32.972</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_8_s/COUT</td>
</tr>
<tr>
<td>32.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td>dut/DP/FC/mult_137154_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>33.535</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137154_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>35.154</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_9_s/I0</td>
</tr>
<tr>
<td>36.199</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_9_s/COUT</td>
</tr>
<tr>
<td>36.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][A]</td>
<td>dut/DP/FC/mult_137155_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>36.762</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137155_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.583</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_10_s/I0</td>
</tr>
<tr>
<td>38.628</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_10_s/COUT</td>
</tr>
<tr>
<td>38.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[1][A]</td>
<td>dut/DP/FC/mult_137156_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.191</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137156_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>40.815</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_11_s/I0</td>
</tr>
<tr>
<td>41.860</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_11_s/COUT</td>
</tr>
<tr>
<td>41.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[1][A]</td>
<td>dut/DP/FC/mult_137157_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.423</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137157_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>43.244</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_12_s/I0</td>
</tr>
<tr>
<td>44.289</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_12_s/COUT</td>
</tr>
<tr>
<td>44.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>dut/DP/FC/mult_137158_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>44.852</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137158_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>46.141</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][B]</td>
<td>dut/DP/FC/mul_res[7]_13_s/I0</td>
</tr>
<tr>
<td>47.186</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_13_s/COUT</td>
</tr>
<tr>
<td>47.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[2][A]</td>
<td>dut/DP/FC/mult_137159_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>47.749</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>49.038</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td>dut/DP/FC/mul_res[7]_14_s/I0</td>
</tr>
<tr>
<td>50.083</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_14_s/COUT</td>
</tr>
<tr>
<td>50.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][B]</td>
<td>dut/DP/FC/mult_137160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.646</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.136</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[0][B]</td>
<td>dut/DP/FC/mul_res[7]_15_s/I0</td>
</tr>
<tr>
<td>52.181</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_15_s/COUT</td>
</tr>
<tr>
<td>52.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[1][A]</td>
<td>dut/DP/FC/mult_137161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.744</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>54.367</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>dut/DP/FC/mul_res[7]_16_s/I0</td>
</tr>
<tr>
<td>55.412</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_16_s/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>dut/DP/FC/mult_137162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.975</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.465</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C5[0][B]</td>
<td>dut/DP/FC/mul_res[7]_17_s/I0</td>
</tr>
<tr>
<td>57.168</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_17_s/SUM</td>
</tr>
<tr>
<td>57.989</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td>dut/DP/FC/dense_temp[7]_9_s/I1</td>
</tr>
<tr>
<td>58.690</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[7]_9_s/SUM</td>
</tr>
<tr>
<td>58.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[7]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>dut/DP/FC/dense[7]_9_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>dut/DP/FC/dense[7]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 27.669, 49.363%; route: 24.924, 44.465%; tC2Q: 3.460, 6.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>36.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[8]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.645</td>
<td>5.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td>dut/DP/FC/mult_139_s181/I0</td>
</tr>
<tr>
<td>12.467</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139_s181/F</td>
</tr>
<tr>
<td>13.602</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_1_s/I1</td>
</tr>
<tr>
<td>14.152</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>dut/DP/FC/mult_139147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.519</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_2_s/I0</td>
</tr>
<tr>
<td>16.564</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_2_s/COUT</td>
</tr>
<tr>
<td>16.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[1][A]</td>
<td>dut/DP/FC/mult_139148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.262</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_3_s/I0</td>
</tr>
<tr>
<td>19.307</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_3_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[1][A]</td>
<td>dut/DP/FC/mult_139149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>21.176</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_4_s/I0</td>
</tr>
<tr>
<td>22.221</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_4_s/COUT</td>
</tr>
<tr>
<td>22.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[1][A]</td>
<td>dut/DP/FC/mult_139150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.784</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.588</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_5_s/I0</td>
</tr>
<tr>
<td>24.633</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_5_s/COUT</td>
</tr>
<tr>
<td>24.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>dut/DP/FC/mult_139151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>24.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>24.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>dut/DP/FC/mult_139151_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>25.253</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.712</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>dut/DP/FC/mult_139152_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.757</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>27.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>dut/DP/FC/mult_139152_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.320</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>29.125</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][A]</td>
<td>dut/DP/FC/mult_139153_DOUT_1_s/I0</td>
</tr>
<tr>
<td>30.170</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>30.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][B]</td>
<td>dut/DP/FC/mult_139153_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>30.733</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>31.868</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][A]</td>
<td>dut/DP/FC/mult_139154_DOUT_1_s/I0</td>
</tr>
<tr>
<td>32.913</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>32.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][B]</td>
<td>dut/DP/FC/mult_139154_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>33.476</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td>dut/DP/FC/mult_139155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.656</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][B]</td>
<td>dut/DP/FC/mult_139155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.219</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.023</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dut/DP/FC/mult_139156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dut/DP/FC/mult_139156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>38.631</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>40.405</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>dut/DP/FC/mult_139157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>41.450</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>41.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][B]</td>
<td>dut/DP/FC/mult_139157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>43.318</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>dut/DP/FC/mult_139158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>44.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>44.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>dut/DP/FC/mult_139158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>44.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>46.215</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>dut/DP/FC/mult_139159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.918</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>47.739</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][A]</td>
<td>dut/DP/FC/mul_res[8]_14_s/I0</td>
</tr>
<tr>
<td>48.784</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_14_s/COUT</td>
</tr>
<tr>
<td>48.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][B]</td>
<td>dut/DP/FC/mult_139160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>49.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.482</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>dut/DP/FC/mul_res[8]_15_s/I0</td>
</tr>
<tr>
<td>51.527</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_15_s/COUT</td>
</tr>
<tr>
<td>51.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>dut/DP/FC/mult_139161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>53.714</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_16_s/I0</td>
</tr>
<tr>
<td>54.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_16_s/COUT</td>
</tr>
<tr>
<td>54.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>dut/DP/FC/mult_139162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>55.322</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>56.457</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>dut/DP/FC/mul_res[8]_17_s/I0</td>
</tr>
<tr>
<td>57.185</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_17_s/SUM</td>
</tr>
<tr>
<td>57.971</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C13[1][B]</td>
<td>dut/DP/FC/dense_temp[8]_9_s/I1</td>
</tr>
<tr>
<td>58.672</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[8]_9_s/SUM</td>
</tr>
<tr>
<td>58.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[8]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>dut/DP/FC/dense[8]_9_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>dut/DP/FC/dense[8]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.636, 47.535%; route: 25.939, 46.290%; tC2Q: 3.460, 6.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[7]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.641</td>
<td>5.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>dut/DP/FC/mult_137_s181/I0</td>
</tr>
<tr>
<td>12.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137_s181/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_1_s/I1</td>
</tr>
<tr>
<td>13.713</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>dut/DP/FC/mult_137147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.276</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.582</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_2_s/I0</td>
</tr>
<tr>
<td>16.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_2_s/COUT</td>
</tr>
<tr>
<td>16.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td>dut/DP/FC/mult_137148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.190</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.011</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_3_s/I0</td>
</tr>
<tr>
<td>19.056</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_3_s/COUT</td>
</tr>
<tr>
<td>19.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[1][A]</td>
<td>dut/DP/FC/mult_137149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.619</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.924</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[0][B]</td>
<td>dut/DP/FC/mul_res[7]_4_s/I0</td>
</tr>
<tr>
<td>21.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_4_s/COUT</td>
</tr>
<tr>
<td>21.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[1][A]</td>
<td>dut/DP/FC/mult_137150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.532</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.156</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>dut/DP/FC/mul_res[7]_5_s/I0</td>
</tr>
<tr>
<td>25.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_5_s/COUT</td>
</tr>
<tr>
<td>25.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>dut/DP/FC/mult_137151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137151_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.069</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_6_s/I0</td>
</tr>
<tr>
<td>28.114</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_6_s/COUT</td>
</tr>
<tr>
<td>28.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[1][A]</td>
<td>dut/DP/FC/mult_137152_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137152_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>29.498</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_7_s/I0</td>
</tr>
<tr>
<td>30.543</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_7_s/COUT</td>
</tr>
<tr>
<td>30.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>dut/DP/FC/mult_137153_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.106</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137153_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.927</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_8_s/I0</td>
</tr>
<tr>
<td>32.972</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_8_s/COUT</td>
</tr>
<tr>
<td>32.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td>dut/DP/FC/mult_137154_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>33.535</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137154_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>35.154</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_9_s/I0</td>
</tr>
<tr>
<td>36.199</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_9_s/COUT</td>
</tr>
<tr>
<td>36.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][A]</td>
<td>dut/DP/FC/mult_137155_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>36.762</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137155_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.583</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_10_s/I0</td>
</tr>
<tr>
<td>38.628</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_10_s/COUT</td>
</tr>
<tr>
<td>38.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[1][A]</td>
<td>dut/DP/FC/mult_137156_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.191</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137156_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>40.815</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_11_s/I0</td>
</tr>
<tr>
<td>41.860</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_11_s/COUT</td>
</tr>
<tr>
<td>41.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[1][A]</td>
<td>dut/DP/FC/mult_137157_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.423</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137157_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>43.244</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_12_s/I0</td>
</tr>
<tr>
<td>44.289</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_12_s/COUT</td>
</tr>
<tr>
<td>44.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>dut/DP/FC/mult_137158_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>44.852</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137158_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>46.141</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][B]</td>
<td>dut/DP/FC/mul_res[7]_13_s/I0</td>
</tr>
<tr>
<td>47.186</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_13_s/COUT</td>
</tr>
<tr>
<td>47.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[2][A]</td>
<td>dut/DP/FC/mult_137159_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>47.749</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>49.038</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td>dut/DP/FC/mul_res[7]_14_s/I0</td>
</tr>
<tr>
<td>50.083</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_14_s/COUT</td>
</tr>
<tr>
<td>50.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][B]</td>
<td>dut/DP/FC/mult_137160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.646</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.136</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[0][B]</td>
<td>dut/DP/FC/mul_res[7]_15_s/I0</td>
</tr>
<tr>
<td>52.181</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_15_s/COUT</td>
</tr>
<tr>
<td>52.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[1][A]</td>
<td>dut/DP/FC/mult_137161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.744</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>54.367</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>dut/DP/FC/mul_res[7]_16_s/I0</td>
</tr>
<tr>
<td>55.070</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_16_s/SUM</td>
</tr>
<tr>
<td>56.045</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td>dut/DP/FC/dense_temp[7]_8_s/I1</td>
</tr>
<tr>
<td>56.746</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[7]_8_s/SUM</td>
</tr>
<tr>
<td>56.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[7]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>dut/DP/FC/dense[7]_8_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>dut/DP/FC/dense[7]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.061, 48.165%; route: 24.587, 45.441%; tC2Q: 3.460, 6.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[9]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_3_s/DO[0]</td>
</tr>
<tr>
<td>12.438</td>
<td>6.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>dut/DP/FC/mult_141_s172/I0</td>
</tr>
<tr>
<td>13.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141_s172/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>dut/DP/FC/mult_141147_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.320</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>dut/DP/FC/mult_141147_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>15.883</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.018</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>dut/DP/FC/mult_141148_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.063</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>dut/DP/FC/mult_141148_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.626</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.430</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td>dut/DP/FC/mult_141149_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.475</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>20.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>dut/DP/FC/mult_141149_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>21.038</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.843</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>dut/DP/FC/mult_141150_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.888</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>dut/DP/FC/mult_141150_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>23.451</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>24.740</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>dut/DP/FC/mult_141151_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.785</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>25.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>dut/DP/FC/mult_141151_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.636</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>dut/DP/FC/mult_141152_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>dut/DP/FC/mult_141152_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.533</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td>dut/DP/FC/mult_141153_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.578</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][A]</td>
<td>dut/DP/FC/mult_141153_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.141</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.276</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>dut/DP/FC/mult_141154_DOUT_2_s/I0</td>
</tr>
<tr>
<td>33.979</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.954</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>dut/DP/FC/mult_141155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.999</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>dut/DP/FC/mult_141155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.562</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.697</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][A]</td>
<td>dut/DP/FC/mult_141156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.742</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][B]</td>
<td>dut/DP/FC/mult_141156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>39.305</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>39.795</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][A]</td>
<td>dut/DP/FC/mult_141157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>40.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>40.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][B]</td>
<td>dut/DP/FC/mult_141157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>41.403</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>42.208</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>dut/DP/FC/mult_141158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>43.253</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>43.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>dut/DP/FC/mult_141158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>43.816</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>45.121</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>dut/DP/FC/mult_141159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.166</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>46.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>dut/DP/FC/mult_141159_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>46.729</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>47.219</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>dut/DP/FC/mult_141160_DOUT_1_s/I0</td>
</tr>
<tr>
<td>48.264</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>48.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>dut/DP/FC/mult_141160_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>48.827</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.962</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>dut/DP/FC/mult_141161_DOUT_1_s/I0</td>
</tr>
<tr>
<td>50.690</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.811</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C6[0][A]</td>
<td>dut/DP/FC/mul_res[9]_16_s/I0</td>
</tr>
<tr>
<td>52.856</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_16_s/COUT</td>
</tr>
<tr>
<td>52.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[0][B]</td>
<td>dut/DP/FC/mult_141162_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>53.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141162_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>53.909</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[0][B]</td>
<td>dut/DP/FC/mul_res[9]_17_s/I0</td>
</tr>
<tr>
<td>54.612</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_17_s/SUM</td>
</tr>
<tr>
<td>55.751</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C12[1][B]</td>
<td>dut/DP/FC/dense_temp[9]_9_s/I1</td>
</tr>
<tr>
<td>56.452</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[9]_9_s/SUM</td>
</tr>
<tr>
<td>56.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[9]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>dut/DP/FC/dense[9]_9_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>dut/DP/FC/dense[9]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.379, 49.018%; route: 23.975, 44.552%; tC2Q: 3.460, 6.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[8]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.645</td>
<td>5.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td>dut/DP/FC/mult_139_s181/I0</td>
</tr>
<tr>
<td>12.467</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139_s181/F</td>
</tr>
<tr>
<td>13.602</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_1_s/I1</td>
</tr>
<tr>
<td>14.152</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C20[1][A]</td>
<td>dut/DP/FC/mult_139147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.519</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[0][B]</td>
<td>dut/DP/FC/mul_res[8]_2_s/I0</td>
</tr>
<tr>
<td>16.564</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_2_s/COUT</td>
</tr>
<tr>
<td>16.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C20[1][A]</td>
<td>dut/DP/FC/mult_139148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.262</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_3_s/I0</td>
</tr>
<tr>
<td>19.307</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_3_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C21[1][A]</td>
<td>dut/DP/FC/mult_139149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>21.176</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_4_s/I0</td>
</tr>
<tr>
<td>22.221</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_4_s/COUT</td>
</tr>
<tr>
<td>22.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C21[1][A]</td>
<td>dut/DP/FC/mult_139150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.784</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.588</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td>dut/DP/FC/mul_res[8]_5_s/I0</td>
</tr>
<tr>
<td>24.633</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_5_s/COUT</td>
</tr>
<tr>
<td>24.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>dut/DP/FC/mult_139151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>24.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>24.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td>dut/DP/FC/mult_139151_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>25.253</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139151_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.712</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>dut/DP/FC/mult_139152_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.757</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>27.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td>dut/DP/FC/mult_139152_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>28.320</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139152_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>29.125</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][A]</td>
<td>dut/DP/FC/mult_139153_DOUT_1_s/I0</td>
</tr>
<tr>
<td>30.170</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>30.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][B]</td>
<td>dut/DP/FC/mult_139153_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>30.733</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139153_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>31.868</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][A]</td>
<td>dut/DP/FC/mult_139154_DOUT_1_s/I0</td>
</tr>
<tr>
<td>32.913</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>32.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][B]</td>
<td>dut/DP/FC/mult_139154_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>33.476</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td>dut/DP/FC/mult_139155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.656</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C20[1][B]</td>
<td>dut/DP/FC/mult_139155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.219</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.023</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dut/DP/FC/mult_139156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dut/DP/FC/mult_139156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>38.631</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>40.405</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>dut/DP/FC/mult_139157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>41.450</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>41.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][B]</td>
<td>dut/DP/FC/mult_139157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>42.013</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>43.318</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>dut/DP/FC/mult_139158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>44.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>44.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>dut/DP/FC/mult_139158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>44.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>46.215</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>dut/DP/FC/mult_139159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.918</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>47.739</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][A]</td>
<td>dut/DP/FC/mul_res[8]_14_s/I0</td>
</tr>
<tr>
<td>48.784</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_14_s/COUT</td>
</tr>
<tr>
<td>48.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C16[0][B]</td>
<td>dut/DP/FC/mult_139160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>49.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.482</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>dut/DP/FC/mul_res[8]_15_s/I0</td>
</tr>
<tr>
<td>51.527</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_15_s/COUT</td>
</tr>
<tr>
<td>51.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>dut/DP/FC/mult_139161_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>52.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_139161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>53.714</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>dut/DP/FC/mul_res[8]_16_s/I0</td>
</tr>
<tr>
<td>54.442</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[8]_16_s/SUM</td>
</tr>
<tr>
<td>54.861</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C13[1][A]</td>
<td>dut/DP/FC/dense_temp[8]_8_s/I1</td>
</tr>
<tr>
<td>55.562</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[8]_8_s/SUM</td>
</tr>
<tr>
<td>55.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[8]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>dut/DP/FC/dense[8]_8_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>dut/DP/FC/dense[8]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 25.028, 47.291%; route: 24.436, 46.172%; tC2Q: 3.460, 6.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[9]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_3_s/DO[0]</td>
</tr>
<tr>
<td>12.438</td>
<td>6.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>dut/DP/FC/mult_141_s172/I0</td>
</tr>
<tr>
<td>13.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141_s172/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td>dut/DP/FC/mult_141147_DOUT_2_s/I0</td>
</tr>
<tr>
<td>15.320</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>dut/DP/FC/mult_141147_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>15.883</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141147_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.018</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td>dut/DP/FC/mult_141148_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.063</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td>dut/DP/FC/mult_141148_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.626</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141148_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>19.430</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td>dut/DP/FC/mult_141149_DOUT_2_s/I0</td>
</tr>
<tr>
<td>20.475</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>20.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>dut/DP/FC/mult_141149_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>21.038</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141149_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.843</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>dut/DP/FC/mult_141150_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.888</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>dut/DP/FC/mult_141150_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>23.451</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141150_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>24.740</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>dut/DP/FC/mult_141151_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.785</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>25.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>dut/DP/FC/mult_141151_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141151_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.636</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>dut/DP/FC/mult_141152_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>dut/DP/FC/mult_141152_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141152_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>30.533</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td>dut/DP/FC/mult_141153_DOUT_2_s/I0</td>
</tr>
<tr>
<td>31.578</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>31.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][A]</td>
<td>dut/DP/FC/mult_141153_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>32.141</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141153_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.276</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>dut/DP/FC/mult_141154_DOUT_2_s/I0</td>
</tr>
<tr>
<td>33.979</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141154_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>34.954</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>dut/DP/FC/mult_141155_DOUT_1_s/I0</td>
</tr>
<tr>
<td>35.999</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>35.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>dut/DP/FC/mult_141155_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>36.562</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141155_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.697</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][A]</td>
<td>dut/DP/FC/mult_141156_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.742</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>38.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C9[1][B]</td>
<td>dut/DP/FC/mult_141156_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>39.305</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141156_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>39.795</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][A]</td>
<td>dut/DP/FC/mult_141157_DOUT_1_s/I0</td>
</tr>
<tr>
<td>40.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>40.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][B]</td>
<td>dut/DP/FC/mult_141157_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>41.403</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141157_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>42.208</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>dut/DP/FC/mult_141158_DOUT_1_s/I0</td>
</tr>
<tr>
<td>43.253</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>43.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>dut/DP/FC/mult_141158_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>43.816</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141158_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>45.121</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>dut/DP/FC/mult_141159_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.166</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>46.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][B]</td>
<td>dut/DP/FC/mult_141159_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>46.729</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141159_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>47.219</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>dut/DP/FC/mult_141160_DOUT_1_s/I0</td>
</tr>
<tr>
<td>48.264</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>48.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>dut/DP/FC/mult_141160_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>48.827</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141160_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.962</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>dut/DP/FC/mult_141161_DOUT_1_s/I0</td>
</tr>
<tr>
<td>50.690</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_141161_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.811</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C6[0][A]</td>
<td>dut/DP/FC/mul_res[9]_16_s/I0</td>
</tr>
<tr>
<td>52.514</td>
<td>0.703</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[9]_16_s/SUM</td>
</tr>
<tr>
<td>54.138</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C12[1][A]</td>
<td>dut/DP/FC/dense_temp[9]_8_s/I1</td>
</tr>
<tr>
<td>54.839</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[9]_8_s/SUM</td>
</tr>
<tr>
<td>54.839</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[9]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>dut/DP/FC/dense[9]_8_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>dut/DP/FC/dense[9]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 24.771, 47.453%; route: 23.970, 45.919%; tC2Q: 3.460, 6.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>40.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>94.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/FC/dense[7]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.641</td>
<td>5.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>dut/DP/FC/mult_137_s181/I0</td>
</tr>
<tr>
<td>12.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137_s181/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_1_s/I1</td>
</tr>
<tr>
<td>13.713</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>dut/DP/FC/mult_137147_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.276</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137147_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.582</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_2_s/I0</td>
</tr>
<tr>
<td>16.627</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_2_s/COUT</td>
</tr>
<tr>
<td>16.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td>dut/DP/FC/mult_137148_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.190</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137148_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.011</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[0][B]</td>
<td>dut/DP/FC/mul_res[7]_3_s/I0</td>
</tr>
<tr>
<td>19.056</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_3_s/COUT</td>
</tr>
<tr>
<td>19.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C22[1][A]</td>
<td>dut/DP/FC/mult_137149_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>19.619</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137149_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.924</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[0][B]</td>
<td>dut/DP/FC/mul_res[7]_4_s/I0</td>
</tr>
<tr>
<td>21.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_4_s/COUT</td>
</tr>
<tr>
<td>21.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C20[1][A]</td>
<td>dut/DP/FC/mult_137150_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.532</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137150_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>24.156</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>dut/DP/FC/mul_res[7]_5_s/I0</td>
</tr>
<tr>
<td>25.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_5_s/COUT</td>
</tr>
<tr>
<td>25.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>dut/DP/FC/mult_137151_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137151_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.069</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_6_s/I0</td>
</tr>
<tr>
<td>28.114</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_6_s/COUT</td>
</tr>
<tr>
<td>28.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[1][A]</td>
<td>dut/DP/FC/mult_137152_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137152_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>29.498</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_7_s/I0</td>
</tr>
<tr>
<td>30.543</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_7_s/COUT</td>
</tr>
<tr>
<td>30.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>dut/DP/FC/mult_137153_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>31.106</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137153_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.927</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[0][B]</td>
<td>dut/DP/FC/mul_res[7]_8_s/I0</td>
</tr>
<tr>
<td>32.972</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_8_s/COUT</td>
</tr>
<tr>
<td>32.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td>dut/DP/FC/mult_137154_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>33.535</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137154_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>35.154</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_9_s/I0</td>
</tr>
<tr>
<td>36.199</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_9_s/COUT</td>
</tr>
<tr>
<td>36.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C14[1][A]</td>
<td>dut/DP/FC/mult_137155_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>36.762</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137155_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.583</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td>dut/DP/FC/mul_res[7]_10_s/I0</td>
</tr>
<tr>
<td>38.628</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_10_s/COUT</td>
</tr>
<tr>
<td>38.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C14[1][A]</td>
<td>dut/DP/FC/mult_137156_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.191</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137156_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>40.815</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_11_s/I0</td>
</tr>
<tr>
<td>41.860</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_11_s/COUT</td>
</tr>
<tr>
<td>41.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C8[1][A]</td>
<td>dut/DP/FC/mult_137157_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.423</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137157_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>43.244</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>dut/DP/FC/mul_res[7]_12_s/I0</td>
</tr>
<tr>
<td>44.289</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_12_s/COUT</td>
</tr>
<tr>
<td>44.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>dut/DP/FC/mult_137158_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>44.852</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137158_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>46.141</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][B]</td>
<td>dut/DP/FC/mul_res[7]_13_s/I0</td>
</tr>
<tr>
<td>47.186</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_13_s/COUT</td>
</tr>
<tr>
<td>47.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C10[2][A]</td>
<td>dut/DP/FC/mult_137159_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>47.749</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137159_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>49.038</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td>dut/DP/FC/mul_res[7]_14_s/I0</td>
</tr>
<tr>
<td>50.083</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_14_s/COUT</td>
</tr>
<tr>
<td>50.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][B]</td>
<td>dut/DP/FC/mult_137160_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.646</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mult_137160_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.136</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C11[0][B]</td>
<td>dut/DP/FC/mul_res[7]_15_s/I0</td>
</tr>
<tr>
<td>51.839</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/mul_res[7]_15_s/SUM</td>
</tr>
<tr>
<td>53.941</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[0][B]</td>
<td>dut/DP/FC/dense_temp[7]_7_s/I1</td>
</tr>
<tr>
<td>54.642</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">dut/DP/FC/dense_temp[7]_7_s/SUM</td>
</tr>
<tr>
<td>54.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" font-weight:bold;">dut/DP/FC/dense[7]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>dut/DP/FC/dense[7]_7_s0/CLK</td>
</tr>
<tr>
<td>94.830</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>dut/DP/FC/dense[7]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 24.453, 47.021%; route: 24.091, 46.326%; tC2Q: 3.460, 6.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_11_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dut/DP/R/mem_mem_0_11_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dut/DP/R/mem_mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_10_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_10_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dut/DP/R/mem_mem_0_10_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dut/DP/R/mem_mem_0_10_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_9_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>dut/DP/R/mem_mem_0_9_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>dut/DP/R/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_8_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dut/DP/R/mem_mem_0_8_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dut/DP/R/mem_mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_7_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>dut/DP/R/mem_mem_0_7_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>dut/DP/R/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_6_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dut/DP/R/mem_mem_0_6_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dut/DP/R/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_5_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>dut/DP/R/mem_mem_0_5_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>dut/DP/R/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_4_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>dut/DP/R/mem_mem_0_4_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>dut/DP/R/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_3_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_2_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dut/DP/R/mem_mem_0_2_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dut/DP/R/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>dut/DP/R/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>dut/DP/R/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/wre_ram_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dut/wre_ram_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dut/wre_ram_s0/Q</td>
</tr>
<tr>
<td>2.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/ready_bn_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/B/finish_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>dut/ready_bn_s6/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">dut/ready_bn_s6/Q</td>
</tr>
<tr>
<td>3.149</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">dut/DP/B/finish_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>dut/DP/B/finish_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>dut/DP/B/finish_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/DP/C/[0].F/shift_register_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/C/[0].F/shift_register_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][A]</td>
<td>dut/DP/C/[0].F/shift_register_0_s2/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R22C26[0][A]</td>
<td style=" font-weight:bold;">dut/DP/C/[0].F/shift_register_0_s2/Q</td>
</tr>
<tr>
<td>3.156</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">dut/DP/C/[0].F/shift_register_0_s12/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>dut/DP/C/[0].F/shift_register_0_s12/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>dut/DP/C/[0].F/shift_register_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.280%; tC2Q: 0.333, 57.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/ready_bn_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/ready_bn_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>dut/ready_bn_s6/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">dut/ready_bn_s6/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>dut/n4336_s31/I1</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">dut/n4336_s31/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">dut/ready_bn_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>dut/ready_bn_s6/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>dut/ready_bn_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd/scale_cnt1_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd/scale_cnt1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>lcd/scale_cnt1_3_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">lcd/scale_cnt1_3_s1/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>lcd/n212_s2/I3</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">lcd/n212_s2/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">lcd/scale_cnt1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>lcd/scale_cnt1_3_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>lcd/scale_cnt1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd/scale_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd/scale_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>lcd/scale_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C34[1][A]</td>
<td style=" font-weight:bold;">lcd/scale_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>lcd/n80_s2/I0</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td style=" background: #97FFFF;">lcd/n80_s2/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td style=" font-weight:bold;">lcd/scale_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>lcd/scale_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>lcd/scale_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd/scale_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd/scale_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>lcd/scale_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">lcd/scale_cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>lcd/n78_s2/I2</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">lcd/n78_s2/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">lcd/scale_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>lcd/scale_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>lcd/scale_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd/H_PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd/H_PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>lcd/H_PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">lcd/H_PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>lcd/n210_s2/I2</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">lcd/n210_s2/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">lcd/H_PixelCount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>lcd/H_PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>lcd/H_PixelCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd/H_PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd/H_PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>lcd/H_PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">lcd/H_PixelCount_2_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>lcd/n209_s4/I1</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">lcd/n209_s4/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">lcd/H_PixelCount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>lcd/H_PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>lcd/H_PixelCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>receiver/cntr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>receiver/cntr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>receiver/cntr_3_s3/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C11[0][A]</td>
<td style=" font-weight:bold;">receiver/cntr_3_s3/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>receiver/n458_s14/I3</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">receiver/n458_s14/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" font-weight:bold;">receiver/cntr_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>receiver/cntr_3_s3/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>receiver/cntr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>receiver/cntr_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>receiver/cntr_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][A]</td>
<td>receiver/cntr_6_s3/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C10[0][A]</td>
<td style=" font-weight:bold;">receiver/cntr_6_s3/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][A]</td>
<td>receiver/n455_s17/I3</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C10[0][A]</td>
<td style=" background: #97FFFF;">receiver/n455_s17/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][A]</td>
<td style=" font-weight:bold;">receiver/cntr_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][A]</td>
<td>receiver/cntr_6_s3/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C10[0][A]</td>
<td>receiver/cntr_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>receiver/cntr_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>receiver/cntr_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[0][A]</td>
<td>receiver/cntr_7_s3/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C9[0][A]</td>
<td style=" font-weight:bold;">receiver/cntr_7_s3/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[0][A]</td>
<td>receiver/n454_s14/I3</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[0][A]</td>
<td style=" background: #97FFFF;">receiver/n454_s14/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][A]</td>
<td style=" font-weight:bold;">receiver/cntr_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[0][A]</td>
<td>receiver/cntr_7_s3/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C9[0][A]</td>
<td>receiver/cntr_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>receiver/cntr_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>receiver/cntr_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[1][A]</td>
<td>receiver/cntr_10_s3/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C10[1][A]</td>
<td style=" font-weight:bold;">receiver/cntr_10_s3/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[1][A]</td>
<td>receiver/n451_s17/I3</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C10[1][A]</td>
<td style=" background: #97FFFF;">receiver/n451_s17/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[1][A]</td>
<td style=" font-weight:bold;">receiver/cntr_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[1][A]</td>
<td>receiver/cntr_10_s3/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C10[1][A]</td>
<td>receiver/cntr_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>wre_ram_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>wre_ram_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>wre_ram_s2/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">wre_ram_s2/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>n554_s3/I3</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">n554_s3/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">wre_ram_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>wre_ram_s2/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>wre_ram_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_11_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dut/DP/R/mem_mem_0_11_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dut/DP/R/mem_mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_10_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_10_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dut/DP/R/mem_mem_0_10_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dut/DP/R/mem_mem_0_10_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_9_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>dut/DP/R/mem_mem_0_9_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>dut/DP/R/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_8_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dut/DP/R/mem_mem_0_8_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>dut/DP/R/mem_mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_7_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>dut/DP/R/mem_mem_0_7_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>dut/DP/R/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_6_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dut/DP/R/mem_mem_0_6_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>dut/DP/R/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_5_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>dut/DP/R/mem_mem_0_5_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>dut/DP/R/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_4_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>dut/DP/R/mem_mem_0_4_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>dut/DP/R/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_3_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>dut/DP/R/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_2_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dut/DP/R/mem_mem_0_2_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dut/DP/R/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>dut/DP/R/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>dut/DP/R/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dut/DP/R/mem_mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>95.025</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dut/DP/R/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/y_pos_temp_conv_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.413</td>
<td>3.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">dut/y_pos_temp_conv_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>dut/y_pos_temp_conv_1_s2/CLK</td>
</tr>
<tr>
<td>95.187</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>dut/y_pos_temp_conv_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.317, 87.859%; tC2Q: 0.458, 12.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/y_pos_temp_conv_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.413</td>
<td>3.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td style=" font-weight:bold;">dut/y_pos_temp_conv_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>dut/y_pos_temp_conv_2_s2/CLK</td>
</tr>
<tr>
<td>95.187</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>dut/y_pos_temp_conv_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.317, 87.859%; tC2Q: 0.458, 12.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/y_pos_temp_conv_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.413</td>
<td>3.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">dut/y_pos_temp_conv_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>dut/y_pos_temp_conv_3_s2/CLK</td>
</tr>
<tr>
<td>95.187</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>dut/y_pos_temp_conv_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.317, 87.859%; tC2Q: 0.458, 12.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/x_pos_temp_conv_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.413</td>
<td>3.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">dut/x_pos_temp_conv_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>dut/x_pos_temp_conv_0_s2/CLK</td>
</tr>
<tr>
<td>95.187</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>dut/x_pos_temp_conv_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.317, 87.859%; tC2Q: 0.458, 12.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/x_pos_temp_conv_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.413</td>
<td>3.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" font-weight:bold;">dut/x_pos_temp_conv_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>dut/x_pos_temp_conv_3_s2/CLK</td>
</tr>
<tr>
<td>95.187</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>dut/x_pos_temp_conv_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.317, 87.859%; tC2Q: 0.458, 12.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/x_pos_temp_conv_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.413</td>
<td>3.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">dut/x_pos_temp_conv_4_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>dut/x_pos_temp_conv_4_s2/CLK</td>
</tr>
<tr>
<td>95.187</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>dut/x_pos_temp_conv_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.317, 87.859%; tC2Q: 0.458, 12.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/n3700_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">dut/n3700_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>dut/n3700_s5/CLK</td>
</tr>
<tr>
<td>95.175</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>dut/n3700_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/n1026_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" font-weight:bold;">dut/n1026_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>dut/n1026_s3/CLK</td>
</tr>
<tr>
<td>95.175</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>dut/n1026_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.297, 87.795%; tC2Q: 0.458, 12.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/x_pos_temp_conv_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.403</td>
<td>3.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" font-weight:bold;">dut/x_pos_temp_conv_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>dut/x_pos_temp_conv_1_s2/CLK</td>
</tr>
<tr>
<td>95.187</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>dut/x_pos_temp_conv_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.307, 87.827%; tC2Q: 0.458, 12.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/x_pos_temp_conv_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.403</td>
<td>3.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">dut/x_pos_temp_conv_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>dut/x_pos_temp_conv_2_s2/CLK</td>
</tr>
<tr>
<td>95.187</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>dut/x_pos_temp_conv_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.307, 87.827%; tC2Q: 0.458, 12.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/block_no_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.403</td>
<td>3.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">dut/block_no_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>dut/block_no_0_s2/CLK</td>
</tr>
<tr>
<td>95.187</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>dut/block_no_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.307, 87.827%; tC2Q: 0.458, 12.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/block_no_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.403</td>
<td>3.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">dut/block_no_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>dut/block_no_1_s2/CLK</td>
</tr>
<tr>
<td>95.187</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>dut/block_no_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.307, 87.827%; tC2Q: 0.458, 12.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnn_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/block_no_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>rst_cnn_s5/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">rst_cnn_s5/Q</td>
</tr>
<tr>
<td>6.403</td>
<td>3.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" font-weight:bold;">dut/block_no_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>92.593</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.230</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>dut/block_no_3_s2/CLK</td>
</tr>
<tr>
<td>95.187</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>dut/block_no_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.593</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.307, 87.827%; tC2Q: 0.458, 12.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_bn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/B/finish_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>dut/rst_bn_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">dut/rst_bn_s0/Q</td>
</tr>
<tr>
<td>3.485</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">dut/DP/B/finish_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>dut/DP/B/finish_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>dut/DP/B/finish_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.573, 63.212%; tC2Q: 0.333, 36.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/finish_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>3.769</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">dut/DP/M/finish_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>dut/DP/M/finish_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>dut/DP/M/finish_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 71.991%; tC2Q: 0.333, 28.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.039</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td style=" font-weight:bold;">dut/DP/M/out_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>dut/DP/M/out_5_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>dut/DP/M/out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.127, 77.175%; tC2Q: 0.333, 22.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.039</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td style=" font-weight:bold;">dut/DP/M/out_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>dut/DP/M/out_7_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>dut/DP/M/out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.127, 77.175%; tC2Q: 0.333, 22.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.039</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td style=" font-weight:bold;">dut/DP/M/out_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>dut/DP/M/out_8_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>dut/DP/M/out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.127, 77.175%; tC2Q: 0.333, 22.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.039</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][B]</td>
<td style=" font-weight:bold;">dut/DP/M/out_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][B]</td>
<td>dut/DP/M/out_10_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C25[2][B]</td>
<td>dut/DP/M/out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.127, 77.175%; tC2Q: 0.333, 22.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.051</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" font-weight:bold;">dut/DP/M/out_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>dut/DP/M/out_1_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>dut/DP/M/out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.140, 77.369%; tC2Q: 0.333, 22.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.051</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">dut/DP/M/out_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>dut/DP/M/out_2_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>dut/DP/M/out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.140, 77.369%; tC2Q: 0.333, 22.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.054</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">dut/DP/M/out_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>dut/DP/M/out_9_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>dut/DP/M/out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 77.412%; tC2Q: 0.333, 22.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_buff_bn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/data_in_bn_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>dut/rst_buff_bn_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">dut/rst_buff_bn_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" font-weight:bold;">dut/DP/data_in_bn_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>dut/DP/data_in_bn_7_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>dut/DP/data_in_bn_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.218, 78.519%; tC2Q: 0.333, 21.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_buff_bn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/data_in_bn_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>dut/rst_buff_bn_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">dut/rst_buff_bn_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" font-weight:bold;">dut/DP/data_in_bn_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>dut/DP/data_in_bn_8_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>dut/DP/data_in_bn_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.218, 78.519%; tC2Q: 0.333, 21.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_buff_bn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/data_in_bn_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>dut/rst_buff_bn_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">dut/rst_buff_bn_s0/Q</td>
</tr>
<tr>
<td>4.136</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" font-weight:bold;">dut/DP/data_in_bn_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>dut/DP/data_in_bn_15_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>dut/DP/data_in_bn_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 78.605%; tC2Q: 0.333, 21.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_buff_bn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/data_in_bn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>dut/rst_buff_bn_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">dut/rst_buff_bn_s0/Q</td>
</tr>
<tr>
<td>4.136</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">dut/DP/data_in_bn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>dut/DP/data_in_bn_0_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>dut/DP/data_in_bn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 78.605%; tC2Q: 0.333, 21.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_buff_bn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/data_in_bn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>dut/rst_buff_bn_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">dut/rst_buff_bn_s0/Q</td>
</tr>
<tr>
<td>4.136</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" font-weight:bold;">dut/DP/data_in_bn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>dut/DP/data_in_bn_1_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>dut/DP/data_in_bn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 78.605%; tC2Q: 0.333, 21.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_buff_bn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/data_in_bn_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>dut/rst_buff_bn_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">dut/rst_buff_bn_s0/Q</td>
</tr>
<tr>
<td>4.136</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">dut/DP/data_in_bn_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>dut/DP/data_in_bn_2_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>dut/DP/data_in_bn_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 78.605%; tC2Q: 0.333, 21.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_buff_bn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/data_in_bn_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>dut/rst_buff_bn_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">dut/rst_buff_bn_s0/Q</td>
</tr>
<tr>
<td>4.136</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" font-weight:bold;">dut/DP/data_in_bn_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>dut/DP/data_in_bn_3_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>dut/DP/data_in_bn_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 78.605%; tC2Q: 0.333, 21.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_buff_bn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/data_in_bn_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>dut/rst_buff_bn_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">dut/rst_buff_bn_s0/Q</td>
</tr>
<tr>
<td>4.136</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" font-weight:bold;">dut/DP/data_in_bn_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>dut/DP/data_in_bn_4_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>dut/DP/data_in_bn_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 78.605%; tC2Q: 0.333, 21.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_buff_bn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/data_in_bn_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>dut/rst_buff_bn_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">dut/rst_buff_bn_s0/Q</td>
</tr>
<tr>
<td>4.136</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td style=" font-weight:bold;">dut/DP/data_in_bn_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>dut/DP/data_in_bn_5_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>dut/DP/data_in_bn_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 78.605%; tC2Q: 0.333, 21.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_buff_bn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/data_in_bn_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>dut/rst_buff_bn_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">dut/rst_buff_bn_s0/Q</td>
</tr>
<tr>
<td>4.136</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" font-weight:bold;">dut/DP/data_in_bn_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>dut/DP/data_in_bn_6_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>dut/DP/data_in_bn_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 78.605%; tC2Q: 0.333, 21.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" font-weight:bold;">dut/DP/M/out_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td>dut/DP/M/out_11_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[2][A]</td>
<td>dut/DP/M/out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 80.071%; tC2Q: 0.333, 19.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/sync_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">dut/DP/M/sync_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>dut/DP/M/sync_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>dut/DP/M/sync_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.339, 80.071%; tC2Q: 0.333, 19.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.293</td>
<td>1.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" font-weight:bold;">dut/DP/M/out_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td>dut/DP/M/out_0_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C24[2][B]</td>
<td>dut/DP/M/out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.381, 80.556%; tC2Q: 0.333, 19.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.293</td>
<td>1.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td style=" font-weight:bold;">dut/DP/M/out_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td>dut/DP/M/out_3_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C24[1][B]</td>
<td>dut/DP/M/out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.381, 80.556%; tC2Q: 0.333, 19.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.293</td>
<td>1.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" font-weight:bold;">dut/DP/M/out_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>dut/DP/M/out_4_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>dut/DP/M/out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.381, 80.556%; tC2Q: 0.333, 19.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/rst_mp_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/DP/M/out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>dut/rst_mp_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">dut/rst_mp_s0/Q</td>
</tr>
<tr>
<td>4.293</td>
<td>1.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" font-weight:bold;">dut/DP/M/out_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>550</td>
<td>PLL_R</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>dut/DP/M/out_6_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>dut/DP/M/out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.381, 80.556%; tC2Q: 0.333, 19.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>44.968</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>46.218</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>current_state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.690</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>48.953</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>current_state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.171</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>current_state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>44.968</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>46.218</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ram_buff_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.690</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>48.953</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ram_buff_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.171</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ram_buff_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>44.968</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>46.218</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ram_buff_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.690</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>48.953</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ram_buff_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.171</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ram_buff_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>44.968</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>46.218</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bcd_in_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.690</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>48.953</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>bcd_in_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.171</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>bcd_in_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>44.968</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>46.218</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>receiver/data_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.690</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>48.953</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>receiver/data_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.171</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>receiver/data_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>44.968</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>46.218</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>receiver/cntr_5_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.690</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>48.953</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>receiver/cntr_5_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.171</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>receiver/cntr_5_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>44.968</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>46.218</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd/im_counth_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.690</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>48.953</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd/im_counth_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.171</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd/im_counth_0_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>44.968</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>46.218</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/DP/C/[0].F/shift_register_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.690</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>48.953</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dut/DP/C/[0].F/shift_register_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.171</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dut/DP/C/[0].F/shift_register_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>44.968</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>46.218</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/DP/FC/dense[1]_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.690</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>48.953</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dut/DP/FC/dense[1]_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.171</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dut/DP/FC/dense[1]_15_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>44.968</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>46.218</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/DP/FC/dense[2]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.690</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>48.953</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dut/DP/FC/dense[2]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.593</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>94.986</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>95.171</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dut/DP/FC/dense[2]_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>550</td>
<td>LCD_CLK_d</td>
<td>22.650</td>
<td>0.661</td>
</tr>
<tr>
<td>173</td>
<td>rst_fc</td>
<td>84.289</td>
<td>3.599</td>
</tr>
<tr>
<td>160</td>
<td>n2672_6</td>
<td>87.258</td>
<td>4.446</td>
</tr>
<tr>
<td>126</td>
<td>block_no_0_6</td>
<td>77.870</td>
<td>3.171</td>
</tr>
<tr>
<td>117</td>
<td>block_no_1_6</td>
<td>78.802</td>
<td>3.827</td>
</tr>
<tr>
<td>115</td>
<td>next_block</td>
<td>79.894</td>
<td>3.341</td>
</tr>
<tr>
<td>105</td>
<td>n6_6</td>
<td>86.621</td>
<td>2.644</td>
</tr>
<tr>
<td>104</td>
<td>rst_conv</td>
<td>89.778</td>
<td>2.313</td>
</tr>
<tr>
<td>70</td>
<td>block_no[2]</td>
<td>79.191</td>
<td>2.978</td>
</tr>
<tr>
<td>68</td>
<td>rst_cnn</td>
<td>81.714</td>
<td>3.317</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C32</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C10</td>
<td>87.50%</td>
</tr>
<tr>
<td>R5C16</td>
<td>86.11%</td>
</tr>
<tr>
<td>R7C16</td>
<td>86.11%</td>
</tr>
<tr>
<td>R7C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C5</td>
<td>86.11%</td>
</tr>
<tr>
<td>R4C15</td>
<td>84.72%</td>
</tr>
<tr>
<td>R5C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R9C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C14</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
