Active-HDL 12.0.118.7745 2023-01-18 18:45:56

Elaboration top modules:
VHDL Configuration            testbench_for_registerfile


--------------------------------------------------------------------------------------------------------------
Entity          | Architecture        | Library      | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------------------
registerfile_tb | TB_ARCHITECTURE     | computer4bit |      | 12.0.118.7745 (Windows64) | -O3
RegisterFile    | RegisterFile_behave | computer4bit |      | 12.0.118.7745 (Windows64) | -O3
--------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------
VHDL Configuration                    | Library      | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------------------
testbench_for_registerfile            | computer4bit |      |                           | <unavailable>
--------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------
VHDL Package                          | Library      | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------------------
standard                              | std          |      |                           | <unavailable>
TEXTIO                                | std          |      |                           | <unavailable>
std_logic_1164                        | ieee         |      |                           | <unavailable>
NUMERIC_STD                           | ieee         |      |                           | <unavailable>
--------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------
Library                               | Comment
--------------------------------------------------------------------------------------------------------------
computer4bit                          | None
ieee                                  | Standard IEEE packages library
std                                   | Standard VHDL library
--------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testbench_for_registerfile testbench_for_registerfile

