# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab3.srcs/sim_1/new/RS_beh_Test.vhd" \

# Do not sort compile order
nosort
