{
  "creator": "Yosys 0.9+932 (git sha1 f52c6efd, clang 8.0.0 -fPIC -Os)",
  "modules": {
    "ALU54B": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:44"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SIGNEDIA": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SIGNEDIB": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SIGNEDCIN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "A18": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "A19": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "A20": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "A21": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "A22": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "A23": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "A24": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "A25": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "A26": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "A27": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "A28": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "A29": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "A30": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "A31": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "A32": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "A33": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "A34": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "A35": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "B18": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "B19": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "B20": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "B21": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "B22": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "B23": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "B24": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "B25": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "B26": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "B27": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "B28": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "B29": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "B30": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "B31": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "B32": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "B33": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "B34": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "B35": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "C18": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "C19": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "C20": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "C21": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "C22": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "C23": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "C24": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "C25": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "C26": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "C27": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "C28": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "C29": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "C30": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "C31": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "C32": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "C33": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "C34": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "C35": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "C36": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "C37": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "C38": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "C39": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "C40": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "C41": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "C42": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "C43": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "C44": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "C45": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "C46": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "C47": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "C48": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "C49": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "C50": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "C51": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "C52": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "C53": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "CFB0": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "CFB1": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "CFB2": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "CFB3": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "CFB4": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "CFB5": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "CFB6": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "CFB7": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "CFB8": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "CFB9": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "CFB10": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "CFB11": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "CFB12": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "CFB13": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "CFB14": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "CFB15": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "CFB16": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "CFB17": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "CFB18": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "CFB19": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CFB20": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "CFB21": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "CFB22": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "CFB23": {
          "direction": "input",
          "bits": [ 166 ]
        },
        "CFB24": {
          "direction": "input",
          "bits": [ 167 ]
        },
        "CFB25": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "CFB26": {
          "direction": "input",
          "bits": [ 169 ]
        },
        "CFB27": {
          "direction": "input",
          "bits": [ 170 ]
        },
        "CFB28": {
          "direction": "input",
          "bits": [ 171 ]
        },
        "CFB29": {
          "direction": "input",
          "bits": [ 172 ]
        },
        "CFB30": {
          "direction": "input",
          "bits": [ 173 ]
        },
        "CFB31": {
          "direction": "input",
          "bits": [ 174 ]
        },
        "CFB32": {
          "direction": "input",
          "bits": [ 175 ]
        },
        "CFB33": {
          "direction": "input",
          "bits": [ 176 ]
        },
        "CFB34": {
          "direction": "input",
          "bits": [ 177 ]
        },
        "CFB35": {
          "direction": "input",
          "bits": [ 178 ]
        },
        "CFB36": {
          "direction": "input",
          "bits": [ 179 ]
        },
        "CFB37": {
          "direction": "input",
          "bits": [ 180 ]
        },
        "CFB38": {
          "direction": "input",
          "bits": [ 181 ]
        },
        "CFB39": {
          "direction": "input",
          "bits": [ 182 ]
        },
        "CFB40": {
          "direction": "input",
          "bits": [ 183 ]
        },
        "CFB41": {
          "direction": "input",
          "bits": [ 184 ]
        },
        "CFB42": {
          "direction": "input",
          "bits": [ 185 ]
        },
        "CFB43": {
          "direction": "input",
          "bits": [ 186 ]
        },
        "CFB44": {
          "direction": "input",
          "bits": [ 187 ]
        },
        "CFB45": {
          "direction": "input",
          "bits": [ 188 ]
        },
        "CFB46": {
          "direction": "input",
          "bits": [ 189 ]
        },
        "CFB47": {
          "direction": "input",
          "bits": [ 190 ]
        },
        "CFB48": {
          "direction": "input",
          "bits": [ 191 ]
        },
        "CFB49": {
          "direction": "input",
          "bits": [ 192 ]
        },
        "CFB50": {
          "direction": "input",
          "bits": [ 193 ]
        },
        "CFB51": {
          "direction": "input",
          "bits": [ 194 ]
        },
        "CFB52": {
          "direction": "input",
          "bits": [ 195 ]
        },
        "CFB53": {
          "direction": "input",
          "bits": [ 196 ]
        },
        "MA0": {
          "direction": "input",
          "bits": [ 197 ]
        },
        "MA1": {
          "direction": "input",
          "bits": [ 198 ]
        },
        "MA2": {
          "direction": "input",
          "bits": [ 199 ]
        },
        "MA3": {
          "direction": "input",
          "bits": [ 200 ]
        },
        "MA4": {
          "direction": "input",
          "bits": [ 201 ]
        },
        "MA5": {
          "direction": "input",
          "bits": [ 202 ]
        },
        "MA6": {
          "direction": "input",
          "bits": [ 203 ]
        },
        "MA7": {
          "direction": "input",
          "bits": [ 204 ]
        },
        "MA8": {
          "direction": "input",
          "bits": [ 205 ]
        },
        "MA9": {
          "direction": "input",
          "bits": [ 206 ]
        },
        "MA10": {
          "direction": "input",
          "bits": [ 207 ]
        },
        "MA11": {
          "direction": "input",
          "bits": [ 208 ]
        },
        "MA12": {
          "direction": "input",
          "bits": [ 209 ]
        },
        "MA13": {
          "direction": "input",
          "bits": [ 210 ]
        },
        "MA14": {
          "direction": "input",
          "bits": [ 211 ]
        },
        "MA15": {
          "direction": "input",
          "bits": [ 212 ]
        },
        "MA16": {
          "direction": "input",
          "bits": [ 213 ]
        },
        "MA17": {
          "direction": "input",
          "bits": [ 214 ]
        },
        "MA18": {
          "direction": "input",
          "bits": [ 215 ]
        },
        "MA19": {
          "direction": "input",
          "bits": [ 216 ]
        },
        "MA20": {
          "direction": "input",
          "bits": [ 217 ]
        },
        "MA21": {
          "direction": "input",
          "bits": [ 218 ]
        },
        "MA22": {
          "direction": "input",
          "bits": [ 219 ]
        },
        "MA23": {
          "direction": "input",
          "bits": [ 220 ]
        },
        "MA24": {
          "direction": "input",
          "bits": [ 221 ]
        },
        "MA25": {
          "direction": "input",
          "bits": [ 222 ]
        },
        "MA26": {
          "direction": "input",
          "bits": [ 223 ]
        },
        "MA27": {
          "direction": "input",
          "bits": [ 224 ]
        },
        "MA28": {
          "direction": "input",
          "bits": [ 225 ]
        },
        "MA29": {
          "direction": "input",
          "bits": [ 226 ]
        },
        "MA30": {
          "direction": "input",
          "bits": [ 227 ]
        },
        "MA31": {
          "direction": "input",
          "bits": [ 228 ]
        },
        "MA32": {
          "direction": "input",
          "bits": [ 229 ]
        },
        "MA33": {
          "direction": "input",
          "bits": [ 230 ]
        },
        "MA34": {
          "direction": "input",
          "bits": [ 231 ]
        },
        "MA35": {
          "direction": "input",
          "bits": [ 232 ]
        },
        "MB0": {
          "direction": "input",
          "bits": [ 233 ]
        },
        "MB1": {
          "direction": "input",
          "bits": [ 234 ]
        },
        "MB2": {
          "direction": "input",
          "bits": [ 235 ]
        },
        "MB3": {
          "direction": "input",
          "bits": [ 236 ]
        },
        "MB4": {
          "direction": "input",
          "bits": [ 237 ]
        },
        "MB5": {
          "direction": "input",
          "bits": [ 238 ]
        },
        "MB6": {
          "direction": "input",
          "bits": [ 239 ]
        },
        "MB7": {
          "direction": "input",
          "bits": [ 240 ]
        },
        "MB8": {
          "direction": "input",
          "bits": [ 241 ]
        },
        "MB9": {
          "direction": "input",
          "bits": [ 242 ]
        },
        "MB10": {
          "direction": "input",
          "bits": [ 243 ]
        },
        "MB11": {
          "direction": "input",
          "bits": [ 244 ]
        },
        "MB12": {
          "direction": "input",
          "bits": [ 245 ]
        },
        "MB13": {
          "direction": "input",
          "bits": [ 246 ]
        },
        "MB14": {
          "direction": "input",
          "bits": [ 247 ]
        },
        "MB15": {
          "direction": "input",
          "bits": [ 248 ]
        },
        "MB16": {
          "direction": "input",
          "bits": [ 249 ]
        },
        "MB17": {
          "direction": "input",
          "bits": [ 250 ]
        },
        "MB18": {
          "direction": "input",
          "bits": [ 251 ]
        },
        "MB19": {
          "direction": "input",
          "bits": [ 252 ]
        },
        "MB20": {
          "direction": "input",
          "bits": [ 253 ]
        },
        "MB21": {
          "direction": "input",
          "bits": [ 254 ]
        },
        "MB22": {
          "direction": "input",
          "bits": [ 255 ]
        },
        "MB23": {
          "direction": "input",
          "bits": [ 256 ]
        },
        "MB24": {
          "direction": "input",
          "bits": [ 257 ]
        },
        "MB25": {
          "direction": "input",
          "bits": [ 258 ]
        },
        "MB26": {
          "direction": "input",
          "bits": [ 259 ]
        },
        "MB27": {
          "direction": "input",
          "bits": [ 260 ]
        },
        "MB28": {
          "direction": "input",
          "bits": [ 261 ]
        },
        "MB29": {
          "direction": "input",
          "bits": [ 262 ]
        },
        "MB30": {
          "direction": "input",
          "bits": [ 263 ]
        },
        "MB31": {
          "direction": "input",
          "bits": [ 264 ]
        },
        "MB32": {
          "direction": "input",
          "bits": [ 265 ]
        },
        "MB33": {
          "direction": "input",
          "bits": [ 266 ]
        },
        "MB34": {
          "direction": "input",
          "bits": [ 267 ]
        },
        "MB35": {
          "direction": "input",
          "bits": [ 268 ]
        },
        "CIN0": {
          "direction": "input",
          "bits": [ 269 ]
        },
        "CIN1": {
          "direction": "input",
          "bits": [ 270 ]
        },
        "CIN2": {
          "direction": "input",
          "bits": [ 271 ]
        },
        "CIN3": {
          "direction": "input",
          "bits": [ 272 ]
        },
        "CIN4": {
          "direction": "input",
          "bits": [ 273 ]
        },
        "CIN5": {
          "direction": "input",
          "bits": [ 274 ]
        },
        "CIN6": {
          "direction": "input",
          "bits": [ 275 ]
        },
        "CIN7": {
          "direction": "input",
          "bits": [ 276 ]
        },
        "CIN8": {
          "direction": "input",
          "bits": [ 277 ]
        },
        "CIN9": {
          "direction": "input",
          "bits": [ 278 ]
        },
        "CIN10": {
          "direction": "input",
          "bits": [ 279 ]
        },
        "CIN11": {
          "direction": "input",
          "bits": [ 280 ]
        },
        "CIN12": {
          "direction": "input",
          "bits": [ 281 ]
        },
        "CIN13": {
          "direction": "input",
          "bits": [ 282 ]
        },
        "CIN14": {
          "direction": "input",
          "bits": [ 283 ]
        },
        "CIN15": {
          "direction": "input",
          "bits": [ 284 ]
        },
        "CIN16": {
          "direction": "input",
          "bits": [ 285 ]
        },
        "CIN17": {
          "direction": "input",
          "bits": [ 286 ]
        },
        "CIN18": {
          "direction": "input",
          "bits": [ 287 ]
        },
        "CIN19": {
          "direction": "input",
          "bits": [ 288 ]
        },
        "CIN20": {
          "direction": "input",
          "bits": [ 289 ]
        },
        "CIN21": {
          "direction": "input",
          "bits": [ 290 ]
        },
        "CIN22": {
          "direction": "input",
          "bits": [ 291 ]
        },
        "CIN23": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "CIN24": {
          "direction": "input",
          "bits": [ 293 ]
        },
        "CIN25": {
          "direction": "input",
          "bits": [ 294 ]
        },
        "CIN26": {
          "direction": "input",
          "bits": [ 295 ]
        },
        "CIN27": {
          "direction": "input",
          "bits": [ 296 ]
        },
        "CIN28": {
          "direction": "input",
          "bits": [ 297 ]
        },
        "CIN29": {
          "direction": "input",
          "bits": [ 298 ]
        },
        "CIN30": {
          "direction": "input",
          "bits": [ 299 ]
        },
        "CIN31": {
          "direction": "input",
          "bits": [ 300 ]
        },
        "CIN32": {
          "direction": "input",
          "bits": [ 301 ]
        },
        "CIN33": {
          "direction": "input",
          "bits": [ 302 ]
        },
        "CIN34": {
          "direction": "input",
          "bits": [ 303 ]
        },
        "CIN35": {
          "direction": "input",
          "bits": [ 304 ]
        },
        "CIN36": {
          "direction": "input",
          "bits": [ 305 ]
        },
        "CIN37": {
          "direction": "input",
          "bits": [ 306 ]
        },
        "CIN38": {
          "direction": "input",
          "bits": [ 307 ]
        },
        "CIN39": {
          "direction": "input",
          "bits": [ 308 ]
        },
        "CIN40": {
          "direction": "input",
          "bits": [ 309 ]
        },
        "CIN41": {
          "direction": "input",
          "bits": [ 310 ]
        },
        "CIN42": {
          "direction": "input",
          "bits": [ 311 ]
        },
        "CIN43": {
          "direction": "input",
          "bits": [ 312 ]
        },
        "CIN44": {
          "direction": "input",
          "bits": [ 313 ]
        },
        "CIN45": {
          "direction": "input",
          "bits": [ 314 ]
        },
        "CIN46": {
          "direction": "input",
          "bits": [ 315 ]
        },
        "CIN47": {
          "direction": "input",
          "bits": [ 316 ]
        },
        "CIN48": {
          "direction": "input",
          "bits": [ 317 ]
        },
        "CIN49": {
          "direction": "input",
          "bits": [ 318 ]
        },
        "CIN50": {
          "direction": "input",
          "bits": [ 319 ]
        },
        "CIN51": {
          "direction": "input",
          "bits": [ 320 ]
        },
        "CIN52": {
          "direction": "input",
          "bits": [ 321 ]
        },
        "CIN53": {
          "direction": "input",
          "bits": [ 322 ]
        },
        "OP0": {
          "direction": "input",
          "bits": [ 323 ]
        },
        "OP1": {
          "direction": "input",
          "bits": [ 324 ]
        },
        "OP2": {
          "direction": "input",
          "bits": [ 325 ]
        },
        "OP3": {
          "direction": "input",
          "bits": [ 326 ]
        },
        "OP4": {
          "direction": "input",
          "bits": [ 327 ]
        },
        "OP5": {
          "direction": "input",
          "bits": [ 328 ]
        },
        "OP6": {
          "direction": "input",
          "bits": [ 329 ]
        },
        "OP7": {
          "direction": "input",
          "bits": [ 330 ]
        },
        "OP8": {
          "direction": "input",
          "bits": [ 331 ]
        },
        "OP9": {
          "direction": "input",
          "bits": [ 332 ]
        },
        "OP10": {
          "direction": "input",
          "bits": [ 333 ]
        },
        "R0": {
          "direction": "output",
          "bits": [ 334 ]
        },
        "R1": {
          "direction": "output",
          "bits": [ 335 ]
        },
        "R2": {
          "direction": "output",
          "bits": [ 336 ]
        },
        "R3": {
          "direction": "output",
          "bits": [ 337 ]
        },
        "R4": {
          "direction": "output",
          "bits": [ 338 ]
        },
        "R5": {
          "direction": "output",
          "bits": [ 339 ]
        },
        "R6": {
          "direction": "output",
          "bits": [ 340 ]
        },
        "R7": {
          "direction": "output",
          "bits": [ 341 ]
        },
        "R8": {
          "direction": "output",
          "bits": [ 342 ]
        },
        "R9": {
          "direction": "output",
          "bits": [ 343 ]
        },
        "R10": {
          "direction": "output",
          "bits": [ 344 ]
        },
        "R11": {
          "direction": "output",
          "bits": [ 345 ]
        },
        "R12": {
          "direction": "output",
          "bits": [ 346 ]
        },
        "R13": {
          "direction": "output",
          "bits": [ 347 ]
        },
        "R14": {
          "direction": "output",
          "bits": [ 348 ]
        },
        "R15": {
          "direction": "output",
          "bits": [ 349 ]
        },
        "R16": {
          "direction": "output",
          "bits": [ 350 ]
        },
        "R17": {
          "direction": "output",
          "bits": [ 351 ]
        },
        "R18": {
          "direction": "output",
          "bits": [ 352 ]
        },
        "R19": {
          "direction": "output",
          "bits": [ 353 ]
        },
        "R20": {
          "direction": "output",
          "bits": [ 354 ]
        },
        "R21": {
          "direction": "output",
          "bits": [ 355 ]
        },
        "R22": {
          "direction": "output",
          "bits": [ 356 ]
        },
        "R23": {
          "direction": "output",
          "bits": [ 357 ]
        },
        "R24": {
          "direction": "output",
          "bits": [ 358 ]
        },
        "R25": {
          "direction": "output",
          "bits": [ 359 ]
        },
        "R26": {
          "direction": "output",
          "bits": [ 360 ]
        },
        "R27": {
          "direction": "output",
          "bits": [ 361 ]
        },
        "R28": {
          "direction": "output",
          "bits": [ 362 ]
        },
        "R29": {
          "direction": "output",
          "bits": [ 363 ]
        },
        "R30": {
          "direction": "output",
          "bits": [ 364 ]
        },
        "R31": {
          "direction": "output",
          "bits": [ 365 ]
        },
        "R32": {
          "direction": "output",
          "bits": [ 366 ]
        },
        "R33": {
          "direction": "output",
          "bits": [ 367 ]
        },
        "R34": {
          "direction": "output",
          "bits": [ 368 ]
        },
        "R35": {
          "direction": "output",
          "bits": [ 369 ]
        },
        "R36": {
          "direction": "output",
          "bits": [ 370 ]
        },
        "R37": {
          "direction": "output",
          "bits": [ 371 ]
        },
        "R38": {
          "direction": "output",
          "bits": [ 372 ]
        },
        "R39": {
          "direction": "output",
          "bits": [ 373 ]
        },
        "R40": {
          "direction": "output",
          "bits": [ 374 ]
        },
        "R41": {
          "direction": "output",
          "bits": [ 375 ]
        },
        "R42": {
          "direction": "output",
          "bits": [ 376 ]
        },
        "R43": {
          "direction": "output",
          "bits": [ 377 ]
        },
        "R44": {
          "direction": "output",
          "bits": [ 378 ]
        },
        "R45": {
          "direction": "output",
          "bits": [ 379 ]
        },
        "R46": {
          "direction": "output",
          "bits": [ 380 ]
        },
        "R47": {
          "direction": "output",
          "bits": [ 381 ]
        },
        "R48": {
          "direction": "output",
          "bits": [ 382 ]
        },
        "R49": {
          "direction": "output",
          "bits": [ 383 ]
        },
        "R50": {
          "direction": "output",
          "bits": [ 384 ]
        },
        "R51": {
          "direction": "output",
          "bits": [ 385 ]
        },
        "R52": {
          "direction": "output",
          "bits": [ 386 ]
        },
        "R53": {
          "direction": "output",
          "bits": [ 387 ]
        },
        "CO0": {
          "direction": "output",
          "bits": [ 388 ]
        },
        "CO1": {
          "direction": "output",
          "bits": [ 389 ]
        },
        "CO2": {
          "direction": "output",
          "bits": [ 390 ]
        },
        "CO3": {
          "direction": "output",
          "bits": [ 391 ]
        },
        "CO4": {
          "direction": "output",
          "bits": [ 392 ]
        },
        "CO5": {
          "direction": "output",
          "bits": [ 393 ]
        },
        "CO6": {
          "direction": "output",
          "bits": [ 394 ]
        },
        "CO7": {
          "direction": "output",
          "bits": [ 395 ]
        },
        "CO8": {
          "direction": "output",
          "bits": [ 396 ]
        },
        "CO9": {
          "direction": "output",
          "bits": [ 397 ]
        },
        "CO10": {
          "direction": "output",
          "bits": [ 398 ]
        },
        "CO11": {
          "direction": "output",
          "bits": [ 399 ]
        },
        "CO12": {
          "direction": "output",
          "bits": [ 400 ]
        },
        "CO13": {
          "direction": "output",
          "bits": [ 401 ]
        },
        "CO14": {
          "direction": "output",
          "bits": [ 402 ]
        },
        "CO15": {
          "direction": "output",
          "bits": [ 403 ]
        },
        "CO16": {
          "direction": "output",
          "bits": [ 404 ]
        },
        "CO17": {
          "direction": "output",
          "bits": [ 405 ]
        },
        "CO18": {
          "direction": "output",
          "bits": [ 406 ]
        },
        "CO19": {
          "direction": "output",
          "bits": [ 407 ]
        },
        "CO20": {
          "direction": "output",
          "bits": [ 408 ]
        },
        "CO21": {
          "direction": "output",
          "bits": [ 409 ]
        },
        "CO22": {
          "direction": "output",
          "bits": [ 410 ]
        },
        "CO23": {
          "direction": "output",
          "bits": [ 411 ]
        },
        "CO24": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "CO25": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "CO26": {
          "direction": "output",
          "bits": [ 414 ]
        },
        "CO27": {
          "direction": "output",
          "bits": [ 415 ]
        },
        "CO28": {
          "direction": "output",
          "bits": [ 416 ]
        },
        "CO29": {
          "direction": "output",
          "bits": [ 417 ]
        },
        "CO30": {
          "direction": "output",
          "bits": [ 418 ]
        },
        "CO31": {
          "direction": "output",
          "bits": [ 419 ]
        },
        "CO32": {
          "direction": "output",
          "bits": [ 420 ]
        },
        "CO33": {
          "direction": "output",
          "bits": [ 421 ]
        },
        "CO34": {
          "direction": "output",
          "bits": [ 422 ]
        },
        "CO35": {
          "direction": "output",
          "bits": [ 423 ]
        },
        "CO36": {
          "direction": "output",
          "bits": [ 424 ]
        },
        "CO37": {
          "direction": "output",
          "bits": [ 425 ]
        },
        "CO38": {
          "direction": "output",
          "bits": [ 426 ]
        },
        "CO39": {
          "direction": "output",
          "bits": [ 427 ]
        },
        "CO40": {
          "direction": "output",
          "bits": [ 428 ]
        },
        "CO41": {
          "direction": "output",
          "bits": [ 429 ]
        },
        "CO42": {
          "direction": "output",
          "bits": [ 430 ]
        },
        "CO43": {
          "direction": "output",
          "bits": [ 431 ]
        },
        "CO44": {
          "direction": "output",
          "bits": [ 432 ]
        },
        "CO45": {
          "direction": "output",
          "bits": [ 433 ]
        },
        "CO46": {
          "direction": "output",
          "bits": [ 434 ]
        },
        "CO47": {
          "direction": "output",
          "bits": [ 435 ]
        },
        "CO48": {
          "direction": "output",
          "bits": [ 436 ]
        },
        "CO49": {
          "direction": "output",
          "bits": [ 437 ]
        },
        "CO50": {
          "direction": "output",
          "bits": [ 438 ]
        },
        "CO51": {
          "direction": "output",
          "bits": [ 439 ]
        },
        "CO52": {
          "direction": "output",
          "bits": [ 440 ]
        },
        "CO53": {
          "direction": "output",
          "bits": [ 441 ]
        },
        "EQZ": {
          "direction": "output",
          "bits": [ 442 ]
        },
        "EQZM": {
          "direction": "output",
          "bits": [ 443 ]
        },
        "EQOM": {
          "direction": "output",
          "bits": [ 444 ]
        },
        "EQPAT": {
          "direction": "output",
          "bits": [ 445 ]
        },
        "EQPATB": {
          "direction": "output",
          "bits": [ 446 ]
        },
        "OVER": {
          "direction": "output",
          "bits": [ 447 ]
        },
        "UNDER": {
          "direction": "output",
          "bits": [ 448 ]
        },
        "OVERUNDER": {
          "direction": "output",
          "bits": [ 449 ]
        },
        "SIGNEDR": {
          "direction": "output",
          "bits": [ 450 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A18": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A19": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A20": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A21": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A22": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A23": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A24": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A25": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A26": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A27": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A28": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A29": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A30": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A31": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A32": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A33": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A34": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A35": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B18": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B19": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B20": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B21": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B22": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B23": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B24": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B25": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B26": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B27": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B28": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B29": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B30": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B31": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B32": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B33": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B34": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B35": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C18": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C19": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C20": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C21": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C22": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C23": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C24": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C25": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C26": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C27": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C28": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C29": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C30": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C31": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C32": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C33": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C34": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C35": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C36": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C37": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C38": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C39": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C40": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C41": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C42": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C43": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C44": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C45": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C46": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C47": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C48": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C49": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C50": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C51": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C52": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C53": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:46"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:46"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:46"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:46"
          }
        },
        "CFB0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB10": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB11": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB12": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB13": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB14": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB15": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB16": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB17": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB18": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB19": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB2": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB20": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB21": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB22": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB23": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB24": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB25": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB26": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB27": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB28": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB29": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB3": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB30": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB31": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB32": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB33": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB34": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB35": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB36": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB37": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB38": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB39": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB4": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB40": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB41": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB42": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB43": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB44": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB45": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB46": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB47": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB48": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB49": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB5": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB50": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB51": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB52": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB53": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB6": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB7": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB8": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB9": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CIN0": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN1": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN10": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN11": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN12": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN13": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN14": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN15": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN16": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN17": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN18": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN19": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN2": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN20": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN21": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN22": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN23": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN24": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN25": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN26": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN27": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN28": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN29": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN3": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN30": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN31": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN32": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN33": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN34": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN35": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN36": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN37": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN38": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN39": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN4": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN40": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN41": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN42": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN43": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN44": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN45": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN46": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN47": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN48": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN49": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN5": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN50": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN51": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN52": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN53": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN6": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN7": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN8": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN9": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:45"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:45"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:45"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:45"
          }
        },
        "CO0": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO1": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO10": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO11": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO12": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO13": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO14": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO15": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO16": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO17": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO18": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO19": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO2": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO20": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO21": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO22": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO23": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO24": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO25": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO26": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO27": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO28": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO29": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO3": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO30": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO31": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO32": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO33": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO34": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO35": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO36": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO37": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO38": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO39": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO4": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO40": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO41": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO42": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO43": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO44": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO45": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO46": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO47": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO48": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO49": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO5": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO50": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO51": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO52": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO53": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO6": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO7": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO8": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO9": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "EQOM": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59"
          }
        },
        "EQPAT": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59"
          }
        },
        "EQPATB": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59"
          }
        },
        "EQZ": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59"
          }
        },
        "EQZM": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59"
          }
        },
        "MA0": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA10": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA11": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA12": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA15": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA16": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA17": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA18": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA19": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA2": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA20": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA21": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA22": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA23": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA24": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA25": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA26": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA27": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA28": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA29": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA3": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA30": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA31": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA32": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA33": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA34": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA35": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA4": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA5": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA6": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA7": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA8": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA9": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MB0": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB1": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB10": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB11": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB12": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB13": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB14": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB15": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB16": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB17": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB18": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB19": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB2": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB20": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB21": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB22": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB23": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB24": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB25": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB26": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB27": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB28": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB29": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB3": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB30": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB31": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB32": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB33": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB34": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB35": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB4": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB5": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB6": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB7": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB8": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB9": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "OP0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP1": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP10": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP2": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP3": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP4": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP5": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP6": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP7": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP8": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP9": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OVER": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60"
          }
        },
        "OVERUNDER": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60"
          }
        },
        "R0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R10": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R11": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R12": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R13": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R14": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R15": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R16": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R17": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R18": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R19": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R2": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R20": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R21": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R22": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R23": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R24": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R25": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R26": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R27": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R28": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R29": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R3": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R30": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R31": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R32": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R33": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R34": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R35": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R36": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R37": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R38": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R39": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R4": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R40": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R41": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R42": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R43": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R44": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R45": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R46": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R47": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R48": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R49": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R5": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R50": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R51": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R52": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R53": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R6": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R7": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R8": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R9": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:47"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:47"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:47"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:47"
          }
        },
        "SIGNEDCIN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:48"
          }
        },
        "SIGNEDIA": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:48"
          }
        },
        "SIGNEDIB": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:48"
          }
        },
        "SIGNEDR": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61"
          }
        },
        "UNDER": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60"
          }
        }
      }
    },
    "BB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10"
          }
        }
      }
    },
    "BBPD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12"
          }
        }
      }
    },
    "BBPU": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11"
          }
        }
      }
    },
    "CCU2C": {
      "attributes": {
        "whitebox": 1,
        "abc9_box_id": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:19"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45$345": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ "0" ],
            "Y": [ 15 ]
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45$346": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 2 ],
            "Y": [ 17 ]
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60$352": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18 ],
            "B": [ "0" ],
            "Y": [ 19 ]
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60$353": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 21 ],
            "Y": [ 22 ]
          }
        },
        "$not$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45$344": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "Y": [ 14 ]
          }
        },
        "$not$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60$351": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "Y": [ 18 ]
          }
        },
        "$or$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45$347": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 17 ],
            "Y": [ 21 ]
          }
        },
        "$or$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60$354": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 22 ],
            "Y": [ 13 ]
          }
        },
        "$shiftx$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:35$341": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 16,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3, 4, 5, 6 ],
            "Y": [ 16 ]
          }
        },
        "$shiftx$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36$342": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 16,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3, 4, "0", "0" ],
            "Y": [ 23 ]
          }
        },
        "$shiftx$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:50$348": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 16,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 7, 8, 9, 10 ],
            "Y": [ 20 ]
          }
        },
        "$shiftx$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51$349": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 16,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 7, 8, "0", "0" ],
            "Y": [ 24 ]
          }
        },
        "$xor$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:42$343": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ "0" ],
            "Y": [ 11 ]
          }
        },
        "$xor$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:57$350": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ "0" ],
            "Y": [ 12 ]
          }
        }
      },
      "netnames": {
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45$345_Y": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45"
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45$346_Y": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45"
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60$352_Y": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60"
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60$353_Y": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60"
          }
        },
        "$not$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45$344_Y": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45"
          }
        },
        "$not$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60$351_Y": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60"
          }
        },
        "$or$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45$347_Y": {
          "hide_name": 1,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45"
          }
        },
        "$or$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60$354_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60"
          }
        },
        "$shiftx$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:35$341_Y": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:35"
          }
        },
        "$shiftx$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36$342_Y": {
          "hide_name": 1,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36"
          }
        },
        "$shiftx$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:50$348_Y": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:50"
          }
        },
        "$shiftx$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51$349_Y": {
          "hide_name": 1,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51"
          }
        },
        "$xor$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:42$343_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:42"
          }
        },
        "$xor$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:57$350_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:57"
          }
        },
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:21"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:25"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22"
          }
        },
        "LUT2_0": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:33"
          }
        },
        "LUT2_1": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:48"
          }
        },
        "LUT4_0": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:33"
          }
        },
        "LUT4_1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:48"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:23"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:23"
          }
        },
        "cout_0": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45"
          }
        },
        "gated_cin_0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41"
          }
        },
        "gated_cin_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:56"
          }
        },
        "gated_lut2_0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:44"
          }
        },
        "gated_lut2_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:59"
          }
        }
      }
    },
    "CLKDIVF": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:321"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:322"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:323"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:322"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:322"
          }
        }
      }
    },
    "DCCA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:345"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:345"
          }
        },
        "CLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:346"
          }
        }
      }
    },
    "DCUA": {
      "attributes": {
        "blackbox": 1,
        "keep": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:351"
      },
      "ports": {
        "CH0_HDINP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CH1_HDINP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CH0_HDINN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CH1_HDINN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_SYNC_ND": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_TXPLL_LOL_FROM_ND": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "CH0_RX_REFCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CH1_RX_REFCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CH0_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CH1_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CH0_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CH1_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CH0_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CH1_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "CH0_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CH1_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "CH0_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CH1_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "CH0_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "CH1_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "CH0_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "CH1_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "CH0_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "CH1_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "CH0_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "CH1_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "CH0_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "CH1_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "CH0_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "CH1_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CH0_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "CH1_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CH0_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CH1_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CH0_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CH1_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CH0_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CH1_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "CH0_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "CH1_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "CH0_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "CH1_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "CH0_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "CH1_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "CH0_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "CH1_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "CH0_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CH1_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CH0_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CH1_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CH0_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CH1_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "CH0_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "CH1_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "CH0_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "CH1_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CH0_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CH1_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CH0_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CH1_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CH0_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CH1_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CH0_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CH1_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "CH0_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "CH1_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CH0_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "CH1_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CH0_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CH1_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "CH0_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CH1_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CH0_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "CH1_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CH0_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CH1_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "CH0_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "CH1_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CH0_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CH1_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CH0_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CH1_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CH0_FFC_RRST": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "CH1_FFC_RRST": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "CH0_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "CH1_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "CH0_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CH1_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CH0_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CH1_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "D_SCIWDATA0": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "D_SCIWDATA1": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "D_SCIWDATA2": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "D_SCIWDATA3": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "D_SCIWDATA4": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "D_SCIWDATA5": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "D_SCIWDATA6": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "D_SCIWDATA7": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "D_SCIADDR0": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "D_SCIADDR1": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "D_SCIADDR2": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "D_SCIADDR3": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "D_SCIADDR4": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "D_SCIADDR5": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "D_SCIENAUX": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "D_SCISELAUX": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "CH0_SCIEN": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "CH1_SCIEN": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "CH0_SCISEL": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "CH1_SCISEL": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "D_SCIRD": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "D_SCIWSTN": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "D_CYAWSTN": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "D_FFC_SYNC_TOGGLE": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "D_FFC_DUAL_RST": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "D_FFC_MACRO_RST": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "D_FFC_MACROPDB": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "D_FFC_TRST": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "CH0_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "D_SCAN_ENABLE": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "D_SCAN_IN_0": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "D_SCAN_IN_1": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "D_SCAN_IN_2": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "D_SCAN_IN_3": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "D_SCAN_IN_4": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "D_SCAN_IN_5": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "D_SCAN_IN_6": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "D_SCAN_IN_7": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "D_SCAN_MODE": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "D_SCAN_RESET": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "D_CIN0": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "D_CIN1": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "D_CIN2": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "D_CIN3": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "D_CIN4": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "D_CIN5": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "D_CIN6": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "D_CIN7": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "D_CIN8": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "D_CIN9": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "D_CIN10": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "D_CIN11": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CH0_HDOUTP": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "CH1_HDOUTP": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "CH0_HDOUTN": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "CH1_HDOUTN": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "D_TXBIT_CLKP_TO_ND": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "D_TXBIT_CLKN_TO_ND": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "D_SYNC_PULSE2ND": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "D_TXPLL_LOL_TO_ND": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "CH0_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "CH1_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "CH0_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "CH1_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "CH0_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "CH1_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "CH0_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "CH1_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "CH0_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "CH1_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "CH0_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "CH1_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "CH0_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "CH1_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "CH0_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "CH1_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "CH0_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "CH1_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "CH0_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "CH1_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "CH0_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "CH1_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "CH0_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "CH1_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "CH0_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "CH1_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "CH0_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "CH1_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "CH0_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "CH1_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "CH0_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "CH1_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "CH0_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "CH1_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "CH0_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "CH1_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "CH0_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "CH1_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "CH0_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "CH1_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "CH0_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "CH1_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "CH0_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "CH1_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "CH0_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "CH1_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "CH0_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "CH1_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "CH0_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "CH1_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "CH0_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "CH1_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "CH0_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "CH1_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "CH0_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "CH1_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "CH0_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "CH1_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "CH0_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "CH1_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "CH0_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "CH1_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "CH0_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "CH1_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 234 ]
        },
        "CH0_FFS_RLOS": {
          "direction": "output",
          "bits": [ 235 ]
        },
        "CH1_FFS_RLOS": {
          "direction": "output",
          "bits": [ 236 ]
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 237 ]
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 238 ]
        },
        "CH0_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 239 ]
        },
        "CH1_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 240 ]
        },
        "CH0_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 241 ]
        },
        "CH1_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 242 ]
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 243 ]
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 244 ]
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 245 ]
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 246 ]
        },
        "CH0_FFS_RLOL": {
          "direction": "output",
          "bits": [ 247 ]
        },
        "CH1_FFS_RLOL": {
          "direction": "output",
          "bits": [ 248 ]
        },
        "CH0_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 249 ]
        },
        "CH1_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 250 ]
        },
        "CH0_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 251 ]
        },
        "CH1_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 252 ]
        },
        "CH0_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 253 ]
        },
        "CH1_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 254 ]
        },
        "D_SCIRDATA0": {
          "direction": "output",
          "bits": [ 255 ]
        },
        "D_SCIRDATA1": {
          "direction": "output",
          "bits": [ 256 ]
        },
        "D_SCIRDATA2": {
          "direction": "output",
          "bits": [ 257 ]
        },
        "D_SCIRDATA3": {
          "direction": "output",
          "bits": [ 258 ]
        },
        "D_SCIRDATA4": {
          "direction": "output",
          "bits": [ 259 ]
        },
        "D_SCIRDATA5": {
          "direction": "output",
          "bits": [ 260 ]
        },
        "D_SCIRDATA6": {
          "direction": "output",
          "bits": [ 261 ]
        },
        "D_SCIRDATA7": {
          "direction": "output",
          "bits": [ 262 ]
        },
        "D_SCIINT": {
          "direction": "output",
          "bits": [ 263 ]
        },
        "D_SCAN_OUT_0": {
          "direction": "output",
          "bits": [ 264 ]
        },
        "D_SCAN_OUT_1": {
          "direction": "output",
          "bits": [ 265 ]
        },
        "D_SCAN_OUT_2": {
          "direction": "output",
          "bits": [ 266 ]
        },
        "D_SCAN_OUT_3": {
          "direction": "output",
          "bits": [ 267 ]
        },
        "D_SCAN_OUT_4": {
          "direction": "output",
          "bits": [ 268 ]
        },
        "D_SCAN_OUT_5": {
          "direction": "output",
          "bits": [ 269 ]
        },
        "D_SCAN_OUT_6": {
          "direction": "output",
          "bits": [ 270 ]
        },
        "D_SCAN_OUT_7": {
          "direction": "output",
          "bits": [ 271 ]
        },
        "D_COUT0": {
          "direction": "output",
          "bits": [ 272 ]
        },
        "D_COUT1": {
          "direction": "output",
          "bits": [ 273 ]
        },
        "D_COUT2": {
          "direction": "output",
          "bits": [ 274 ]
        },
        "D_COUT3": {
          "direction": "output",
          "bits": [ 275 ]
        },
        "D_COUT4": {
          "direction": "output",
          "bits": [ 276 ]
        },
        "D_COUT5": {
          "direction": "output",
          "bits": [ 277 ]
        },
        "D_COUT6": {
          "direction": "output",
          "bits": [ 278 ]
        },
        "D_COUT7": {
          "direction": "output",
          "bits": [ 279 ]
        },
        "D_COUT8": {
          "direction": "output",
          "bits": [ 280 ]
        },
        "D_COUT9": {
          "direction": "output",
          "bits": [ 281 ]
        },
        "D_COUT10": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "D_COUT11": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "D_COUT12": {
          "direction": "output",
          "bits": [ 284 ]
        },
        "D_COUT13": {
          "direction": "output",
          "bits": [ 285 ]
        },
        "D_COUT14": {
          "direction": "output",
          "bits": [ 286 ]
        },
        "D_COUT15": {
          "direction": "output",
          "bits": [ 287 ]
        },
        "D_COUT16": {
          "direction": "output",
          "bits": [ 288 ]
        },
        "D_COUT17": {
          "direction": "output",
          "bits": [ 289 ]
        },
        "D_COUT18": {
          "direction": "output",
          "bits": [ 290 ]
        },
        "D_COUT19": {
          "direction": "output",
          "bits": [ 291 ]
        },
        "D_REFCLKI": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "D_FFS_PLOL": {
          "direction": "output",
          "bits": [ 293 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CH0_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH0_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH0_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH0_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH0_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH0_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH0_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH0_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH0_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH0_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH0_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH0_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH0_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH0_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH0_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH0_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH0_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH0_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH0_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH0_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH0_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH0_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH0_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH0_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH0_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH0_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH0_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH0_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH0_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH0_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH0_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH0_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH0_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH0_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH0_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH0_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH0_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH0_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH0_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH0_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH0_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH0_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH0_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH0_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH0_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH0_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH0_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH0_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH0_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH0_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH0_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH0_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH0_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH0_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH0_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH0_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH0_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH0_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH0_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH0_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH0_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH0_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH0_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH0_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH0_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH0_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH0_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH0_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH0_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH0_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH0_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH0_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH0_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH0_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH0_HDINN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352"
          }
        },
        "CH0_HDINP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352"
          }
        },
        "CH0_HDOUTN": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "CH0_HDOUTP": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "CH0_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH0_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "CH0_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH0_SCIEN": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "CH0_SCISEL": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH1_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH1_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH1_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH1_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH1_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH1_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH1_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH1_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH1_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH1_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH1_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH1_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH1_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH1_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH1_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH1_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH1_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH1_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH1_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH1_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH1_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH1_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH1_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH1_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH1_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH1_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH1_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH1_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH1_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH1_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH1_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH1_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH1_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH1_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH1_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH1_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH1_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH1_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH1_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH1_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH1_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH1_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH1_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH1_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH1_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH1_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH1_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH1_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH1_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH1_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH1_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH1_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH1_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH1_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH1_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH1_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH1_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH1_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH1_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH1_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH1_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH1_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH1_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH1_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH1_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH1_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH1_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH1_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH1_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH1_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH1_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH1_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH1_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH1_HDINN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352"
          }
        },
        "CH1_HDINP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352"
          }
        },
        "CH1_HDOUTN": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "CH1_HDOUTP": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "CH1_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH1_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "CH1_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH1_SCIEN": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "CH1_SCISEL": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "D_CIN0": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN1": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN10": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN11": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN2": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN3": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN4": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN6": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN7": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN8": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN9": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_COUT0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT10": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT11": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT12": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT13": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT14": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT15": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT16": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT17": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT18": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT19": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT2": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT3": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT4": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT5": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT6": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT7": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT8": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT9": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_CYAWSTN": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "D_FFC_DUAL_RST": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_FFC_MACROPDB": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_FFC_MACRO_RST": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_FFC_SYNC_TOGGLE": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "D_FFC_TRST": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_FFS_PLOL": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:388"
          }
        },
        "D_REFCLKI": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:387"
          }
        },
        "D_SCAN_ENABLE": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_SCAN_IN_0": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_SCAN_IN_1": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_2": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_3": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_4": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_5": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_6": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_7": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_MODE": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_OUT_0": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_2": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_3": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_4": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_5": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_6": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_7": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_RESET": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_SCIADDR0": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIADDR1": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIADDR2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIADDR3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIADDR4": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIADDR5": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIENAUX": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIINT": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCIRD": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "D_SCIRDATA0": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "D_SCIRDATA1": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "D_SCIRDATA2": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "D_SCIRDATA3": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "D_SCIRDATA4": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCIRDATA5": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCIRDATA6": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCIRDATA7": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCISELAUX": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIWDATA0": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA2": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA3": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA4": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA5": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA6": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA7": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWSTN": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "D_SYNC_ND": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:353"
          }
        },
        "D_SYNC_PULSE2ND": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:353"
          }
        },
        "D_TXBIT_CLKN_TO_ND": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:353"
          }
        },
        "D_TXBIT_CLKP_TO_ND": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "D_TXPLL_LOL_FROM_ND": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:353"
          }
        },
        "D_TXPLL_LOL_TO_ND": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        }
      }
    },
    "DDRDLLA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:312"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UDDCNTLN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "FREEZE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DDRDEL": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DCNTL7": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DCNTL6": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DCNTL5": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DCNTL4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "DCNTL3": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "DCNTL2": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "DCNTL1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DCNTL0": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:313"
          }
        },
        "DCNTL0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL6": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL7": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "FREEZE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:313"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:313"
          }
        },
        "UDDCNTLN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:313"
          }
        }
      }
    },
    "DELAYF": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:177"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:178"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:179"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:178"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:178"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:178"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:179"
          }
        }
      }
    },
    "DELAYG": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:186"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:187"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:188"
          }
        }
      }
    },
    "DP16KD": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
      },
      "ports": {
        "DIA17": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DIA16": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DIA15": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIA14": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIA13": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DIA12": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DIA11": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DIA10": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIA9": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DIA8": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DIA7": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DIA6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DIA5": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DIA4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DIA3": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DIA2": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DIA1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DIA0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "ADA13": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "ADA12": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "ADA11": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "ADA10": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "ADA9": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "ADA8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "ADA7": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "ADA6": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "ADA5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "ADA4": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "ADA3": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "ADA2": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "ADA1": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "ADA0": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WEA": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "RSTA": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CSA2": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CSA1": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CSA0": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DOA17": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "DOA16": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "DOA15": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "DOA14": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "DOA13": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "DOA12": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "DOA11": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "DOA10": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "DOA9": {
          "direction": "output",
          "bits": [ 50 ]
        },
        "DOA8": {
          "direction": "output",
          "bits": [ 51 ]
        },
        "DOA7": {
          "direction": "output",
          "bits": [ 52 ]
        },
        "DOA6": {
          "direction": "output",
          "bits": [ 53 ]
        },
        "DOA5": {
          "direction": "output",
          "bits": [ 54 ]
        },
        "DOA4": {
          "direction": "output",
          "bits": [ 55 ]
        },
        "DOA3": {
          "direction": "output",
          "bits": [ 56 ]
        },
        "DOA2": {
          "direction": "output",
          "bits": [ 57 ]
        },
        "DOA1": {
          "direction": "output",
          "bits": [ 58 ]
        },
        "DOA0": {
          "direction": "output",
          "bits": [ 59 ]
        },
        "DIB17": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "DIB16": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "DIB15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "DIB14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "DIB13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "DIB12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "DIB11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "DIB10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "DIB9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "DIB8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "DIB7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DIB6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "DIB5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "DIB4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "DIB3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "DIB2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "DIB1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DIB0": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADB13": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADB12": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "ADB11": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "ADB10": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "ADB9": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ADB8": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "ADB7": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "ADB6": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "ADB5": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "ADB4": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "ADB3": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "ADB2": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "ADB1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "ADB0": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "WEB": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "RSTB": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CSB2": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CSB1": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CSB0": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "DOB17": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DOB16": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DOB15": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DOB14": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DOB13": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DOB12": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DOB11": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DOB10": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DOB9": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DOB8": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DOB7": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DOB6": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DOB5": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "DOB4": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "DOB3": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "DOB2": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "DOB1": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "DOB0": {
          "direction": "output",
          "bits": [ 117 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA1": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA10": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA11": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA12": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA13": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA2": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA4": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA6": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA7": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADA9": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "ADB0": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB10": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB11": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB12": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB13": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB3": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB4": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB5": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB6": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB7": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB8": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "ADB9": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:487"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:488"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:488"
          }
        },
        "CSA0": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:483"
          }
        },
        "CSA1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:483"
          }
        },
        "CSA2": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:483"
          }
        },
        "CSB0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:489"
          }
        },
        "CSB1": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:489"
          }
        },
        "CSB2": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:489"
          }
        },
        "DIA0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA10": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA11": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA12": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA13": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA14": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA15": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA16": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA17": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA5": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA7": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA8": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIA9": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "DIB0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB16": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB17": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DIB9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:486"
          }
        },
        "DOA0": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA1": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA10": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA11": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA12": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA13": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA14": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA15": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA16": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA17": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA2": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA4": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA5": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA6": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA7": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA8": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOA9": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:484"
          }
        },
        "DOB0": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB1": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB10": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB11": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB12": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB13": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB15": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB16": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB17": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB2": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB3": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB4": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB5": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB6": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB7": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB8": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "DOB9": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:490"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:488"
          }
        },
        "RSTA": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "RSTB": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:488"
          }
        },
        "WEA": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "WEB": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:488"
          }
        }
      }
    },
    "DPR16X4C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:153"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:154"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:158"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:156"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:157"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:155"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:155"
          }
        }
      }
    },
    "DQSBUFM": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:294"
      },
      "ports": {
        "DQSI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "READ1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "READ0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "READCLKSEL2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "READCLKSEL1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "READCLKSEL0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DYNDELAY7": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DYNDELAY6": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DYNDELAY5": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DYNDELAY4": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DYNDELAY3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DYNDELAY2": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DYNDELAY1": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DYNDELAY0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RDLOADN": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RDMOVE": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RDDIRECTION": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WRLOADN": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WRMOVE": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WRDIRECTION": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "PAUSE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DQSR90": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "DQSW": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "DQSW270": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "RDPNTR2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "RDPNTR1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "RDPNTR0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "WRPNTR2": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "WRPNTR1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WRPNTR0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "DATAVALID": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "BURSTDET": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "RDCFLAG": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WRCFLAG": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BURSTDET": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:302"
          }
        },
        "DATAVALID": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:302"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "DQSI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:300"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:300"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:300"
          }
        },
        "DYNDELAY0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:298"
          }
        },
        "DYNDELAY1": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:298"
          }
        },
        "DYNDELAY2": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:298"
          }
        },
        "DYNDELAY3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:298"
          }
        },
        "DYNDELAY4": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:297"
          }
        },
        "DYNDELAY5": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:297"
          }
        },
        "DYNDELAY6": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:297"
          }
        },
        "DYNDELAY7": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:297"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:296"
          }
        },
        "PAUSE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "RDCFLAG": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:302"
          }
        },
        "RDDIRECTION": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "RDLOADN": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "RDMOVE": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        },
        "READ0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "READ1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "READCLKSEL0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "READCLKSEL1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "READCLKSEL2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:296"
          }
        },
        "WRCFLAG": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:302"
          }
        },
        "WRDIRECTION": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "WRLOADN": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "WRMOVE": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        }
      }
    },
    "DTR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:146"
      },
      "ports": {
        "STARTPULSE": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DTROUT7": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "DTROUT6": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "DTROUT5": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "DTROUT4": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DTROUT3": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DTROUT2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DTROUT1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DTROUT0": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DTROUT0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT5": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT6": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT7": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "STARTPULSE": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:147"
          }
        }
      }
    },
    "ECLKBRIDGECS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:337"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECSOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:338"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:338"
          }
        },
        "ECSOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:339"
          }
        },
        "SEL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:338"
          }
        }
      }
    },
    "ECLKSYNCB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:330"
      },
      "ports": {
        "ECLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "STOP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ECLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:331"
          }
        },
        "ECLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:332"
          }
        },
        "STOP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:331"
          }
        }
      }
    },
    "EHXPLLL": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:98"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PHASESEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PHASESEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PHASEDIR": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "PHASESTEP": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "PHASELOADREG": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "STDBY": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PLLWAKESYNC": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ENCLKOP": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ENCLKOS": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "ENCLKOS2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "ENCLKOS3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CLKOP": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "CLKOS": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "CLKOS2": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "CLKOS3": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "INTLOCK": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "REFCLK": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "CLKINTFB": {
          "direction": "output",
          "bits": [ 23 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:99"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:99"
          }
        },
        "CLKINTFB": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:105"
          }
        },
        "CLKOP": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:103"
          }
        },
        "CLKOS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:103"
          }
        },
        "CLKOS2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:103"
          }
        },
        "CLKOS3": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:103"
          }
        },
        "ENCLKOP": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:102"
          }
        },
        "ENCLKOS": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:102"
          }
        },
        "ENCLKOS2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:102"
          }
        },
        "ENCLKOS3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:102"
          }
        },
        "INTLOCK": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:104"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:104"
          }
        },
        "PHASEDIR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:100"
          }
        },
        "PHASELOADREG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:100"
          }
        },
        "PHASESEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:100"
          }
        },
        "PHASESEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:100"
          }
        },
        "PHASESTEP": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:100"
          }
        },
        "PLLWAKESYNC": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:101"
          }
        },
        "REFCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:105"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:102"
          }
        },
        "STDBY": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:101"
          }
        }
      }
    },
    "EXTREFB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:658"
      },
      "ports": {
        "REFCLKP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "REFCLKN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "REFCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "REFCLKN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:659"
          }
        },
        "REFCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:660"
          }
        },
        "REFCLKP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:659"
          }
        }
      }
    },
    "FD1P3AX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2"
          }
        }
      }
    },
    "FD1P3AY": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3"
          }
        }
      }
    },
    "FD1P3BX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
          }
        }
      }
    },
    "FD1P3DX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
          }
        }
      }
    },
    "FD1P3IX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
          }
        }
      }
    },
    "FD1P3JX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
          }
        }
      }
    },
    "FD1S3AX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8"
          }
        }
      }
    },
    "FD1S3AY": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9"
          }
        }
      }
    },
    "FD1S3BX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10"
          }
        }
      }
    },
    "FD1S3DX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11"
          }
        }
      }
    },
    "FD1S3IX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12"
          }
        }
      }
    },
    "FD1S3JX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": 1,
        "keep": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:684"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:685"
          }
        }
      }
    },
    "IB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:2"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:2"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:2"
          }
        }
      }
    },
    "IBPD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:4"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:4"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:4"
          }
        }
      }
    },
    "IBPU": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:3"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:3"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:3"
          }
        }
      }
    },
    "IDDR71B": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:211"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:212"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:212"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:212"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:212"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:212"
          }
        }
      }
    },
    "IDDRX1F": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:195"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:196"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:197"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:197"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:196"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:196"
          }
        }
      }
    },
    "IDDRX2DQA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:219"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DQSR90": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RDPNTR2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RDPNTR1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RDPNTR0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WRPNTR2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WRPNTR1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WRPNTR0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "QWL": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:220"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:220"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:220"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:222"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:222"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:222"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:222"
          }
        },
        "QWL": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:222"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:220"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:220"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        }
      }
    },
    "IDDRX2F": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:203"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:204"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:204"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:205"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:205"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:205"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:205"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:204"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:204"
          }
        }
      }
    },
    "IFS1P3BX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
          }
        }
      }
    },
    "IFS1P3DX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
          }
        }
      }
    },
    "IFS1P3IX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
          }
        }
      }
    },
    "IFS1P3JX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
          }
        }
      }
    },
    "ILVDS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "AN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13"
          }
        },
        "AN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13"
          }
        }
      }
    },
    "INV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:299"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:299"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:299"
          }
        }
      }
    },
    "JTAGG": {
      "attributes": {
        "blackbox": 1,
        "keep": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:167"
      },
      "ports": {
        "TCK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TMS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TDI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "JTDO2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "JTDO1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TDO": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "JTDI": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "JTCK": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "JRTI2": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "JRTI1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "JSHIFT": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "JUPDATE": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "JRSTN": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "JCE2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "JCE1": {
          "direction": "output",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "JCE1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170"
          }
        },
        "JCE2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170"
          }
        },
        "JRSTN": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170"
          }
        },
        "JRTI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:169"
          }
        },
        "JRTI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:169"
          }
        },
        "JSHIFT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170"
          }
        },
        "JTCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:169"
          }
        },
        "JTDI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:169"
          }
        },
        "JTDO1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:168"
          }
        },
        "JTDO2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:168"
          }
        },
        "JUPDATE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170"
          }
        },
        "TCK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:168"
          }
        },
        "TDI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:168"
          }
        },
        "TDO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:169"
          }
        },
        "TMS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:168"
          }
        }
      }
    },
    "L6MUX21": {
      "attributes": {
        "abc9_box_id": 4,
        "whitebox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:13"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:14$340": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "S": [ 4 ],
            "Y": [ 5 ]
          }
        }
      },
      "netnames": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:14$340_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:14"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:13"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:13"
          }
        },
        "SD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:13"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:13"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:212"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:212"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:212"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:212"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:3"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:3"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:3"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:3"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:3"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:3"
          }
        }
      }
    },
    "MULT18X18D": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:5"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "SIGNEDA": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "SIGNEDB": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "SOURCEA": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "SOURCEB": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "SRIA0": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "SRIA1": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "SRIA2": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "SRIA3": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "SRIA4": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "SRIA5": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "SRIA6": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "SRIA7": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "SRIA8": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "SRIA9": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "SRIA10": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "SRIA11": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SRIA12": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "SRIA13": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "SRIA14": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "SRIA15": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "SRIA16": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "SRIA17": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "SRIB0": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "SRIB1": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "SRIB2": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "SRIB3": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "SRIB4": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "SRIB5": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "SRIB6": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "SRIB7": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "SRIB8": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "SRIB9": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "SRIB10": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "SRIB11": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "SRIB12": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "SRIB13": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "SRIB14": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "SRIB15": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "SRIB16": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "SRIB17": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "SROA0": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "SROA1": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "SROA2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "SROA3": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "SROA4": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "SROA5": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "SROA6": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "SROA7": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "SROA8": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "SROA9": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "SROA10": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SROA11": {
          "direction": "output",
          "bits": [ 119 ]
        },
        "SROA12": {
          "direction": "output",
          "bits": [ 120 ]
        },
        "SROA13": {
          "direction": "output",
          "bits": [ 121 ]
        },
        "SROA14": {
          "direction": "output",
          "bits": [ 122 ]
        },
        "SROA15": {
          "direction": "output",
          "bits": [ 123 ]
        },
        "SROA16": {
          "direction": "output",
          "bits": [ 124 ]
        },
        "SROA17": {
          "direction": "output",
          "bits": [ 125 ]
        },
        "SROB0": {
          "direction": "output",
          "bits": [ 126 ]
        },
        "SROB1": {
          "direction": "output",
          "bits": [ 127 ]
        },
        "SROB2": {
          "direction": "output",
          "bits": [ 128 ]
        },
        "SROB3": {
          "direction": "output",
          "bits": [ 129 ]
        },
        "SROB4": {
          "direction": "output",
          "bits": [ 130 ]
        },
        "SROB5": {
          "direction": "output",
          "bits": [ 131 ]
        },
        "SROB6": {
          "direction": "output",
          "bits": [ 132 ]
        },
        "SROB7": {
          "direction": "output",
          "bits": [ 133 ]
        },
        "SROB8": {
          "direction": "output",
          "bits": [ 134 ]
        },
        "SROB9": {
          "direction": "output",
          "bits": [ 135 ]
        },
        "SROB10": {
          "direction": "output",
          "bits": [ 136 ]
        },
        "SROB11": {
          "direction": "output",
          "bits": [ 137 ]
        },
        "SROB12": {
          "direction": "output",
          "bits": [ 138 ]
        },
        "SROB13": {
          "direction": "output",
          "bits": [ 139 ]
        },
        "SROB14": {
          "direction": "output",
          "bits": [ 140 ]
        },
        "SROB15": {
          "direction": "output",
          "bits": [ 141 ]
        },
        "SROB16": {
          "direction": "output",
          "bits": [ 142 ]
        },
        "SROB17": {
          "direction": "output",
          "bits": [ 143 ]
        },
        "ROA0": {
          "direction": "output",
          "bits": [ 144 ]
        },
        "ROA1": {
          "direction": "output",
          "bits": [ 145 ]
        },
        "ROA2": {
          "direction": "output",
          "bits": [ 146 ]
        },
        "ROA3": {
          "direction": "output",
          "bits": [ 147 ]
        },
        "ROA4": {
          "direction": "output",
          "bits": [ 148 ]
        },
        "ROA5": {
          "direction": "output",
          "bits": [ 149 ]
        },
        "ROA6": {
          "direction": "output",
          "bits": [ 150 ]
        },
        "ROA7": {
          "direction": "output",
          "bits": [ 151 ]
        },
        "ROA8": {
          "direction": "output",
          "bits": [ 152 ]
        },
        "ROA9": {
          "direction": "output",
          "bits": [ 153 ]
        },
        "ROA10": {
          "direction": "output",
          "bits": [ 154 ]
        },
        "ROA11": {
          "direction": "output",
          "bits": [ 155 ]
        },
        "ROA12": {
          "direction": "output",
          "bits": [ 156 ]
        },
        "ROA13": {
          "direction": "output",
          "bits": [ 157 ]
        },
        "ROA14": {
          "direction": "output",
          "bits": [ 158 ]
        },
        "ROA15": {
          "direction": "output",
          "bits": [ 159 ]
        },
        "ROA16": {
          "direction": "output",
          "bits": [ 160 ]
        },
        "ROA17": {
          "direction": "output",
          "bits": [ 161 ]
        },
        "ROB0": {
          "direction": "output",
          "bits": [ 162 ]
        },
        "ROB1": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "ROB2": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "ROB3": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "ROB4": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "ROB5": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "ROB6": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "ROB7": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "ROB8": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "ROB9": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "ROB10": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "ROB11": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "ROB12": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "ROB13": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "ROB14": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "ROB15": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "ROB16": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "ROB17": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "ROC0": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "ROC1": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "ROC2": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "ROC3": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "ROC4": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "ROC5": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "ROC6": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "ROC7": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "ROC8": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "ROC9": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "ROC10": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "ROC11": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "ROC12": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "ROC13": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "ROC14": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "ROC15": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "ROC16": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "ROC17": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "P0": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "P1": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "P2": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "P3": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "P4": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "P5": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "P6": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "P7": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "P8": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "P9": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "P10": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "P11": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "P12": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "P13": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "P14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "P15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "P16": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "P17": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "P18": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "P19": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "P20": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "P21": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "P22": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "P23": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "P24": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "P25": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "P26": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "P27": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "P28": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "P29": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "P30": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "P31": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "P32": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "P33": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "P34": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "P35": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "SIGNEDP": {
          "direction": "output",
          "bits": [ 234 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10"
          }
        },
        "P0": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P1": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P10": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P11": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P12": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P13": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P16": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P17": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P18": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P19": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P2": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P20": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P21": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P22": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P23": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P24": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P25": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P26": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P27": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P28": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P29": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P3": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P30": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P31": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P32": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P33": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P34": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P35": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P4": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P5": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P6": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P7": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P8": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P9": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "ROA0": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA1": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA10": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA11": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA12": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA13": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA14": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA15": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA16": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA17": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA2": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA3": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA4": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA5": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA6": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA7": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA8": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA9": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROB0": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB1": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB10": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB11": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB12": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB13": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB14": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB15": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB16": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB17": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB2": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB3": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB4": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB5": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB6": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB7": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB8": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB9": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROC0": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC10": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC11": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC12": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC13": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC14": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC15": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC16": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC17": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC2": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC3": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC4": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC5": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC6": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC7": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC8": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC9": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12"
          }
        },
        "SIGNEDA": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9"
          }
        },
        "SIGNEDB": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9"
          }
        },
        "SIGNEDP": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:21"
          }
        },
        "SOURCEA": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9"
          }
        },
        "SOURCEB": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9"
          }
        },
        "SRIA0": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA1": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA10": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA11": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA12": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA13": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA14": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA15": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA16": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA17": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA2": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA3": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA4": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA5": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA6": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA7": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA8": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA9": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIB0": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB1": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB10": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB12": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB13": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB14": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB15": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB16": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB17": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB2": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB3": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB4": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB5": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB6": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB7": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB8": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB9": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SROA0": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA1": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA10": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA11": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA12": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA13": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA14": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA15": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA16": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA17": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA3": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA4": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA5": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA6": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA7": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA8": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA9": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROB0": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB1": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB10": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB11": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB12": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB13": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB14": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB15": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB16": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB17": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB2": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB4": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB5": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB6": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB7": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB8": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB9": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        }
      }
    },
    "OB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:5"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:5"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:5"
          }
        }
      }
    },
    "OBCO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "OT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OC": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9"
          }
        },
        "OC": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9"
          }
        },
        "OT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9"
          }
        }
      }
    },
    "OBZ": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6"
          }
        }
      }
    },
    "OBZPD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8"
          }
        }
      }
    },
    "OBZPU": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7"
          }
        }
      }
    },
    "ODDR71B": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:244"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:246"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        }
      }
    },
    "ODDRX1F": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:228"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:229"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:229"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:230"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:229"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:229"
          }
        }
      }
    },
    "ODDRX2DQA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:260"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:262"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        }
      }
    },
    "ODDRX2DQSB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:268"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:270"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        }
      }
    },
    "ODDRX2F": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:236"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:238"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        }
      }
    },
    "OFS1P3BX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
          }
        }
      }
    },
    "OFS1P3DX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
          }
        }
      }
    },
    "OFS1P3IX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
          }
        }
      }
    },
    "OFS1P3JX": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
          }
        }
      }
    },
    "OLVDS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14"
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14"
          }
        }
      }
    },
    "OSCG": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:153"
      },
      "ports": {
        "OSC": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSC": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:154"
          }
        }
      }
    },
    "OSHX2A": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:252"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:253"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:253"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:253"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:254"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:253"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:253"
          }
        }
      }
    },
    "PCSCLKDIV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:668"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CDIV1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CDIV1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:670"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:670"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:669"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:669"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:669"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:669"
          }
        },
        "SEL2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:669"
          }
        }
      }
    },
    "PDPW16KD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:697"
      },
      "ports": {
        "DI35": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI34": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DI33": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI32": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DI31": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DI30": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DI29": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DI28": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DI27": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DI26": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DI25": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DI24": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DI23": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DI22": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DI21": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DI20": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI19": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI18": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DI17": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "DI16": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "DI15": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "DI14": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "DI13": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "DI12": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "DI11": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DI10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "DI9": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "DI8": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "DI7": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "DI6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "DI5": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "DI4": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "DI3": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "DI2": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "ADW8": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "ADW7": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "ADW6": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "ADW5": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "ADW4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "ADW3": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "ADW2": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "ADW1": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "ADW0": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "BE3": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "BE2": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "BE1": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "BE0": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CEW": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CLKW": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CSW2": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CSW1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CSW0": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "ADR13": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "ADR12": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "ADR11": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "ADR10": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "ADR9": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "ADR8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "ADR7": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "ADR6": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "ADR5": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "ADR4": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "ADR3": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "ADR2": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "ADR1": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "ADR0": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CER": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "OCER": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CLKR": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CSR2": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CSR1": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CSR0": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DO35": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "DO34": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "DO33": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "DO32": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "DO31": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "DO30": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "DO29": {
          "direction": "output",
          "bits": [ 83 ]
        },
        "DO28": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "DO27": {
          "direction": "output",
          "bits": [ 85 ]
        },
        "DO26": {
          "direction": "output",
          "bits": [ 86 ]
        },
        "DO25": {
          "direction": "output",
          "bits": [ 87 ]
        },
        "DO24": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "DO23": {
          "direction": "output",
          "bits": [ 89 ]
        },
        "DO22": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "DO21": {
          "direction": "output",
          "bits": [ 91 ]
        },
        "DO20": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "DO19": {
          "direction": "output",
          "bits": [ 93 ]
        },
        "DO18": {
          "direction": "output",
          "bits": [ 94 ]
        },
        "DO17": {
          "direction": "output",
          "bits": [ 95 ]
        },
        "DO16": {
          "direction": "output",
          "bits": [ 96 ]
        },
        "DO15": {
          "direction": "output",
          "bits": [ 97 ]
        },
        "DO14": {
          "direction": "output",
          "bits": [ 98 ]
        },
        "DO13": {
          "direction": "output",
          "bits": [ 99 ]
        },
        "DO12": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DO11": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DO10": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DO9": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DO8": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DO7": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DO6": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DO5": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DO4": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DO3": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DO2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 112 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADR0": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR1": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR10": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR11": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR12": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR13": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR2": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR3": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR4": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR5": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR6": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR7": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR9": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADW0": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW1": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW2": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW3": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW5": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW6": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW7": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW8": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "BE0": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "BE1": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "BE2": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "BE3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "CER": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "CEW": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "CLKR": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "CLKW": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "CSR0": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "CSR1": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "CSR2": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "CSW0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "CSW1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "CSW2": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI11": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI12": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI13": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI14": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI15": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI16": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI17": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI18": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI19": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI2": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI20": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI21": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI22": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI23": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI24": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI25": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI26": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI27": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI28": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI29": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI30": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI31": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI32": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI33": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI34": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI35": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI4": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI5": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI7": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI8": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI9": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO10": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO12": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO13": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO14": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO15": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO16": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO17": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO18": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO19": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO20": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO21": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO22": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO23": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO24": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO25": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO26": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO27": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO28": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO29": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO3": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO30": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO31": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO32": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO33": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO34": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO35": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO4": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO5": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO6": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO7": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO8": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO9": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "OCER": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        }
      }
    },
    "PFUMX": {
      "attributes": {
        "abc9_box_id": 3,
        "whitebox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:107"
      },
      "ports": {
        "ALUT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "BLUT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:108$388": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 2 ],
            "S": [ 4 ],
            "Y": [ 5 ]
          }
        }
      },
      "netnames": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:108$388_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:108"
          }
        },
        "ALUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:107"
          }
        },
        "BLUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:107"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:107"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:107"
          }
        }
      }
    },
    "PUR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:677"
      },
      "ports": {
        "PUR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "PUR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:678"
          }
        }
      }
    },
    "SGSR": {
      "attributes": {
        "blackbox": 1,
        "keep": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:690"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:691"
          }
        },
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:691"
          }
        }
      }
    },
    "TRELLIS_DPR16X4": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:112"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:113"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:119"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:117"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:114"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:116"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:115"
          }
        }
      }
    },
    "TRELLIS_FF": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:220"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:220"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:220"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:220"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:220"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:220"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:220"
          }
        }
      }
    },
    "TRELLIS_IO": {
      "attributes": {
        "blackbox": 1,
        "keep": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:270"
      },
      "ports": {
        "B": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:271"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:272"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:274"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:273"
          }
        }
      }
    },
    "TRELLIS_RAM16X2": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:66"
      },
      "ports": {
        "DI0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RAD0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RAD1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RAD3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:67"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:67"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:71"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:71"
          }
        },
        "RAD0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:70"
          }
        },
        "RAD1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:70"
          }
        },
        "RAD2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:70"
          }
        },
        "RAD3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:70"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:68"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:68"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:68"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:68"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:69"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:69"
          }
        }
      }
    },
    "TRELLIS_SLICE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:305"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "FCI": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "FXA": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "FXB": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "WD0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "WD1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "F0": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "F1": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "FCO": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "OFX0": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "OFX1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WDO0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "WDO1": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "WDO2": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "WDO3": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WADO0": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "WADO1": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "WADO2": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "WADO3": {
          "direction": "output",
          "bits": [ 42 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:306"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:307"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:306"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:307"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:306"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:307"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:306"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:307"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:312"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:312"
          }
        },
        "F0": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:318"
          }
        },
        "F1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:319"
          }
        },
        "FCI": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:309"
          }
        },
        "FCO": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:320"
          }
        },
        "FXA": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:309"
          }
        },
        "FXB": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:309"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:308"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:308"
          }
        },
        "OFX0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:320"
          }
        },
        "OFX1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:320"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:318"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:319"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:315"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:315"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:315"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:315"
          }
        },
        "WADO0": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:323"
          }
        },
        "WADO1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:323"
          }
        },
        "WADO2": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:323"
          }
        },
        "WADO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:323"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:316"
          }
        },
        "WD0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:314"
          }
        },
        "WD1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:314"
          }
        },
        "WDO0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:322"
          }
        },
        "WDO1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:322"
          }
        },
        "WDO2": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:322"
          }
        },
        "WDO3": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:322"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:316"
          }
        }
      }
    },
    "TSHX2DQA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:276"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:278"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        }
      }
    },
    "TSHX2DQSA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:285"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:287"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        }
      }
    },
    "USRMCLK": {
      "attributes": {
        "blackbox": 1,
        "keep": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:160"
      },
      "ports": {
        "USRMCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "USRMCLKTS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "USRMCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "USRMCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:161"
          }
        },
        "USRMCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:162"
          }
        },
        "USRMCLKTS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:161"
          }
        }
      }
    },
    "ulx3s_6502_top": {
      "attributes": {
        "top": 1,
        "src": "ulx3s_6502_top.v:6"
      },
      "ports": {
        "ftdi_txd": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ftdi_rxd": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "clk_25mhz": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "btn": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 12, 13, 14, 15, 16, "0", "0", "0" ]
        }
      },
      "cells": {
        "ftdi_rxd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 17 ],
            "CLK": [ 4 ],
            "DI": [ 18 ],
            "LSR": [ 19 ],
            "Q": [ 3 ]
          }
        },
        "ftdi_rxd_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 17 ]
          }
        },
        "ftdi_rxd_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 23 ],
            "D": [ 22 ],
            "Z": [ 18 ]
          }
        },
        "reset_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:19|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 24 ],
            "LSR": [ "0" ],
            "Q": [ 25 ]
          }
        },
        "reset_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 26 ],
            "D": [ 27 ],
            "Z": [ 24 ]
          }
        },
        "reset_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 28 ],
            "B": [ 29 ],
            "C": [ 30 ],
            "D": [ 31 ],
            "Z": [ 26 ]
          }
        },
        "reset_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 33 ],
            "C": [ 34 ],
            "D": [ 35 ],
            "Z": [ 27 ]
          }
        },
        "reset_cnt_CCU2C_B0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:23|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 31 ],
            "B1": [ 30 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 36 ],
            "COUT": [ 37 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 38 ],
            "S1": [ 39 ]
          }
        },
        "reset_cnt_CCU2C_B0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:23|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 33 ],
            "B1": [ 32 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 40 ],
            "COUT": [ 36 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 41 ],
            "S1": [ 42 ]
          }
        },
        "reset_cnt_CCU2C_B0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:23|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 35 ],
            "B1": [ 34 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 43 ],
            "COUT": [ 40 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 44 ],
            "S1": [ 45 ]
          }
        },
        "reset_cnt_CCU2C_B0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:23|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 29 ],
            "B1": [ 28 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 43 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 46 ],
            "S1": [ 47 ]
          }
        },
        "reset_cnt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:19|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 24 ],
            "CLK": [ 4 ],
            "DI": [ 39 ],
            "LSR": [ "0" ],
            "Q": [ 30 ]
          }
        },
        "reset_cnt_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:19|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 24 ],
            "CLK": [ 4 ],
            "DI": [ 38 ],
            "LSR": [ "0" ],
            "Q": [ 31 ]
          }
        },
        "reset_cnt_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:19|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 24 ],
            "CLK": [ 4 ],
            "DI": [ 42 ],
            "LSR": [ "0" ],
            "Q": [ 32 ]
          }
        },
        "reset_cnt_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:19|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 24 ],
            "CLK": [ 4 ],
            "DI": [ 41 ],
            "LSR": [ "0" ],
            "Q": [ 33 ]
          }
        },
        "reset_cnt_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:19|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 24 ],
            "CLK": [ 4 ],
            "DI": [ 45 ],
            "LSR": [ "0" ],
            "Q": [ 34 ]
          }
        },
        "reset_cnt_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:19|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 24 ],
            "CLK": [ 4 ],
            "DI": [ 44 ],
            "LSR": [ "0" ],
            "Q": [ 35 ]
          }
        },
        "reset_cnt_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:19|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 24 ],
            "CLK": [ 4 ],
            "DI": [ 47 ],
            "LSR": [ "0" ],
            "Q": [ 28 ]
          }
        },
        "reset_cnt_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:19|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 24 ],
            "CLK": [ 4 ],
            "DI": [ 46 ],
            "LSR": [ "0" ],
            "Q": [ 29 ]
          }
        },
        "uut.CPU_AB_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 48 ],
            "B": [ 49 ],
            "C": [ 50 ],
            "D": [ 51 ],
            "Z": [ 52 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 54 ],
            "C": [ 50 ],
            "D": [ 55 ],
            "Z": [ 56 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 57 ],
            "B": [ 58 ],
            "C": [ 59 ],
            "D": [ 60 ],
            "Z": [ 61 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_10_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101110111011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 63 ],
            "C": [ 64 ],
            "D": [ 65 ],
            "Z": [ 57 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_10_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 66 ],
            "C": [ 67 ],
            "D": [ 68 ],
            "Z": [ 58 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 69 ],
            "C": [ 70 ],
            "D": [ 71 ],
            "Z": [ 72 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_11_B_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 70 ],
            "C": [ 73 ],
            "D": [ 71 ],
            "Z": [ 74 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_11_B_LUT4_A_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 74 ],
            "C": [ 76 ],
            "D": [ 77 ],
            "Z": [ 78 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_11_B_LUT4_A_Z_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 74 ],
            "C": [ 75 ],
            "D": [ 77 ],
            "Z": [ 79 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_11_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 81 ],
            "C": [ 82 ],
            "D": [ 83 ],
            "Z": [ 69 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_11_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 84 ],
            "D": [ 85 ],
            "Z": [ 70 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_11_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 86 ],
            "C": [ 65 ],
            "D": [ 62 ],
            "Z": [ 71 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 87 ],
            "C": [ 88 ],
            "D": [ 89 ],
            "Z": [ 77 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_12_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 90 ],
            "C": [ 81 ],
            "D": [ 91 ],
            "Z": [ 87 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 92 ],
            "B": [ 85 ],
            "C": [ 93 ],
            "D": [ 83 ],
            "Z": [ 90 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 94 ],
            "C": [ 95 ],
            "D": [ 89 ],
            "Z": [ 76 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_13_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 96 ],
            "C": [ 81 ],
            "D": [ 97 ],
            "Z": [ 94 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_13_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 85 ],
            "C": [ 99 ],
            "D": [ 83 ],
            "Z": [ 96 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010101010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 62 ],
            "C": [ 65 ],
            "D": [ 101 ],
            "Z": [ 73 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 102 ],
            "B": [ 103 ],
            "C": [ 85 ],
            "D": [ 104 ],
            "Z": [ 100 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 105 ],
            "C": [ 106 ],
            "D": [ 107 ],
            "Z": [ 102 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_A_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 106 ],
            "D": [ 107 ],
            "Z": [ 81 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_A_LUT4_Z_C_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 106 ],
            "D": [ 83 ],
            "Z": [ 68 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_A_LUT4_Z_C_LUT4_C_1_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 60 ],
            "C": [ 50 ],
            "D": [ 68 ],
            "Z": [ 65 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 108 ],
            "C": [ 109 ],
            "D": [ 110 ],
            "Z": [ 106 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 111 ],
            "D": [ 83 ],
            "Z": [ 103 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 112 ],
            "B": [ 68 ],
            "C": [ 113 ],
            "D": [ 60 ],
            "Z": [ 53 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101110111011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 114 ],
            "C": [ 65 ],
            "D": [ 115 ],
            "Z": [ 54 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 116 ],
            "B": [ 117 ],
            "C": [ 50 ],
            "D": [ 118 ],
            "Z": [ 119 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_2_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 120 ],
            "B": [ 68 ],
            "C": [ 121 ],
            "D": [ 60 ],
            "Z": [ 116 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_2_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101110111011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 122 ],
            "C": [ 65 ],
            "D": [ 123 ],
            "Z": [ 117 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 124 ],
            "C": [ 125 ],
            "D": [ 89 ],
            "Z": [ 126 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_3_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 127 ],
            "C": [ 85 ],
            "D": [ 113 ],
            "Z": [ 124 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_3_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 81 ],
            "C": [ 114 ],
            "D": [ 83 ],
            "Z": [ 127 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 129 ],
            "C": [ 130 ],
            "D": [ 89 ],
            "Z": [ 131 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_4_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 132 ],
            "C": [ 85 ],
            "D": [ 59 ],
            "Z": [ 129 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 133 ],
            "C": [ 134 ],
            "D": [ 89 ],
            "Z": [ 135 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_5_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 136 ],
            "C": [ 85 ],
            "D": [ 121 ],
            "Z": [ 133 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_5_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 137 ],
            "B": [ 81 ],
            "C": [ 122 ],
            "D": [ 83 ],
            "Z": [ 136 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 138 ],
            "B": [ 139 ],
            "C": [ 89 ],
            "D": [ 140 ],
            "Z": [ 141 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 142 ],
            "C": [ 83 ],
            "D": [ 143 ],
            "Z": [ 138 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 144 ],
            "B": [ 145 ],
            "C": [ 85 ],
            "D": [ 142 ],
            "Z": [ 62 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_D_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 146 ],
            "B": [ 147 ],
            "C": [ 148 ],
            "D": [ 149 ],
            "Z": [ 144 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101110111011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 150 ],
            "B": [ 151 ],
            "C": [ 152 ],
            "D": [ 153 ],
            "Z": [ 145 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_D_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 154 ],
            "D": [ 152 ],
            "Z": [ 151 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 155 ],
            "C": [ 156 ],
            "D": [ 157 ],
            "Z": [ 142 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 158 ],
            "B": [ 159 ],
            "C": [ 160 ],
            "D": [ 161 ],
            "Z": [ 155 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 162 ],
            "C": [ 148 ],
            "D": [ 154 ],
            "Z": [ 156 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_6_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 163 ],
            "B": [ 85 ],
            "C": [ 164 ],
            "D": [ 81 ],
            "Z": [ 139 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_6_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 65 ],
            "D": [ 62 ],
            "Z": [ 89 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 165 ],
            "B": [ 166 ],
            "C": [ 104 ],
            "D": [ 60 ],
            "Z": [ 167 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_7_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101110111011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 111 ],
            "C": [ 168 ],
            "D": [ 65 ],
            "Z": [ 165 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_7_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 169 ],
            "C": [ 170 ],
            "D": [ 68 ],
            "Z": [ 166 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 171 ],
            "B": [ 172 ],
            "C": [ 98 ],
            "D": [ 60 ],
            "Z": [ 173 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_8_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101110111011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 99 ],
            "C": [ 174 ],
            "D": [ 65 ],
            "Z": [ 171 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_8_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 175 ],
            "C": [ 176 ],
            "D": [ 68 ],
            "Z": [ 172 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 177 ],
            "B": [ 178 ],
            "C": [ 92 ],
            "D": [ 60 ],
            "Z": [ 179 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_9_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101110111011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 93 ],
            "C": [ 180 ],
            "D": [ 65 ],
            "Z": [ 177 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_9_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 181 ],
            "C": [ 182 ],
            "D": [ 68 ],
            "Z": [ 178 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 183 ],
            "B": [ 68 ],
            "C": [ 84 ],
            "D": [ 60 ],
            "Z": [ 48 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101110111011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 82 ],
            "C": [ 65 ],
            "D": [ 184 ],
            "Z": [ 49 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 185 ],
            "D": [ 186 ],
            "Z": [ 51 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011011111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 188 ],
            "C": [ 189 ],
            "D": [ 190 ],
            "Z": [ 185 ]
          }
        },
        "uut.CPU_AB_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110101111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 188 ],
            "B": [ 187 ],
            "C": [ 191 ],
            "D": [ 192 ],
            "Z": [ 186 ]
          }
        },
        "uut.CPU_DO_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 193 ],
            "B": [ 194 ],
            "C": [ 195 ],
            "D": [ 181 ],
            "Z": [ 196 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 197 ],
            "C": [ 195 ],
            "D": [ 169 ],
            "Z": [ 198 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 199 ],
            "D": [ 200 ],
            "Z": [ 169 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_1_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001110110111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 188 ],
            "C": [ 201 ],
            "D": [ 202 ],
            "Z": [ 199 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 188 ],
            "C": [ 203 ],
            "D": [ 204 ],
            "Z": [ 200 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 205 ],
            "C": [ 195 ],
            "D": [ 51 ],
            "Z": [ 206 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_2_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 207 ],
            "C": [ 208 ],
            "D": [ 82 ],
            "Z": [ 205 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 209 ],
            "C": [ 195 ],
            "D": [ 175 ],
            "Z": [ 210 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_3_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 211 ],
            "B": [ 212 ],
            "C": [ 213 ],
            "D": [ 174 ],
            "Z": [ 209 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_3_B_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 214 ],
            "C": [ 215 ],
            "D": [ 95 ],
            "Z": [ 211 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_3_B_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 99 ],
            "C": [ 216 ],
            "D": [ 109 ],
            "Z": [ 214 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_3_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 217 ],
            "D": [ 218 ],
            "Z": [ 175 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_3_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011011111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 188 ],
            "B": [ 187 ],
            "C": [ 219 ],
            "D": [ 220 ],
            "Z": [ 217 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_3_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110101111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 188 ],
            "C": [ 221 ],
            "D": [ 222 ],
            "Z": [ 218 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 223 ],
            "B": [ 224 ],
            "C": [ 55 ],
            "D": [ 195 ],
            "Z": [ 225 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_4_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 213 ],
            "C": [ 125 ],
            "D": [ 215 ],
            "Z": [ 224 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_4_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 226 ],
            "D": [ 227 ],
            "Z": [ 55 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_4_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011011111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 188 ],
            "B": [ 187 ],
            "C": [ 228 ],
            "D": [ 229 ],
            "Z": [ 226 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_4_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110101111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 188 ],
            "C": [ 230 ],
            "D": [ 231 ],
            "Z": [ 227 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 232 ],
            "C": [ 195 ],
            "D": [ 66 ],
            "Z": [ 233 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_5_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 234 ],
            "C": [ 208 ],
            "D": [ 63 ],
            "Z": [ 232 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_5_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 235 ],
            "D": [ 236 ],
            "Z": [ 66 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_5_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011011111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 188 ],
            "B": [ 187 ],
            "C": [ 237 ],
            "D": [ 238 ],
            "Z": [ 235 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_5_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110101111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 188 ],
            "C": [ 239 ],
            "D": [ 240 ],
            "Z": [ 236 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 241 ],
            "C": [ 195 ],
            "D": [ 118 ],
            "Z": [ 242 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_6_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 243 ],
            "C": [ 208 ],
            "D": [ 122 ],
            "Z": [ 241 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_6_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 244 ],
            "D": [ 245 ],
            "Z": [ 118 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_6_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011011111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 188 ],
            "C": [ 246 ],
            "D": [ 247 ],
            "Z": [ 244 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_6_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110101111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 188 ],
            "B": [ 187 ],
            "C": [ 248 ],
            "D": [ 249 ],
            "Z": [ 245 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 250 ],
            "C": [ 195 ],
            "D": [ 251 ],
            "Z": [ 252 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_7_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 253 ],
            "C": [ 212 ],
            "D": [ 254 ],
            "Z": [ 250 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_7_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 255 ],
            "C": [ 208 ],
            "D": [ 143 ],
            "Z": [ 253 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_7_B_LUT4_Z_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 256 ],
            "B": [ 213 ],
            "C": [ 140 ],
            "D": [ 215 ],
            "Z": [ 255 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_7_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 257 ],
            "D": [ 258 ],
            "Z": [ 251 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_7_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001110110111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 188 ],
            "C": [ 259 ],
            "D": [ 260 ],
            "Z": [ 257 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_7_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 188 ],
            "C": [ 261 ],
            "D": [ 262 ],
            "Z": [ 258 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 88 ],
            "B": [ 215 ],
            "C": [ 263 ],
            "D": [ 158 ],
            "Z": [ 193 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 264 ],
            "B": [ 265 ],
            "C": [ 180 ],
            "D": [ 213 ],
            "Z": [ 194 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_B_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 150 ],
            "D": [ 152 ],
            "Z": [ 264 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 266 ],
            "D": [ 267 ],
            "Z": [ 181 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011011111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 188 ],
            "B": [ 187 ],
            "C": [ 268 ],
            "D": [ 269 ],
            "Z": [ 266 ]
          }
        },
        "uut.CPU_DO_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110101111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 188 ],
            "C": [ 270 ],
            "D": [ 271 ],
            "Z": [ 267 ]
          }
        },
        "uut.gpio_do_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:53|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 11 ],
            "LSR": [ "0" ],
            "Q": [ 272 ]
          }
        },
        "uut.gpio_do_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:53|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 10 ],
            "LSR": [ "0" ],
            "Q": [ 273 ]
          }
        },
        "uut.gpio_do_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:53|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 9 ],
            "LSR": [ "0" ],
            "Q": [ 274 ]
          }
        },
        "uut.gpio_do_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:53|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 8 ],
            "LSR": [ "0" ],
            "Q": [ 275 ]
          }
        },
        "uut.gpio_do_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:53|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 7 ],
            "LSR": [ "0" ],
            "Q": [ 276 ]
          }
        },
        "uut.gpio_do_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:53|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 6 ],
            "LSR": [ "0" ],
            "Q": [ 277 ]
          }
        },
        "uut.gpio_do_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:53|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 5 ],
            "LSR": [ "0" ],
            "Q": [ 278 ]
          }
        },
        "uut.gpio_o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:50|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 279 ],
            "CLK": [ 4 ],
            "DI": [ 198 ],
            "LSR": [ "0" ],
            "Q": [ 16 ]
          }
        },
        "uut.gpio_o_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:50|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 279 ],
            "CLK": [ 4 ],
            "DI": [ 206 ],
            "LSR": [ "0" ],
            "Q": [ 15 ]
          }
        },
        "uut.gpio_o_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:50|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 279 ],
            "CLK": [ 4 ],
            "DI": [ 210 ],
            "LSR": [ "0" ],
            "Q": [ 14 ]
          }
        },
        "uut.gpio_o_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:50|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 279 ],
            "CLK": [ 4 ],
            "DI": [ 196 ],
            "LSR": [ "0" ],
            "Q": [ 13 ]
          }
        },
        "uut.gpio_o_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:50|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 279 ],
            "CLK": [ 4 ],
            "DI": [ 225 ],
            "LSR": [ "0" ],
            "Q": [ 12 ]
          }
        },
        "uut.mux_sel_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:81|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 73 ],
            "LSR": [ "0" ],
            "Q": [ 280 ]
          }
        },
        "uut.mux_sel_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:81|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 72 ],
            "LSR": [ "0" ],
            "Q": [ 281 ]
          }
        },
        "uut.mux_sel_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:81|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 76 ],
            "LSR": [ "0" ],
            "Q": [ 282 ]
          }
        },
        "uut.mux_sel_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:81|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 77 ],
            "LSR": [ "0" ],
            "Q": [ 283 ]
          }
        },
        "uut.ram_mem.0.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": 4,
            "DATA_WIDTH_B": 4,
            "GSR": "DISABLED",
            "INITVAL_00": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_01": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_02": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_03": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_04": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_05": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_06": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_07": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_08": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_09": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_10": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_11": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_12": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_13": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_14": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_15": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_16": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_17": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_18": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_19": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_20": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_21": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_22": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_23": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_24": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_25": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_26": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_27": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_28": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_29": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_30": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_31": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_32": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_33": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_34": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_35": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_36": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_37": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_38": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_39": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/brams_map.v:62"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 141 ],
            "ADA11": [ 135 ],
            "ADA12": [ 131 ],
            "ADA13": [ 126 ],
            "ADA2": [ 284 ],
            "ADA3": [ 119 ],
            "ADA4": [ 61 ],
            "ADA5": [ 56 ],
            "ADA6": [ 179 ],
            "ADA7": [ 173 ],
            "ADA8": [ 52 ],
            "ADA9": [ 167 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 141 ],
            "ADB11": [ 135 ],
            "ADB12": [ 131 ],
            "ADB13": [ 126 ],
            "ADB2": [ 284 ],
            "ADB3": [ 119 ],
            "ADB4": [ 61 ],
            "ADB5": [ 56 ],
            "ADB6": [ 179 ],
            "ADB7": [ 173 ],
            "ADB8": [ 52 ],
            "ADB9": [ 167 ],
            "CEA": [ "1" ],
            "CEB": [ "1" ],
            "CLKA": [ 4 ],
            "CLKB": [ 4 ],
            "DIA0": [ 252 ],
            "DIA1": [ 242 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 233 ],
            "DIA3": [ 225 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 285 ],
            "DOB1": [ 286 ],
            "DOB2": [ 287 ],
            "DOB3": [ 288 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 289 ],
            "WEB": [ "0" ]
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 290 ],
            "D": [ 77 ],
            "Z": [ 289 ]
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 77 ],
            "D": [ 290 ],
            "Z": [ 279 ]
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 74 ],
            "C": [ 75 ],
            "D": [ 76 ],
            "Z": [ 290 ]
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001000100010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 195 ],
            "B": [ 291 ],
            "C": [ 292 ],
            "D": [ 293 ],
            "Z": [ 75 ]
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000100010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 292 ],
            "B": [ 109 ],
            "C": [ 294 ],
            "D": [ 295 ],
            "Z": [ 296 ]
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x1x1x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 148 ],
            "C": [ 153 ],
            "D": [ 297 ],
            "Z": [ 292 ]
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 298 ],
            "C": [ 151 ],
            "D": [ 150 ],
            "Z": [ 293 ]
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 299 ],
            "B": [ 150 ],
            "C": [ 152 ],
            "D": [ 153 ],
            "Z": [ 298 ]
          }
        },
        "uut.ram_mem.1.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": 4,
            "DATA_WIDTH_B": 4,
            "GSR": "DISABLED",
            "INITVAL_00": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_01": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_02": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_03": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_04": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_05": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_06": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_07": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_08": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_09": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_10": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_11": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_12": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_13": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_14": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_15": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_16": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_17": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_18": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_19": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_20": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_21": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_22": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_23": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_24": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_25": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_26": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_27": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_28": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_29": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_30": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_31": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_32": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_33": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_34": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_35": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_36": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_37": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_38": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_39": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/brams_map.v:62"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 141 ],
            "ADA11": [ 135 ],
            "ADA12": [ 131 ],
            "ADA13": [ 126 ],
            "ADA2": [ 284 ],
            "ADA3": [ 119 ],
            "ADA4": [ 61 ],
            "ADA5": [ 56 ],
            "ADA6": [ 179 ],
            "ADA7": [ 173 ],
            "ADA8": [ 52 ],
            "ADA9": [ 167 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 141 ],
            "ADB11": [ 135 ],
            "ADB12": [ 131 ],
            "ADB13": [ 126 ],
            "ADB2": [ 284 ],
            "ADB3": [ 119 ],
            "ADB4": [ 61 ],
            "ADB5": [ 56 ],
            "ADB6": [ 179 ],
            "ADB7": [ 173 ],
            "ADB8": [ 52 ],
            "ADB9": [ 167 ],
            "CEA": [ "1" ],
            "CEB": [ "1" ],
            "CLKA": [ 4 ],
            "CLKB": [ 4 ],
            "DIA0": [ 196 ],
            "DIA1": [ 210 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 206 ],
            "DIA3": [ 198 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 300 ],
            "DOB1": [ 301 ],
            "DOB2": [ 302 ],
            "DOB3": [ 303 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 289 ],
            "WEB": [ "0" ]
          }
        },
        "uut.rom_mem.0.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": 4,
            "DATA_WIDTH_B": 4,
            "GSR": "DISABLED",
            "INITVAL_00": "00011011110010011010000101010110001001000000100110100000110100011000011010101101000000100010011010010000010011000001100100001100101000001000000011001110100100010000000000001011011000011001111010000011000111011010101010000001011100101011100000001100001000000001000101110010001011100001001111101000011100001000100011111101",
            "INITVAL_01": "00001001111001100101000000110110011010110000101011100110011000010111000011011001000010101000110101110000111110001101100100010010010000001000000111101110011001000001010000000100000000011001010000100011000000001100111100000000011100000010100100000100010001010011000100010100011010110000100101000110011100010111110011111101",
            "INITVAL_02": "00011111111010001101000110011110111111110001100001001011111100001100101010110110000000000110001011000001010011001000011100011000100000010010000011100010001001100000100001100111100000000101111011010101000110100010010111000001010100001101100000001100101001110000000001100100011100100000110010101000000100010100101001111001",
            "INITVAL_03": "00000100001000111110000011100110110110110001100010101101110000011100000010101001000111110010101100110001111111100010010000000101011011000111000110111010100010010000100011101010100000011000000011011111000001111010000111100001000011100100010000011111011010000111000100000000010100010001101101001001101000010011111001001111",
            "INITVAL_04": "00010111001010010111000100011000101011010001001110100000111000011101010001110001000110110110001111000000101001101000001000001011100011101000000010100010110000000000000111000010111100001010000001001011000010110100110000000000000010000111000100000111110001000100000011001000100001110001010101000101001100011011100011000101",
            "INITVAL_05": "00011011100001100010000001101110110010000001110100000110100000010100111010000000000010101110000100000001011000100000100100000000001001010101000111010110001100000000001010100010101000010010000001110101000101000000010011100001000110001100000100000000100011001110000011010100001100010001010111100110001100000111101011111101",
            "INITVAL_06": "00011010101011011110000100010100011111100001111100000011011100010001111001010001000010000010010011100001011000100110000000011100011010011010000001101000110100110001011101101000110100010100101000101011000100011100111000110001000111001010100100011000100010110001000000001100000010100001101100000111110100000010100011001001",
            "INITVAL_07": "00011010110000011110000010010100011000000001011100000100001100011011111011000110000110010100010011110001111100100011000100011000001000110111000000101110001001110001110000000000001100000101101010101111000101100110000001000001100011001011001100000110001000100110000100101110000111110001011011100101100000001011000011100000",
            "INITVAL_08": "00011101100000011000000110011000111001000001010110000011110100000010101011111110000110110100100100000001110001100110111000001111110010101100000011110100011010100000001010000010101000011111000011011100000110100000111100000000001010001010111100000010100000101000000100010110111000010000011011000000011000001110100010001001",
            "INITVAL_09": "00000000000011100011000100111010111001010000011101100101011100010010110000110011000000100000000011010000000001000111010000010011110010100111000000110000100111110001111110101000001100011100111011010001000111011100011100000000001000101010110000000010010010100110000000011100000000100000001001001101100000000110101010111001",
            "INITVAL_0A": "00011101100000111110000101000100110001100001010111000111100000011001101011111100000001000010001110000001111101001111000100000110110011011010000101010110101011000000101101000111001100000100011010111111000000001110001110000000011011100000011100011111110011000011000000010010011001000000010001101101100100000001000001000001",
            "INITVAL_0B": "00011010111011101100000011100000110001100001011001001010101100001000001011101100000110110100000001010001001110101101010100010001011010000001000010000000110010000000100111000100100000000110100001000110000100100100000011110001001000101011011100000111110000101111000110100000100000000000011011001010011100011011110011101000",
            "INITVAL_0C": "00000110001001011010000110010110011110010001010000001011010100011111111001110000000110011010011011110000101001001011011000000101101011110000000101111000010111010000011010101110000100010001100001100110000001000100110001110001011110100110010000001110011011100001000110000000000010100001100001000100110100001111100010111100",
            "INITVAL_0D": "00001111011010101000000011111100001010100000110101001001011100000001110010101000000101001000100001010000111110100110101100011011001010000111000101011010011001010001000111100001111000000101110000111111000001111010011100100001111110101000000100000000111001010111000011000010111011000000111010000111111100010111001001110001",
            "INITVAL_0E": "00000101001011101100000000111000000001100001011011001101100000010000100000011101000000001100100111010001001101000111111000000000100001110000000000111000001001100000101100101111100100000000110011010011000011010110011100000000100001000001001100000000100001101001000011101000001010010000011111001111000100011011000001100010",
            "INITVAL_0F": "00010100111000100101000001101010111110100000010101101101010000011010001001111111000111010110010100000000010100100101011000011110110010011100000000011000001111010000111101101110010100001011101001101110000101110100010010000001101111001010000100001100101000001001000000101000001001100001010101000110110000001011101011110101",
            "INITVAL_10": "00000010100011101011000011001110100000010001000110000110010000010110001000010001000110010110001000110000011110001111101100010101100000000110000100110100110011000001111000000010101100000100001011111001000100001110110111110001001111100101000000001010110001011110000001110110110100010001110011001011001100000011011011101111",
            "INITVAL_11": "00000001011011001001000011101000111010010001111000001111100100010010011000111011000001110010011011110001110000000000011000001010001010100010000111101100000011110001010000101000010100001111100011111100000010000000001011100001010100000100101100000011010000101110000100011000101110000001010111000010010100010101100011010111",
            "INITVAL_12": "00001101101000011000000001111010101110010001111011100110010100001010000001000101000100110110111101000000011000100100101000000010000010010011000010110110001101110000100010101010000100011100100010101010000010100010010011010001010110000100101100000100100011000110000110010000010101000001101101101100110000001110101001100010",
            "INITVAL_13": "00011111010011000010000001101000010111100000000111101100000000000010000010010010000000001110111100000000011101100001011100011100001001110011000111110100101001010001111010001011111100010111111011111101000011100010001010010000001000001100011100001011001001100010000000010100011000010001010111101101111000001011110011111001",
            "INITVAL_14": "00001100111000001111000010100000001100000000101000001100011100010011101000000110000011010110000111010000010111000111010000011001111001101110000010100000010001110000111001101101110100001001100001011101000000111000111010110001000010100011000100011101111011010011000100010000100110000001100001100101000000011110110000001001",
            "INITVAL_15": "00001101111010010101000111111010111000000000111100101101110100010010011001101101000011101100110001100001111111101110001000011010011000110111000110101100011011010001010111100010111000011001010011000000000101000010111001010001111110101000101100001110111010001101000101101010011000100001000111001010101100000100011010011101",
            "INITVAL_16": "00000000010010100101000001001110101110110000110000000010100000011101011001110000000011100000110011000000011111001001000100000001010010111010000110000100000100100000100001001001010000001111111001100000000010011000101110010001010110101011101000010011001000000101000010101000011001010000000001101110101000001100000010001101",
            "INITVAL_17": "00010001001001110010000110001000000101110000101111100011101000010100101010101100000000000000101101010000101110100111001000010010100000110001000110100010111001100001001001000000101100000101000000101010000101111000100111100000011010001101011100011010010000011101000010010110100101100000110001001011110000011000110000101000",
            "INITVAL_18": "00010101111010001010000111000110101110100000000010000000011000001000011011110011000011001110111110010001100110000001001100011011110000010110000110001100101010010000011010100101110100001110000010010100000010111000011111000001111110000100010100000000100001111101000000111010000110110001101110000101110100010000100010101000",
            "INITVAL_19": "00011111100011100110000100110010101100110000010011101001011000001001110011101110000110011100011001010001111111001001000100000010010000110111000111001000001111110000001010000111100000011010010000100000000100101110001101110000110111000100101000001111111010101001000011101010100111000000110000001011101000011111101011101110",
            "INITVAL_1A": "00011011010010010100000100001100011111000001001111100111010000010110100010011101000101101000000000110001100100100101000000000100110011001111000111110010100111010001010110000100010100011001100010110001000001010110000100010000000100000110111100001100110011101011000101111000111001110000111110001111111100010011111010110001",
            "INITVAL_1B": "00011110010001111111000001110100011101010000110010100010000000000110010011010101000111111110110001110001100111000100000000000011110010111011000000100110100001000000010010101110011000001010100001001001000010010010101101000001101111100100110100010111010011001001000000010110000111110001100010100111101000000110001010011101",
            "INITVAL_1C": "00010110011011111000000010101010001110100001111111000101011000000111110000101001000001110100000100000000101001100100001000010100111010101010000110001110101001010000000000001011111100011001100001110111000001111100000101010000101101101111010100000001110000010110000001010110010011100000001111000100101100011101011010101111",
            "INITVAL_1D": "00011101000000011011000111111010011100000001011011101100000000011010000001001011000101110000011010000001111000100001000000001110111010011010000100011100001001110001111001000110110000000001110010000111000100101100100110110000111010101001101100010000010010110101000101000100111100100000100101101001001000001100111010010000",
            "INITVAL_1E": "00000001010010000011000010011010101110100001101101000011001100001001011000001101000100110110001001000001101001101000110100010011110000101010000110100110011110100000001110101111101100011101000001100001000011011100001011100001100000000010110100001001111001001110000011001100011110110000000110001010110000000100011000100110",
            "INITVAL_1F": "00001101010001101111000110111010111101000001000111000001000100010000110001010100000001110110110011010000010011001100100000000011101010000100000001110010011110100001011100101110011100011010001001110010000110110000001100010000000110001000010100010000101010101001000110101010001001010000100000101110000100011110100001110101",
            "INITVAL_20": "00001100110011101111000111100010110011010001010100101010111100010001010011111111000101001100011110000000100101101100101000010101000001110101000001100010010111000000000000101000110100011000000011100011000110001010000001000001100100000011100100010000101010010110000000111100111100110000001110100001101000001110111000000001",
            "INITVAL_21": "00011010011011010000000111000100011001110001101000100101100000010010000000111100000001100010101100110001100001001010111100001110111001001000000110101010011000100000101010101000000100001110000000110110000111011110010110110000111010001111110000001011110001101100000111111010011111010000011010001101100000001011100010011111",
            "INITVAL_22": "00000111011011110101000011110100100111000000110111101111001000000101011010111000000101101100100010010001001001000010100000010101000001101000000110001110000100000000111000100110010100000111010001101000000011101110100011110000011010100100100100011101010010110100000000100000100100100000001010100000000100010000100000011010",
            "INITVAL_23": "00011110001001000000000101100100111010110001000111001110110100011100000010001100000110101110101011000001000111001010111000011110111011011010000101101110000011100001100000001000010100010100000010110111000101001010010110110001111010001101001000000111110001110000000111010000101011110001100111101111110100000011001011000100",
            "INITVAL_24": "00001010110001000100000000111100111110010001000001000010110000001110101011011111000000000000010101000001001010001010011100010010100001011101000111110110110001100000011100001001101000011111010001010011000110100100001111010000001111101000110100011111100010000100000101010010111010100000111110001000110000001110000010000011",
            "INITVAL_25": "00010010011010101011000101000000101100110001101110101100111000000001101011100010000111001000100100110001111110100100101000001111001001101100000000101000101100010000101101000011101100001101010011011101000011010110101100110001000101001100101100010101101010100001000010110110111100110001011011001100000000011100101011010001",
            "INITVAL_26": "00000001110010000111000111011110100001100000001011100100110000011001101011110101000110111000111101000001110000000000110100000101001011111110000010000010100100010001100100100100110100001000001000100010000001101100000110100001010000100010010000011010101001001111000101111010111001010001001100101000111100010000010011100011",
            "INITVAL_27": "00011101101001000000000010000110010110110001111101101010001100001010001000111010000101101000111110000001011110100110111100000110001000000100000111111010000111000000010111100010111100000111010001100001000011100000110001000000110011101110101000000111100000110000000101100100011100000000110011000001001000010000011011010111",
            "INITVAL_28": "00011110110011011100000010111010100110000000101010101100001100001000101010011011000100110000010011110001000101000100111100011101111011011001000011000100010111100001100001001100111000011110110011101110000100000100111001010001011100101101011100010001111001000000000011000110101100010001100111101110000000011001111000001010",
            "INITVAL_29": "00011010000000000001000000110000001100100001000011101000011100011010010011101100000001100100010110100000101110101110010000010100111010111000000111101110110101000000100001100101111000010111110001011101000011110000000101100000000000000111011100000010000011100000000011110000001000000001101110100111000100001001101000101010",
            "INITVAL_2A": "00011000110001010110000001010000100000100001110110000011111000000000001010000111000011001100001011100001110011000000100100000001111010000000000101111010010101100000111001000100111100011000100001000111000100110110001111000000100101101111000100010011011001100010000001010010111000010000110110001110100000001011101001001101",
            "INITVAL_2B": "00000110110000110011000011011000000101110000000111000011001100010110010011010100000111101010111000000001101111000010111100001000010001010001000000111110111101000001000001100010101000000100111010111100000111100100010010010000111110000101110000000100100001011011000001101010101010010000111010101010101100001110011000001101",
            "INITVAL_2C": "00001101001011111010000101000000001010100000101000001000110100010100100000111000000001010100101100010000000100000110100000011001000010111111000010001110001001010000000110001011101100011010000010100101000011001010110110100001000010101000101000010000110001100111000101000100001001110001110001100100010100011100011011100100",
            "INITVAL_2D": "00000001011001110110000101001100010001010000100100001001100100001010010011001110000010100110010010100000000000101001001100010001001011000000000110011100010110010001010100000010111000011011011000010100000000001010100001010000101010100011000000001010100010101000000110100010010110110001111110101011101000011000100000101111",
            "INITVAL_2E": "00010100110000100000000000100110001001100001101011101000100000000100111010001101000111000010010100010000101001100000011100010110000011000110000100100000000000000001111111000101110000001001001011001000000111100100110011110001110100001011001000001100001001100001000110111110011000110000000000001101110000001001010011010111",
            "INITVAL_2F": "00011110001001100111000110011010100000010000110101001111000000000100110011000001000110001010100110110001010100101100011000001101110011010100000100110010010111110001111000000101101000001011100010010001000110000110100001100000000100000101110100011111011000101011000011011010011001100000001100101000010000010010111000000010",
            "INITVAL_30": "00001101110001110010000111111000110111100000110110100110111000001110110001111000000010010010010010110001110011101110001000000111001001000000000111111110101000010001100000100100101000001010011001101101000111111010100001010000010100001010001000010110111001010010000100000000101101010000110010000001100100011100101000001110",
            "INITVAL_31": "00010101111011000010000100111010000000100001110001000101001100001100100000000111000100110010001010110001001001101011011000010110101000001110000110101010101010010001100110101101101000010101110011010001000011000110111010010000110100001010101000001000001000100101000011010000010000000000101010100001100000011010100010001101",
            "INITVAL_32": "00010001100011011011000000001010101001110000100011101011111100011111010000111101000010011010010111010000110001000111111000000011110000111101000001010100001010100000011001000111011000000001010011001010000111111100000011010000111011000011011100010111011010011110000111101100100101000001010011000101010000001011101000001000",
            "INITVAL_33": "00010001001000000101000000101000111011100000010011100100011100010010100011000111000001111000011100100000110110100110110100011111100011111000000000111100001111000001110100000111100000011011000010011101000101001100100010000001111101101011010100011001000010110100000110010000101111000000101011001110011100011101010011110001",
            "INITVAL_34": "00011111011000000010000000101010011100100001111011000010101000001011111011001110000101010010100011000000001110101111000100010111110011111101000100010110111101110001010001001010010000001011100001110001000101100100110011100000100110000100000000000100000011001000000000010100011001010001110110001100000100001000001011000011",
            "INITVAL_35": "00011000100001100010000111101000111100010000111110001100111100010000111010111110000101001000001101100001111011001110010000010011110000000010000001000000111111000000011100101111011000011111010000111010000000011100110010000000100101000001100100001101001011010110000001100100111000010001100011100011010000010110001010101111",
            "INITVAL_36": "00001110111011111010000111100110100000100001010100000001100100010100010010100001000011111000101111110000001101001010000000011100110000100110000101010100110110010001000010000110111000000110011001111011000000001010101110100000010011001110011000011101010000001001000100110100111001010001100001001110111000000101010000000111",
            "INITVAL_37": "00011110100010110011000001101010001011010000101011101010011100001111111001101011000100111100010110110000001111001100011100011111010011100101000101110010010110000001110110001110111000000010110000001001000101010100010100010001101110100101000100000001110001010101000110010010100110010000000000101110110100000000100001011011",
            "INITVAL_38": "00011111011001100110000100001100001100000001010101000011100000011110010000000001000110000100010100110000111010000111000000011010001001101101000011011000000010100001100000101001000000010011111001001100000001100100000101000000011001000001100100001100011011110110000011000110010011000000001000101100010100001000000010011000",
            "INITVAL_39": "00011100000000101100000111001000101011010000101010100010010000010010011001110000000100111010011000000001101111000001101100011001100010101101000111010000110011110001100011001000101100000100000010110110000111011000000111000000101010100100110000010111111011101000000110000000110001100000101111001110011000000111000011000111",
            "INITVAL_3A": "00010010001000011101000111011010011001110001001100101101100100010000110000100011000100111110101000110000110010001111001100010010010011000001000011111010100010110000110101001001100000001000000001000110000100100110101001100001111010100011101100000000011000101001000001110010011110100001011110101000011000011100110000101100",
            "INITVAL_3B": "00000101010011110010000001000000101000100001001010101001010000001000110011100110000110110010110010010001011001001001011000000100010010111110000010000100110110100000101111001100101000001100111011111001000100100110001001010001100101101101111000010010101001100100000101000100100110000001001011100010011100010000111000001110",
            "INITVAL_3C": "00000001101010011100000001011000110011000001010000001110100000000000011011111111000010110000001110010000100010001001111000010100000011110101000000111010101011100000011100100101011100000001000010011100000110001110010111100001001001100101001000001100111000111010000110101010111011110000010110001010001000011110100000111110",
            "INITVAL_3D": "00001010101000110100000011100000100110110001111101000100010100010111110011001111000001010000100000100001011001001101100100000100110001000011000011001100100000010000011101101110001100010011110001000110000100010110101001110000000000001001110000001100110000011011000100010000001001010001100010101000111100011111101000100101",
            "INITVAL_3E": "00010011101011010001000000100000110110000000111000000100011000001101010000011000000100101010010010110001111001100100100100001001101011001100000010010000111100110000011010100011001100000100010000110010000011110100101001010000100011100111000100010010111000101111000100110100010100010001111101001111100000001101010010101110",
            "INITVAL_3F": "00010110010000001010000100010000011000110001110111100101111100010110011000101001000000000100010100010000111111000001000100000001110011100000000001011100011001010001110000001100111000001011000010101010000010000110110110100000100010000010010100001010011010100111000111101100111010110000100001101001001100010100001001000110",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/brams_map.v:62"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ "0" ],
            "ADA11": [ "0" ],
            "ADA12": [ "0" ],
            "ADA13": [ "0" ],
            "ADA2": [ "0" ],
            "ADA3": [ "0" ],
            "ADA4": [ "0" ],
            "ADA5": [ "0" ],
            "ADA6": [ "0" ],
            "ADA7": [ "0" ],
            "ADA8": [ "0" ],
            "ADA9": [ "0" ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 141 ],
            "ADB11": [ 135 ],
            "ADB12": [ 131 ],
            "ADB13": [ 126 ],
            "ADB2": [ 284 ],
            "ADB3": [ 119 ],
            "ADB4": [ 61 ],
            "ADB5": [ 56 ],
            "ADB6": [ 179 ],
            "ADB7": [ 173 ],
            "ADB8": [ 52 ],
            "ADB9": [ 167 ],
            "CEA": [ "1" ],
            "CEB": [ "1" ],
            "CLKA": [ "0" ],
            "CLKB": [ 4 ],
            "DIA0": [ "0" ],
            "DIA1": [ "0" ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ "0" ],
            "DIA3": [ "0" ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 304 ],
            "DOB1": [ 305 ],
            "DOB2": [ 306 ],
            "DOB3": [ 307 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ "0" ],
            "WEB": [ "0" ]
          }
        },
        "uut.rom_mem.1.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": 4,
            "DATA_WIDTH_B": 4,
            "GSR": "DISABLED",
            "INITVAL_00": "00011110110001011001000000000100101001100001110010101110011100010111110000011101000011011000001100010000001110000000111100001000110001011010000010111010000111100001010111100100101100010010100010111011000101110000011111000000111001001100101100010100111000110010000111110010101000110001010010001101001100011001000001101000",
            "INITVAL_01": "00010100101001101010000010011000111010010000011110101101100000000000101010001110000100110100001111100001100100100000110100000000011000100000000001011010010001100000110111001110011000011011110010011000000110110100111000100001001111101100000100001101000011110110000111100000001111100000111110101010000100010100011010101000",
            "INITVAL_02": "00011010011010110110000001011110001101000000110001000001110100010011011000101000000010110000100101010001011101101010101100011111001000010110000110001010011011110001101001000010101000000000100011110111000111101000000111100000100011001001010000000101010010001001000010010110010110000001110101000110101100001100010011101110",
            "INITVAL_03": "00011111011000011111000011101110001010000000101010100010010100000110011000010000000101011010110111000001010000100111000000000110110011111111000000011010000001000001011111100111100100001011110011010000000111110000011010100001001111101101100100010000011001110111000100010110001010000001001000000101101100011001010001111011",
            "INITVAL_04": "00010001110010111110000110110100111001010001011100001011111100000011001011001110000001000100010001110000100010000011111100000011000000001011000110100110011100110000010010100000010000000100011010011001000000011110011101010000110001100000001100010000111010010011000101111010010101010000100100000011011100000110101000101101",
            "INITVAL_05": "00000100111011111011000000110110100000110001101011001100001000000100100000100110000001011110001011000001100111001001110000000000100011110111000001000010010011100000011010000110001100001100001000010100000101010110100101110000011010001011110000010000010011011101000110111010100010110000111100000101000100000110010001111100",
            "INITVAL_06": "00011110000010100101000001010100000111010000100101101001101000011001110010001000000001000110111001000000101101101010010100001001101010100101000001011000011001010001001000101100111000000000100000111010000101100010111111100000101011001011010100010000011000001100000101000010101111100001010110001001101000010010000000010101",
            "INITVAL_07": "00011010001000111001000001110010000111000001010011001010000000000101111010111111000111010000111111010001010011000010111000011111000001110100000110011010000000010001101101001100011000011000010010100101000011011000010100100000001101000011000100010100010010100011000001100110110000010001011010100110111000000101110010000001",
            "INITVAL_08": "00001011111010110000000101001100101111000000010111001010001100000000011010110010000001011110100010010000001001100000101100011000111000000100000001000000100100110000010011101110100100000110100010000010000111010000010011010000100000100110100000000001011001100001000101110000110010110000000010100011010100000100011000100101",
            "INITVAL_09": "00001011110001010000000000101100000010100000001001001011010000011101111001000011000010101000011110010001000011100111110000011001001001011000000101000010101010000001010110100101100100001010010000111011000100011010110011000001101110100000100100001101010000110100000110110100011100010000101101100101010100000010011001001101",
            "INITVAL_0A": "00011001010001001100000100001000011101100001011100001101111100011100100010101001000011011010101100100000111001000011101100000001110010000100000100101000100010110001100011100111011000011011011001111011000101010000000011000001111000000110000100011100100001011000000011100000001010000000010001100011110100011110100001010111",
            "INITVAL_0B": "00001000010010110101000010000110001110010001010010100000111100001101110001111100000110010000101011000000110010100010110100010010010000111010000000110000100111000001100011001000010100000011010010100010000000011110000011010001010011100111001000011111101000110111000011100110010100100001101110001110110100000100101010110001",
            "INITVAL_0C": "00001010100010100011000110100110101000110000011010000010000100011100001000101011000100110100011111100001100001000011010100000111111000010001000010111110110000010000101101000001110100011010000000000111000001001000111000000001100100101101010000001110001011011000000101110010011001000001000010001101100000001111101010011010",
            "INITVAL_0D": "00011111100000101000000001111110011101010000011110000100001100001011010001101110000110110100010011000001011110101011011000001101101000111010000110010010111100100001111011100101001100010010110010100110000000000010100111010001011010101101000100010100000001110101000110000110100001010001001000101101110100001010001010011111",
            "INITVAL_0E": "00000010110000110011000101000000110011100000000011101110100100011010011000110001000100011000001110000000011011000001101000010110011000111101000000010110110101100001010100001011110100001111111010010001000011111010011101100001001010000001011100001011100001110100000010001110100011100001111011000101010000001010010010110110",
            "INITVAL_0F": "00000110110011011101000010001010001001010000101000100101000100011001010000100011000000000110010010110001010101001111000000000111110011000001000000001010101001010000110111000000001000010000100011111001000001100000000010100001111000001000011000001100100010001010000010010110000110110000100010100100000100010111111010011010",
            "INITVAL_10": "00011111000011011100000110100110001101110001100001101111110100010100101011010001000001110010101100100001111100100000010000010011110011111011000110101000101001100000011001000001011000011101100001000001000110011100111010110000000001001100010100010000010001101111000101111010101111010001001111100100110100011000111001000000",
            "INITVAL_11": "00010010101010010110000000100110111100110001000111100010101100010100110001101010000100001010011110000001110101101011000100010010000001110101000000111100100100100000001111100110000000011000110010010001000000100110010110010001000111101101101000001000001000101000000000010010100011010001110011100110111100010100101000011100",
            "INITVAL_12": "00010010010010001011000111010110011111010001001110000011101100000001000011101110000111110110000110110001000001100101110000001100000000011001000100111100011110010000001011100100100100000000100010011001000001101100010101000001000001001011101000011111110001010101000100111000001000000000011001001001110100000110100000110010",
            "INITVAL_13": "00001000010011110100000001010100100110100000000111001111001100001100010000011010000101100010010111100000001100100000100000000100001001111000000111010110010010000000001010101101010100001101100010011010000100001010001100000001100110101000000100011000010001000111000101101110111101100001010100001110000000001000001011101001",
            "INITVAL_14": "00011100101011001000000100010110011011010001010010100011010000001100000010110011000001001110101010000001001100001010001000010010101000001110000011111100111000100000001101000010101000001111101001111111000011101000001111100000111111101001010000010010011010001000000111001100010111110001111111101101010000010101011001110000",
            "INITVAL_15": "00000011111001000010000001001100011100100001100101001001101000001110011011110011000010000010101011010000001100100000010000010000000001010001000000111100001011010000010101100011111000001011110001001011000010001000100110110001101110101110111000001000011010011110000011011000101010010001001001001010110100001110110001100011",
            "INITVAL_16": "00011010100010011101000001010000101011000000011011101110100100000001001010101011000100100110101010010001011010000010011000001011100010100011000011110010110001110001000001000010001100001001111010000000000110111110111111010000101100000001100100011101101010110000000111100100000011110000010101100011111000000100010000010101",
            "INITVAL_17": "00001000011000111011000111101100100001100000111101101001101000001100010011111010000100010000000010110001011000001001010100001101111000001100000101001010101100000001111111001010000000001011010000000001000110101000000111110001011011000110111100011110000001010110000010011010010110010000100011001101011000001001011001001110",
            "INITVAL_18": "00011100001000010111000011101110100000010000101011101110010100000011011011011001000001101000100010010000000000100001111000001000001011010011000011000010110000110000100110000101111100000000000001110000000011111010011101000001010110100010001100000111011000110111000000000010000000100001101001001011111100001101000000110110",
            "INITVAL_19": "00010111101001110001000101011000000100010001011011000111011100000010110000110110000111011100001001000000000010000111110000010110010011010010000011100000111000110000101100101010110000010111001011001000000010010000001110000000101001001001010100000011100010001100000110001100011010110001110100000010111000001000000000001001",
            "INITVAL_1A": "00010110101011100111000010011110001111000001110001100110100000001010111011100111000001110100100000010001101101101110111100010110010011000001000101110010100110100001100101001100010100011000000011101100000000001010011000000000011110101010111100010110111010100110000011100000001110010000010111101100101100010100001001000111",
            "INITVAL_1B": "00011111101011111010000001101010000011000000111101101011010100010010100010011001000101011010000100000000100101100101110000000010110001000111000111000110001010110000010100000011010000001100111001000110000111111110111001100000110011000011101100000111011001000011000110011110010101000000101011000000100100011001110001011100",
            "INITVAL_1C": "00000010000001011110000000001010100101110000000110001111000000000010110010000000000111101100011100110001100110001010011100010101111011000000000110001000111000100000110101001111011000001001101001001011000011010110110100110001011110000100111000010001011000011111000110111010111011110000011010100111111000000001101010001000",
            "INITVAL_1D": "00011101011001011011000001000100011011100001010011000010010100010110011001101001000110010110011000010000111000101111001100011110001010111100000010001010111011110000111000101000110100010001010010101111000010000100110100100001000111100101110000010110111010000000000010001010011100000001000000101010001100001001000010011011",
            "INITVAL_1E": "00011101100000111100000000000010001001110001010110001010011100011010001010101110000100010010111100100000111100101111100100011010011011001000000011001100101111100000011101000011001100011001111010101010000001010000101010100001110001100010000100000101100000110100000101100010011000110000011101100100000000011110101000100111",
            "INITVAL_1F": "00000000011011110111000110011000011010010001000110000110001000001110111000000110000100101110110110100001010111000000100100001000110000110110000001111010101010010001010011001100100000010011110000001000000101011000111111010001111111000001011100011010011000100110000111001010111011100000110101100110111100001000100000110001",
            "INITVAL_20": "00001011000010010111000101000100100001110001000100000100110000011000111010001000000111000000101111100001010000000000111000010110111011111100000001101000101000110001010010100100111100010101001010011100000000000010011001000001011101100100100000010011001010000100000010010000101101100001111110100001011100010100001000101001",
            "INITVAL_21": "00000111101010000101000100011100111000010000100111100001111100001000110010100011000011001010101011100001011000100011100000011011001011011011000100100100010011000000010000001011000000010000110011010000000111100110001110010001011111000111010000010011011011101110000101101010000100000000010100000101110100000100001000000010",
            "INITVAL_22": "00001110001001111101000010110000111000100000001100000110001100001110101010000000000010000010110111100000111100100110111000010101101001011001000100110100011000000001011111000010101100001100011001111001000001001000001000000001001000101111001100011101010010010100000001100010110011110000011101100100100100001100011000111100",
            "INITVAL_23": "00001011100011000001000000010100001000000000001011001010000000000000101000100010000001100010110101010001100101000000010100010011100001011101000111011110101000100001000100100111110000000000010010110001000000111110010001110001111100000100110100010110001010001001000101110010101101110000110111000001000000001110101000000011",
            "INITVAL_24": "00011011010011100001000001001000011101100001111110000110011100010000011001010000000111110010001000000001111001001000001000010101000011001100000101110000100111110000110000000111001000011011000011111000000111001100101100010000100110101010111100000111000010111001000101011000011011000001101111001110111000000111001011001111",
            "INITVAL_25": "00000100000000010001000001101000011000000000111001000101110100011010110010001101000000101100110101000001010101100010000000011011011001111101000111000010110000110001010001000110100100010001000011011010000010010100111010110001000010101010001100001101101000011101000000110100000111010000010110101001001100000100101011111100",
            "INITVAL_26": "00001010000000100000000011000100000001100001011110000101001000010111111010001111000100110100100100010000111111100000100000001001100011110101000000001010101011000000100011100111101100011001011010101100000110110010111101110000110101100101000100010110111010111100000011111110001100010000011001100101010100001011101000010100",
            "INITVAL_27": "00011010001011111101000110011100001011110000011100100101100100000100100011110010000001001110100010010001001111001100011000001010111010011010000101010110010000100001110000100001101000010001010001101010000011010000100110110001111111000100001100010100010010111101000111100110011000000000001101101001100100000101101010000101",
            "INITVAL_28": "00010100011000111001000000101010110010000000111000000111011000011010111001101001000111010000111010010000101010100000100100010111011000110010000111000110011000110001110100000011101000011100011000010110000011100000010101100001010100101010000000011101010001110100000001011000110111100001110011001110111100011101011010011111",
            "INITVAL_29": "00000000111001001010000011000110101000110000100010000011101100010001010011110011000110010110111011100001110001100001100100001001111011011011000010101010101111000001110111000010010100011010110000001101000111101100111001100001000100101110110100000100001010011111000101011010001111110000111000001001111100011100100000001001",
            "INITVAL_2A": "00000010001001110011000011001110100101010001001110000011001100011011101010100010000100010100001011100000101001101000010000000101110010111101000011001010100001100000011100000111000100011001110011110110000111010100001011010001111000001001111100011011111000110110000100000110101100110000100100000100101100001011100000000111",
            "INITVAL_2B": "00001000111010101100000000001000100100000000010101001111010100011001110001000001000101100010010111100000111111100101101100011010100001111011000110101000011001100000111101100110011100010110010001011011000111101000000110010001011010101011100100010110011010011101000011001100001010000001001001001011010000000110101000100110",
            "INITVAL_2C": "00001111100011011110000001100010110010000000010000000000000000001010110001101111000010011000010110100001011011100110011000001101011001011101000011010110001010000001011100100111000100001000011011010000000110100100100101110000100001100110110000010000011000000010000000000010101101010000101110000001001100001010000000101110",
            "INITVAL_2D": "00011011011001111100000100001010001001000001000001001100001100010110100010101111000111010110111100110001011010100111011100011000100001110011000101001000011001010001111001001001000000011000001011000011000010100110010111010001010000001000000100010101011011011110000110100010010111010000011011101011001100001010010011110011",
            "INITVAL_2E": "00011101110011010001000100000000111110000000101111100001001100011010111001011110000100101010101000100001010011101011011100000001110010011101000010010010111000010000011010100110000000001111100010010100000001100000100101010001011101001010001000010101110011011110000000111000000100000000100000101001001000001111011010000110",
            "INITVAL_2F": "00010000101001010110000011110100010101000001010101101010110000011101001010101000000110000010110101110000100110000010110000011111110010000111000001010000010100010000011100001001110000010000001000101110000101110110000100000000111001000100110000010010110000101000000010010100100010010001101111000010010100000101110010010100",
            "INITVAL_30": "00001000110011010111000010001110111011110000000100000100100000000011000000101001000001000110000110010001010111101011010000001110011011110110000011010110110110000000001110101110011100011101111010001110000011100000001011000001000101001101000000011111001001000101000100111100101100100000101101101110110100000100110001011101",
            "INITVAL_31": "00001001010011111010000001101000100001100000001110101101101000000001110011000000000111000110100101110000100011000001011100010000011000000011000101000110010110000000111011000011111000011100011010111101000111010010001000100001110000100011000100000011111010111001000000011010011100100000110110100001010000000000001010001101",
            "INITVAL_32": "00011010110011111000000110110010111100000000000001000000000100010010000001001001000001010110011110010000010110100101111100011001100000000110000101000110001110100001010111000000100100011001000011011010000110100010100111010001010011001101110100011110110010001101000000000110000010110000101011000111111000001111000010011111",
            "INITVAL_33": "00011110000001101101000100101010111111100001110011000111011100010000101010010111000111001000110111110000100011001010000100001010111001000100000110011000101101000001101100101011010100011000010011111001000001111000000010110000110011001001111100000111101000010000000011100000000001000001101100001011001000011101100011000000",
            "INITVAL_34": "00011100100001111111000100110100110101000000011100100000111000000000001010111110000111111010011101000000000101000000001100010000100011100110000000000100110100110001001001000011000000010001110011010111000011000010010100000001000110101101111100000000100000010001000110010000111101010001100011001110011000011101010010101101",
            "INITVAL_35": "00000100000000110100000000101100111100110000011001100110001100011000100001001011000100011000011100100001111111000010100000010010100010010000000010010100001000100000011101001101001100010101101000100110000010110100111001010001010111001000100100011110100010010101000100100000100101100001111110100010111100010011000010111110",
            "INITVAL_36": "00001100001001001001000001000010000010010001100011001100101100010100010001100001000000011010100010010000110110000101010100011110001000011101000001111000110110100001110111101011101100010001100000001101000111100000111010000001100001000100000100010011100001110001000011010000101000010001010110001011001000011110100011111111",
            "INITVAL_37": "00000110011010001100000100100110010001100001011111101011000000001000100011010100000000000100000111000001001110100101110000000101001001001000000001101000101011100000001111001010010000000011110011110001000010011010001100100000100011000011001100001000000010100101000110101000110000100001100101100101001100010100011001011100",
            "INITVAL_38": "00010100111010100000000000000110110011100001111111001110001100011111100000111001000110011010010000100001011000000010100100010000110000110000000001110010010111010001110101000000101100011001111001111101000000000100110101110000001100000010110100000011010010010000000011100110010010000000011001001100101000001111110011000011",
            "INITVAL_39": "00000100101001000001000010101010110111110001011010001110010100000011110001110101000011000100011100110000001111000101010100010011011010000011000001010100000000110000110111000000110100001110101011010110000100011000001100110000101111000010101100001100001011110010000001000010100001000001111000101110100000000100100010101101",
            "INITVAL_3A": "00010101100011000110000100011000000010100001111011001000000000001000001001100000000100111100011001110001010001101111011000010000000001000000000100111000101000010000000001000110011100010100101010011111000000101000111100010000111110000011000000001101100010000111000001001100101111010000100010001100011100001110110001000110",
            "INITVAL_3B": "00010111110000110111000100100100111010000001100001100110110000010111011001111000000110010010000110010000001100000110101100011110101011100010000110001010001111000000100100101011001100010000100011000010000010110000101111000001100111100001000000010011010001110101000100000100001111100000010010000000011000000110110000010110",
            "INITVAL_3C": "00000100000000010010000100011100011110100001011110101100110100001010111011110011000010101110111110010000100100001010100100000101001010000111000001001110010111010000110011101110111000001011111010110010000001101000100000110000111001000100100100000100100010110101000100011010110000110000011111101110010000001010110011111011",
            "INITVAL_3D": "00010101010001101001000100111010110000010001101001101110100100001110011010110100000011010000111011110001111101000001101000000111011001011001000011000000011101000000101000001111010000010000101011010110000100110110110001100001011110101010101000010110000000100110000010101000001011100000100101000100000100001110010010001010",
            "INITVAL_3E": "00001010110001000101000000110010110011000000000111101101101000001110110011110010000001001100100001110001011110101000101100010000010001101001000111101100111101110001000011001110011100010011110010100000000000110100111110010001001000001101101000011010111010101101000101010000101000100000010000100101101000000001000010100100",
            "INITVAL_3F": "00010011101001101101000010111010001101100001011111101101000000011010111011101000000000010100111010000001000011000011111000001000010011000101000110001110001001000000101110001111101100001001011010011101000001000010011100100001100100100010111100001111011001110111000010110100001000010001011010000101001000000100011010001001",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/brams_map.v:62"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ "0" ],
            "ADA11": [ "0" ],
            "ADA12": [ "0" ],
            "ADA13": [ "0" ],
            "ADA2": [ "0" ],
            "ADA3": [ "0" ],
            "ADA4": [ "0" ],
            "ADA5": [ "0" ],
            "ADA6": [ "0" ],
            "ADA7": [ "0" ],
            "ADA8": [ "0" ],
            "ADA9": [ "0" ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 141 ],
            "ADB11": [ 135 ],
            "ADB12": [ 131 ],
            "ADB13": [ 126 ],
            "ADB2": [ 284 ],
            "ADB3": [ 119 ],
            "ADB4": [ 61 ],
            "ADB5": [ 56 ],
            "ADB6": [ 179 ],
            "ADB7": [ 173 ],
            "ADB8": [ 52 ],
            "ADB9": [ 167 ],
            "CEA": [ "1" ],
            "CEB": [ "1" ],
            "CLKA": [ "0" ],
            "CLKB": [ 4 ],
            "DIA0": [ "0" ],
            "DIA1": [ "0" ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ "0" ],
            "DIA3": [ "0" ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 308 ],
            "DOB1": [ 309 ],
            "DOB2": [ 310 ],
            "DOB3": [ 311 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ "0" ],
            "WEB": [ "0" ]
          }
        },
        "uut.uacia.acia_rst_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 25 ],
            "C": [ 312 ],
            "D": [ 313 ],
            "Z": [ 19 ]
          }
        },
        "uut.uacia.counter_divide_select_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:33|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 314 ],
            "CLK": [ 4 ],
            "DI": [ 242 ],
            "LSR": [ 25 ],
            "Q": [ 312 ]
          }
        },
        "uut.uacia.counter_divide_select_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:33|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 314 ],
            "CLK": [ 4 ],
            "DI": [ 252 ],
            "LSR": [ 25 ],
            "Q": [ 313 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:56|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 78 ],
            "CLK": [ 4 ],
            "DI": [ 315 ],
            "LSR": [ 25 ],
            "Q": [ 316 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:56|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 78 ],
            "CLK": [ 4 ],
            "DI": [ 317 ],
            "LSR": [ 25 ],
            "Q": [ 318 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 319 ],
            "D": [ 284 ],
            "Z": [ 317 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:56|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 78 ],
            "CLK": [ 4 ],
            "DI": [ 320 ],
            "LSR": [ 25 ],
            "Q": [ 321 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:56|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 78 ],
            "CLK": [ 4 ],
            "DI": [ 322 ],
            "LSR": [ 25 ],
            "Q": [ 323 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:56|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 78 ],
            "CLK": [ 4 ],
            "DI": [ 324 ],
            "LSR": [ 25 ],
            "Q": [ 325 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 326 ],
            "D": [ 284 ],
            "Z": [ 324 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:56|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 78 ],
            "CLK": [ 4 ],
            "DI": [ 327 ],
            "LSR": [ 25 ],
            "Q": [ 328 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 329 ],
            "D": [ 284 ],
            "Z": [ 327 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:56|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 78 ],
            "CLK": [ 4 ],
            "DI": [ 330 ],
            "LSR": [ 25 ],
            "Q": [ 331 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:56|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 78 ],
            "CLK": [ 4 ],
            "DI": [ 332 ],
            "LSR": [ 25 ],
            "Q": [ 333 ]
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 284 ],
            "C": [ 334 ],
            "D": [ 263 ],
            "Z": [ 315 ]
          }
        },
        "uut.uacia.my_rx.in_pipe_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:23|/usr/local/bin/../share/yosys/ecp5/cells_map.v:28"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 335 ],
            "LSR": [ 19 ],
            "Q": [ 336 ]
          }
        },
        "uut.uacia.my_rx.in_pipe_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:23|/usr/local/bin/../share/yosys/ecp5/cells_map.v:28"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 337 ],
            "LSR": [ 19 ],
            "Q": [ 335 ]
          }
        },
        "uut.uacia.my_rx.in_pipe_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:23|/usr/local/bin/../share/yosys/ecp5/cells_map.v:28"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 338 ],
            "LSR": [ 19 ],
            "Q": [ 337 ]
          }
        },
        "uut.uacia.my_rx.in_pipe_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:23|/usr/local/bin/../share/yosys/ecp5/cells_map.v:28"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 339 ],
            "LSR": [ 19 ],
            "Q": [ 338 ]
          }
        },
        "uut.uacia.my_rx.in_pipe_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:23|/usr/local/bin/../share/yosys/ecp5/cells_map.v:28"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 340 ],
            "LSR": [ 19 ],
            "Q": [ 339 ]
          }
        },
        "uut.uacia.my_rx.in_pipe_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:23|/usr/local/bin/../share/yosys/ecp5/cells_map.v:28"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 341 ],
            "LSR": [ 19 ],
            "Q": [ 340 ]
          }
        },
        "uut.uacia.my_rx.in_pipe_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:23|/usr/local/bin/../share/yosys/ecp5/cells_map.v:28"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 342 ],
            "LSR": [ 19 ],
            "Q": [ 341 ]
          }
        },
        "uut.uacia.my_rx.in_pipe_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:23|/usr/local/bin/../share/yosys/ecp5/cells_map.v:28"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 2 ],
            "LSR": [ 19 ],
            "Q": [ 342 ]
          }
        },
        "uut.uacia.my_rx.in_state_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 19 ],
            "C": [ 343 ],
            "D": [ 344 ],
            "Z": [ 345 ]
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:23|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 346 ],
            "CLK": [ 4 ],
            "DI": [ 347 ],
            "LSR": [ 19 ],
            "Q": [ 344 ]
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 347 ],
            "C": [ 348 ],
            "D": [ 349 ],
            "Z": [ 346 ]
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 340 ],
            "B": [ 337 ],
            "C": [ 335 ],
            "D": [ 336 ],
            "Z": [ 348 ]
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 339 ],
            "C": [ 338 ],
            "D": [ 350 ],
            "Z": [ 349 ]
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 341 ],
            "C": [ 342 ],
            "D": [ 344 ],
            "Z": [ 350 ]
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 351 ],
            "B": [ 352 ],
            "C": [ 335 ],
            "D": [ 336 ],
            "Z": [ 347 ]
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 340 ],
            "B": [ 339 ],
            "C": [ 338 ],
            "D": [ 337 ],
            "Z": [ 351 ]
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 344 ],
            "C": [ 342 ],
            "D": [ 341 ],
            "Z": [ 352 ]
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 353 ],
            "CLK": [ 4 ],
            "DI": [ 354 ],
            "LSR": [ "0" ],
            "Q": [ 355 ]
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 353 ],
            "CLK": [ 4 ],
            "DI": [ 356 ],
            "LSR": [ "0" ],
            "Q": [ 357 ]
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 343 ],
            "B": [ 357 ],
            "C": [ 358 ],
            "D": [ 359 ],
            "Z": [ 356 ]
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 353 ],
            "CLK": [ 4 ],
            "DI": [ 360 ],
            "LSR": [ "0" ],
            "Q": [ 359 ]
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 343 ],
            "C": [ 358 ],
            "D": [ 359 ],
            "Z": [ 360 ]
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 353 ],
            "CLK": [ 4 ],
            "DI": [ 361 ],
            "LSR": [ "0" ],
            "Q": [ 358 ]
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 358 ],
            "D": [ 343 ],
            "Z": [ 361 ]
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 345 ],
            "D": [ 362 ],
            "Z": [ 353 ]
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x1x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 343 ],
            "C": [ 355 ],
            "D": [ 363 ],
            "Z": [ 354 ]
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 358 ],
            "C": [ 359 ],
            "D": [ 357 ],
            "Z": [ 363 ]
          }
        },
        "uut.uacia.my_rx.rx_busy_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:27"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 364 ],
            "LSR": [ 19 ],
            "Q": [ 343 ]
          }
        },
        "uut.uacia.my_rx.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 365 ],
            "C": [ 343 ],
            "D": [ 344 ],
            "Z": [ 364 ]
          }
        },
        "uut.uacia.my_rx.rx_dat_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 366 ],
            "CLK": [ 4 ],
            "DI": [ 367 ],
            "LSR": [ "0" ],
            "Q": [ 334 ]
          }
        },
        "uut.uacia.my_rx.rx_dat_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 366 ],
            "CLK": [ 4 ],
            "DI": [ 368 ],
            "LSR": [ "0" ],
            "Q": [ 319 ]
          }
        },
        "uut.uacia.my_rx.rx_dat_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 366 ],
            "CLK": [ 4 ],
            "DI": [ 369 ],
            "LSR": [ "0" ],
            "Q": [ 370 ]
          }
        },
        "uut.uacia.my_rx.rx_dat_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 366 ],
            "CLK": [ 4 ],
            "DI": [ 371 ],
            "LSR": [ "0" ],
            "Q": [ 372 ]
          }
        },
        "uut.uacia.my_rx.rx_dat_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 366 ],
            "CLK": [ 4 ],
            "DI": [ 373 ],
            "LSR": [ "0" ],
            "Q": [ 326 ]
          }
        },
        "uut.uacia.my_rx.rx_dat_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 366 ],
            "CLK": [ 4 ],
            "DI": [ 374 ],
            "LSR": [ "0" ],
            "Q": [ 329 ]
          }
        },
        "uut.uacia.my_rx.rx_dat_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 366 ],
            "CLK": [ 4 ],
            "DI": [ 375 ],
            "LSR": [ "0" ],
            "Q": [ 376 ]
          }
        },
        "uut.uacia.my_rx.rx_dat_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 366 ],
            "CLK": [ 4 ],
            "DI": [ 377 ],
            "LSR": [ "0" ],
            "Q": [ 378 ]
          }
        },
        "uut.uacia.my_rx.rx_err_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 284 ],
            "C": [ 370 ],
            "D": [ 379 ],
            "Z": [ 320 ]
          }
        },
        "uut.uacia.my_rx.rx_err_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 284 ],
            "C": [ 372 ],
            "D": [ 379 ],
            "Z": [ 322 ]
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 365 ],
            "CLK": [ 4 ],
            "DI": [ 380 ],
            "LSR": [ 19 ],
            "Q": [ 379 ]
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_CE_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 365 ],
            "D": [ 19 ],
            "Z": [ 366 ]
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 381 ],
            "D": [ 382 ],
            "Z": [ 365 ]
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 363 ],
            "D": [ 355 ],
            "Z": [ 381 ]
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 382 ],
            "D": [ 19 ],
            "Z": [ 383 ]
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 343 ],
            "D": [ 384 ],
            "Z": [ 382 ]
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 344 ],
            "D": [ 385 ],
            "Z": [ 380 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 386 ],
            "LSR": [ "0" ],
            "Q": [ 387 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 388 ],
            "LSR": [ "0" ],
            "Q": [ 389 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 390 ],
            "LSR": [ "0" ],
            "Q": [ 391 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 343 ],
            "C": [ 392 ],
            "D": [ 384 ],
            "Z": [ 390 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 393 ],
            "LSR": [ "0" ],
            "Q": [ 394 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 395 ],
            "D": [ 362 ],
            "Z": [ 393 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_11_DI_LUT4_Z_C_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 394 ],
            "A1": [ 391 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 396 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 395 ],
            "S1": [ 392 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 343 ],
            "C": [ 397 ],
            "D": [ 384 ],
            "Z": [ 388 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 398 ],
            "LSR": [ "0" ],
            "Q": [ 399 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 343 ],
            "C": [ 384 ],
            "D": [ 400 ],
            "Z": [ 398 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 401 ],
            "LSR": [ "0" ],
            "Q": [ 402 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 343 ],
            "C": [ 403 ],
            "D": [ 384 ],
            "Z": [ 401 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_3_DI_LUT4_Z_C_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 402 ],
            "A1": [ 399 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 404 ],
            "COUT": [ 405 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 403 ],
            "S1": [ 400 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 406 ],
            "LSR": [ "0" ],
            "Q": [ 407 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 408 ],
            "D": [ 362 ],
            "Z": [ 406 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 409 ],
            "LSR": [ "0" ],
            "Q": [ 410 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 411 ],
            "D": [ 362 ],
            "Z": [ 409 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_5_DI_LUT4_Z_C_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 410 ],
            "A1": [ 407 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 412 ],
            "COUT": [ 404 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 411 ],
            "S1": [ 408 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 413 ],
            "LSR": [ "0" ],
            "Q": [ 414 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 343 ],
            "C": [ 384 ],
            "D": [ 415 ],
            "Z": [ 413 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 416 ],
            "LSR": [ "0" ],
            "Q": [ 417 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 343 ],
            "C": [ 418 ],
            "D": [ 384 ],
            "Z": [ 416 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_7_DI_LUT4_Z_C_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 417 ],
            "A1": [ 414 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 419 ],
            "COUT": [ 412 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 418 ],
            "S1": [ 415 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 420 ],
            "LSR": [ "0" ],
            "Q": [ 421 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 343 ],
            "C": [ 384 ],
            "D": [ 422 ],
            "Z": [ 420 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 345 ],
            "CLK": [ 4 ],
            "DI": [ 423 ],
            "LSR": [ "0" ],
            "Q": [ 424 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 362 ],
            "D": [ 425 ],
            "Z": [ 423 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_9_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 343 ],
            "D": [ 384 ],
            "Z": [ 362 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_9_DI_LUT4_Z_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 424 ],
            "A1": [ 421 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 396 ],
            "COUT": [ 419 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 425 ],
            "S1": [ 422 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 343 ],
            "C": [ 384 ],
            "D": [ 426 ],
            "Z": [ 386 ]
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 389 ],
            "A1": [ 387 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 405 ],
            "COUT": [ 427 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 397 ],
            "S1": [ 426 ]
          }
        },
        "uut.uacia.my_rx.rx_sr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 383 ],
            "CLK": [ 4 ],
            "DI": [ 344 ],
            "LSR": [ "0" ],
            "Q": [ 367 ]
          }
        },
        "uut.uacia.my_rx.rx_sr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 383 ],
            "CLK": [ 4 ],
            "DI": [ 367 ],
            "LSR": [ "0" ],
            "Q": [ 368 ]
          }
        },
        "uut.uacia.my_rx.rx_sr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 383 ],
            "CLK": [ 4 ],
            "DI": [ 368 ],
            "LSR": [ "0" ],
            "Q": [ 369 ]
          }
        },
        "uut.uacia.my_rx.rx_sr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 383 ],
            "CLK": [ 4 ],
            "DI": [ 369 ],
            "LSR": [ "0" ],
            "Q": [ 371 ]
          }
        },
        "uut.uacia.my_rx.rx_sr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 383 ],
            "CLK": [ 4 ],
            "DI": [ 371 ],
            "LSR": [ "0" ],
            "Q": [ 373 ]
          }
        },
        "uut.uacia.my_rx.rx_sr_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 383 ],
            "CLK": [ 4 ],
            "DI": [ 373 ],
            "LSR": [ "0" ],
            "Q": [ 374 ]
          }
        },
        "uut.uacia.my_rx.rx_sr_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 383 ],
            "CLK": [ 4 ],
            "DI": [ 374 ],
            "LSR": [ "0" ],
            "Q": [ 375 ]
          }
        },
        "uut.uacia.my_rx.rx_sr_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 383 ],
            "CLK": [ 4 ],
            "DI": [ 375 ],
            "LSR": [ "0" ],
            "Q": [ 377 ]
          }
        },
        "uut.uacia.my_rx.rx_sr_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 383 ],
            "CLK": [ 4 ],
            "DI": [ 377 ],
            "LSR": [ "0" ],
            "Q": [ 385 ]
          }
        },
        "uut.uacia.my_rx.rx_stb_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 428 ],
            "C": [ 284 ],
            "D": [ 78 ],
            "Z": [ 429 ]
          }
        },
        "uut.uacia.my_rx.rx_stb_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 430 ],
            "CLK": [ 4 ],
            "DI": [ 343 ],
            "LSR": [ 19 ],
            "Q": [ 428 ]
          }
        },
        "uut.uacia.my_rx.rx_stb_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010111010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 343 ],
            "B": [ 384 ],
            "C": [ 381 ],
            "D": [ 380 ],
            "Z": [ 430 ]
          }
        },
        "uut.uacia.my_rx.rx_stb_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 431 ],
            "C": [ 432 ],
            "D": [ 433 ],
            "Z": [ 384 ]
          }
        },
        "uut.uacia.my_rx.rx_stb_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 402 ],
            "B": [ 399 ],
            "C": [ 389 ],
            "D": [ 387 ],
            "Z": [ 431 ]
          }
        },
        "uut.uacia.my_rx.rx_stb_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 417 ],
            "B": [ 414 ],
            "C": [ 410 ],
            "D": [ 407 ],
            "Z": [ 432 ]
          }
        },
        "uut.uacia.my_rx.rx_stb_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 394 ],
            "B": [ 391 ],
            "C": [ 424 ],
            "D": [ 421 ],
            "Z": [ 433 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 434 ],
            "CLK": [ 4 ],
            "DI": [ 435 ],
            "LSR": [ 19 ],
            "Q": [ 436 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 437 ],
            "CLK": [ 4 ],
            "DI": [ 438 ],
            "LSR": [ 19 ],
            "Q": [ 439 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_1_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 437 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 22 ],
            "B": [ 439 ],
            "C": [ 440 ],
            "D": [ 441 ],
            "Z": [ 438 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 442 ],
            "CLK": [ 4 ],
            "DI": [ 443 ],
            "LSR": [ 19 ],
            "Q": [ 441 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_2_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 442 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 22 ],
            "C": [ 440 ],
            "D": [ 441 ],
            "Z": [ 443 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 444 ],
            "CLK": [ 4 ],
            "DI": [ 445 ],
            "LSR": [ 19 ],
            "Q": [ 440 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_3_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 444 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 440 ],
            "D": [ 22 ],
            "Z": [ 445 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 434 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x1x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 22 ],
            "C": [ 436 ],
            "D": [ 446 ],
            "Z": [ 435 ]
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 440 ],
            "C": [ 441 ],
            "D": [ 439 ],
            "Z": [ 446 ]
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:27"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 447 ],
            "LSR": [ 19 ],
            "Q": [ 22 ]
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101110111011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 22 ],
            "B": [ 21 ],
            "C": [ 448 ],
            "D": [ 449 ],
            "Z": [ 447 ]
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 446 ],
            "D": [ 436 ],
            "Z": [ 448 ]
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 22 ],
            "D": [ 449 ],
            "Z": [ 20 ]
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 450 ],
            "C": [ 451 ],
            "D": [ 452 ],
            "Z": [ 449 ]
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 453 ],
            "B": [ 454 ],
            "C": [ 455 ],
            "D": [ 456 ],
            "Z": [ 450 ]
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 457 ],
            "B": [ 458 ],
            "C": [ 459 ],
            "D": [ 460 ],
            "Z": [ 451 ]
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 461 ],
            "B": [ 462 ],
            "C": [ 463 ],
            "D": [ 464 ],
            "Z": [ 452 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 465 ],
            "CLK": [ 4 ],
            "DI": [ 466 ],
            "LSR": [ 19 ],
            "Q": [ 456 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 467 ],
            "CLK": [ 4 ],
            "DI": [ 468 ],
            "LSR": [ 19 ],
            "Q": [ 455 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 469 ],
            "CLK": [ 4 ],
            "DI": [ 470 ],
            "LSR": [ 19 ],
            "Q": [ 462 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_10_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 469 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 471 ],
            "D": [ 20 ],
            "Z": [ 470 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 472 ],
            "CLK": [ 4 ],
            "DI": [ 473 ],
            "LSR": [ 19 ],
            "Q": [ 461 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_11_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 472 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 474 ],
            "D": [ 20 ],
            "Z": [ 473 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_11_DI_LUT4_Z_C_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 461 ],
            "A1": [ 462 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 475 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 474 ],
            "S1": [ 471 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_1_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 467 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 476 ],
            "D": [ 20 ],
            "Z": [ 468 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 477 ],
            "CLK": [ 4 ],
            "DI": [ 478 ],
            "LSR": [ 19 ],
            "Q": [ 454 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_2_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 477 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 479 ],
            "Z": [ 478 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 480 ],
            "CLK": [ 4 ],
            "DI": [ 481 ],
            "LSR": [ 19 ],
            "Q": [ 453 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_3_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 480 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 482 ],
            "D": [ 20 ],
            "Z": [ 481 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_3_DI_LUT4_Z_C_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 453 ],
            "A1": [ 454 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 483 ],
            "COUT": [ 484 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 482 ],
            "S1": [ 479 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 485 ],
            "CLK": [ 4 ],
            "DI": [ 486 ],
            "LSR": [ 19 ],
            "Q": [ 460 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_4_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 485 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 487 ],
            "D": [ 20 ],
            "Z": [ 486 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 488 ],
            "CLK": [ 4 ],
            "DI": [ 489 ],
            "LSR": [ 19 ],
            "Q": [ 459 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_5_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 488 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 490 ],
            "D": [ 20 ],
            "Z": [ 489 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_5_DI_LUT4_Z_C_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 459 ],
            "A1": [ 460 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 491 ],
            "COUT": [ 483 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 490 ],
            "S1": [ 487 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 492 ],
            "CLK": [ 4 ],
            "DI": [ 493 ],
            "LSR": [ 19 ],
            "Q": [ 458 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_6_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 492 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 494 ],
            "Z": [ 493 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 495 ],
            "CLK": [ 4 ],
            "DI": [ 496 ],
            "LSR": [ 19 ],
            "Q": [ 457 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_7_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 495 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 497 ],
            "D": [ 20 ],
            "Z": [ 496 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_7_DI_LUT4_Z_C_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 457 ],
            "A1": [ 458 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 498 ],
            "COUT": [ 491 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 497 ],
            "S1": [ 494 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 499 ],
            "CLK": [ 4 ],
            "DI": [ 500 ],
            "LSR": [ 19 ],
            "Q": [ 464 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_8_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 499 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 501 ],
            "Z": [ 500 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 502 ],
            "CLK": [ 4 ],
            "DI": [ 503 ],
            "LSR": [ 19 ],
            "Q": [ 463 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_9_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 502 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 504 ],
            "Z": [ 503 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_9_DI_LUT4_Z_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 463 ],
            "A1": [ 464 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 475 ],
            "COUT": [ 498 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 504 ],
            "S1": [ 501 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 465 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 505 ],
            "Z": [ 466 ]
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 455 ],
            "A1": [ 456 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 484 ],
            "COUT": [ 506 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 476 ],
            "S1": [ 505 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 507 ],
            "CLK": [ 4 ],
            "DI": [ 508 ],
            "LSR": [ 19 ],
            "Q": [ 509 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 510 ],
            "CLK": [ 4 ],
            "DI": [ 511 ],
            "LSR": [ 19 ],
            "Q": [ 512 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_1_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 510 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 22 ],
            "C": [ 206 ],
            "D": [ 509 ],
            "Z": [ 511 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 513 ],
            "CLK": [ 4 ],
            "DI": [ 514 ],
            "LSR": [ 19 ],
            "Q": [ 515 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_2_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 513 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 22 ],
            "C": [ 210 ],
            "D": [ 512 ],
            "Z": [ 514 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 516 ],
            "CLK": [ 4 ],
            "DI": [ 517 ],
            "LSR": [ 19 ],
            "Q": [ 518 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_3_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 516 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 22 ],
            "C": [ 196 ],
            "D": [ 515 ],
            "Z": [ 517 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 519 ],
            "CLK": [ 4 ],
            "DI": [ 520 ],
            "LSR": [ 19 ],
            "Q": [ 521 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_4_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 519 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 22 ],
            "C": [ 225 ],
            "D": [ 518 ],
            "Z": [ 520 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 4 ],
            "DI": [ 523 ],
            "LSR": [ 19 ],
            "Q": [ 524 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_5_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 522 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 22 ],
            "C": [ 233 ],
            "D": [ 521 ],
            "Z": [ 523 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 525 ],
            "CLK": [ 4 ],
            "DI": [ 526 ],
            "LSR": [ 19 ],
            "Q": [ 527 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_6_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 525 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 22 ],
            "C": [ 242 ],
            "D": [ 524 ],
            "Z": [ 526 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:22|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 528 ],
            "CLK": [ 4 ],
            "DI": [ 529 ],
            "LSR": [ 19 ],
            "Q": [ 23 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_7_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 528 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 22 ],
            "C": [ 252 ],
            "D": [ 527 ],
            "Z": [ 529 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 21 ],
            "D": [ 22 ],
            "Z": [ 507 ]
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 22 ],
            "D": [ 198 ],
            "Z": [ 508 ]
          }
        },
        "uut.uacia.prev_tx_busy_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 21 ],
            "C": [ 530 ],
            "D": [ 22 ],
            "Z": [ 531 ]
          }
        },
        "uut.uacia.prev_tx_busy_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:78|/usr/local/bin/../share/yosys/ecp5/cells_map.v:27"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 22 ],
            "LSR": [ 25 ],
            "Q": [ 530 ]
          }
        },
        "uut.uacia.receive_interrupt_enable_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 532 ],
            "C": [ 533 ],
            "D": [ 534 ],
            "Z": [ 263 ]
          }
        },
        "uut.uacia.receive_interrupt_enable_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:33|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 314 ],
            "CLK": [ 4 ],
            "DI": [ 198 ],
            "LSR": [ 25 ],
            "Q": [ 534 ]
          }
        },
        "uut.uacia.rs_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 535 ],
            "C": [ 536 ],
            "D": [ 537 ],
            "Z": [ 284 ]
          }
        },
        "uut.uacia.rs_LUT4_Z_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 79 ],
            "D": [ 535 ],
            "Z": [ 21 ]
          }
        },
        "uut.uacia.rs_LUT4_Z_B_LUT4_D_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 79 ],
            "D": [ 284 ],
            "Z": [ 314 ]
          }
        },
        "uut.uacia.rs_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 538 ],
            "C": [ 89 ],
            "D": [ 256 ],
            "Z": [ 535 ]
          }
        },
        "uut.uacia.rs_LUT4_Z_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 143 ],
            "B": [ 62 ],
            "C": [ 539 ],
            "D": [ 68 ],
            "Z": [ 538 ]
          }
        },
        "uut.uacia.rs_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 163 ],
            "D": [ 60 ],
            "Z": [ 536 ]
          }
        },
        "uut.uacia.rs_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 50 ],
            "D": [ 251 ],
            "Z": [ 537 ]
          }
        },
        "uut.uacia.rxf_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 284 ],
            "C": [ 378 ],
            "D": [ 533 ],
            "Z": [ 332 ]
          }
        },
        "uut.uacia.rxf_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:99|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 429 ],
            "CLK": [ 4 ],
            "DI": [ 428 ],
            "LSR": [ 25 ],
            "Q": [ 533 ]
          }
        },
        "uut.uacia.tx_start_control_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:33|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 314 ],
            "CLK": [ 4 ],
            "DI": [ 206 ],
            "LSR": [ 25 ],
            "Q": [ 540 ]
          }
        },
        "uut.uacia.tx_start_control_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:33|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 314 ],
            "CLK": [ 4 ],
            "DI": [ 210 ],
            "LSR": [ 25 ],
            "Q": [ 541 ]
          }
        },
        "uut.uacia.txe_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 541 ],
            "C": [ 542 ],
            "D": [ 540 ],
            "Z": [ 532 ]
          }
        },
        "uut.uacia.txe_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 284 ],
            "C": [ 376 ],
            "D": [ 542 ],
            "Z": [ 330 ]
          }
        },
        "uut.uacia.txe_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:78|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 531 ],
            "CLK": [ 4 ],
            "DI": [ 21 ],
            "LSR": [ 25 ],
            "Q": [ 542 ]
          }
        },
        "uut.ucpu.ABH_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 73 ],
            "LSR": [ "0" ],
            "Q": [ 105 ]
          }
        },
        "uut.ucpu.ABH_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 72 ],
            "LSR": [ "0" ],
            "Q": [ 80 ]
          }
        },
        "uut.ucpu.ABH_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 76 ],
            "LSR": [ "0" ],
            "Q": [ 97 ]
          }
        },
        "uut.ucpu.ABH_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 77 ],
            "LSR": [ "0" ],
            "Q": [ 91 ]
          }
        },
        "uut.ucpu.ABH_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 126 ],
            "LSR": [ "0" ],
            "Q": [ 128 ]
          }
        },
        "uut.ucpu.ABH_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 131 ],
            "LSR": [ "0" ],
            "Q": [ 544 ]
          }
        },
        "uut.ucpu.ABH_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 135 ],
            "LSR": [ "0" ],
            "Q": [ 137 ]
          }
        },
        "uut.ucpu.ABH_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 141 ],
            "LSR": [ "0" ],
            "Q": [ 164 ]
          }
        },
        "uut.ucpu.ABL_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 167 ],
            "LSR": [ "0" ],
            "Q": [ 170 ]
          }
        },
        "uut.ucpu.ABL_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 52 ],
            "LSR": [ "0" ],
            "Q": [ 183 ]
          }
        },
        "uut.ucpu.ABL_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 173 ],
            "LSR": [ "0" ],
            "Q": [ 176 ]
          }
        },
        "uut.ucpu.ABL_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 179 ],
            "LSR": [ "0" ],
            "Q": [ 182 ]
          }
        },
        "uut.ucpu.ABL_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 56 ],
            "LSR": [ "0" ],
            "Q": [ 112 ]
          }
        },
        "uut.ucpu.ABL_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 61 ],
            "LSR": [ "0" ],
            "Q": [ 67 ]
          }
        },
        "uut.ucpu.ABL_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 119 ],
            "LSR": [ "0" ],
            "Q": [ 120 ]
          }
        },
        "uut.ucpu.ABL_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:413|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 4 ],
            "DI": [ 284 ],
            "LSR": [ "0" ],
            "Q": [ 539 ]
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:22"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 545 ],
            "LSR": [ 546 ],
            "Q": [ 547 ]
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 548 ],
            "B": [ 549 ],
            "C": [ 200 ],
            "D": [ 199 ],
            "Z": [ 545 ]
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 550 ],
            "C": [ 551 ],
            "D": [ 111 ],
            "Z": [ 548 ]
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 104 ],
            "B": [ 552 ],
            "C": [ 105 ],
            "D": [ 107 ],
            "Z": [ 550 ]
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 553 ],
            "D": [ 554 ],
            "Z": [ 546 ]
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_LSR_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 552 ],
            "B": [ 551 ],
            "C": [ 555 ],
            "D": [ 107 ],
            "Z": [ 554 ]
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_LSR_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 556 ],
            "D": [ 108 ],
            "Z": [ 552 ]
          }
        },
        "uut.ucpu.ALU.BI7_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 557 ],
            "B": [ 547 ],
            "C": [ 558 ],
            "D": [ 294 ],
            "Z": [ 559 ]
          }
        },
        "uut.ucpu.ALU.BI7_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 560 ],
            "LSR": [ "0" ],
            "Q": [ 557 ]
          }
        },
        "uut.ucpu.ALU.CO_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 561 ],
            "LSR": [ "0" ],
            "Q": [ 294 ]
          }
        },
        "uut.ucpu.ALU.CO_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101010101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 562 ],
            "B": [ 563 ],
            "C": [ 564 ],
            "D": [ 555 ],
            "Z": [ 561 ]
          }
        },
        "uut.ucpu.ALU.CO_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 565 ],
            "C": [ 566 ],
            "D": [ 567 ],
            "Z": [ 564 ]
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 568 ],
            "C": [ 569 ],
            "D": [ 563 ],
            "Z": [ 570 ]
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 568 ],
            "C": [ 569 ],
            "D": [ 563 ],
            "Z": [ 571 ]
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100011001101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 570 ],
            "B": [ 571 ],
            "C": [ 122 ],
            "D": [ 63 ],
            "Z": [ 572 ]
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_A_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111000010100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 573 ],
            "B": [ 572 ],
            "C": [ 114 ],
            "D": [ 113 ],
            "Z": [ 574 ]
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 122 ],
            "C": [ 570 ],
            "D": [ 571 ],
            "Z": [ 575 ]
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 573 ],
            "C": [ 121 ],
            "D": [ 575 ],
            "Z": [ 576 ]
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011010011100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 122 ],
            "B": [ 63 ],
            "C": [ 571 ],
            "D": [ 570 ],
            "Z": [ 577 ]
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_D_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 573 ],
            "C": [ 59 ],
            "D": [ 577 ],
            "Z": [ 578 ]
          }
        },
        "uut.ucpu.ALU.HC_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 579 ],
            "LSR": [ "0" ],
            "Q": [ 569 ]
          }
        },
        "uut.ucpu.ALU.N_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011100010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 580 ],
            "B": [ 109 ],
            "C": [ 558 ],
            "D": [ 581 ],
            "Z": [ 582 ]
          }
        },
        "uut.ucpu.ALU.N_LUT4_C_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111001001110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 583 ],
            "B": [ 104 ],
            "C": [ 584 ],
            "D": [ 111 ],
            "Z": [ 580 ]
          }
        },
        "uut.ucpu.ALU.N_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 565 ],
            "LSR": [ "0" ],
            "Q": [ 558 ]
          }
        },
        "uut.ucpu.ALU.OUT_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 565 ],
            "LSR": [ "0" ],
            "Q": [ 111 ]
          }
        },
        "uut.ucpu.ALU.OUT_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 567 ],
            "LSR": [ "0" ],
            "Q": [ 82 ]
          }
        },
        "uut.ucpu.ALU.OUT_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 566 ],
            "LSR": [ "0" ],
            "Q": [ 99 ]
          }
        },
        "uut.ucpu.ALU.OUT_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 585 ],
            "LSR": [ "0" ],
            "Q": [ 93 ]
          }
        },
        "uut.ucpu.ALU.OUT_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 586 ],
            "LSR": [ "0" ],
            "Q": [ 114 ]
          }
        },
        "uut.ucpu.ALU.OUT_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 587 ],
            "LSR": [ "0" ],
            "Q": [ 63 ]
          }
        },
        "uut.ucpu.ALU.OUT_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 588 ],
            "LSR": [ "0" ],
            "Q": [ 122 ]
          }
        },
        "uut.ucpu.ALU.OUT_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 589 ],
            "LSR": [ "0" ],
            "Q": [ 143 ]
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 591 ],
            "C": [ 592 ],
            "D": [ 593 ],
            "Z": [ 594 ]
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 595 ],
            "B": [ 596 ],
            "C": [ 597 ],
            "D": [ 598 ],
            "Z": [ 590 ]
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 599 ],
            "B": [ 600 ],
            "C": [ 162 ],
            "D": [ 601 ],
            "Z": [ 595 ]
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_A_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 599 ],
            "C": [ 602 ],
            "D": [ 603 ],
            "Z": [ 604 ]
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 160 ],
            "D": [ 605 ],
            "Z": [ 599 ]
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 600 ],
            "C": [ 162 ],
            "D": [ 157 ],
            "Z": [ 606 ]
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 606 ],
            "B": [ 158 ],
            "C": [ 159 ],
            "D": [ 160 ],
            "Z": [ 551 ]
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 154 ],
            "D": [ 607 ],
            "Z": [ 600 ]
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001001110010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 148 ],
            "B": [ 608 ],
            "C": [ 609 ],
            "D": [ 157 ],
            "Z": [ 596 ]
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 294 ],
            "C": [ 610 ],
            "D": [ 107 ],
            "Z": [ 598 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 592 ],
            "B": [ 593 ],
            "C": [ 611 ],
            "D": [ 612 ],
            "Z": [ 560 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 592 ],
            "B": [ 593 ],
            "C": [ 613 ],
            "D": [ 614 ],
            "Z": [ 615 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 616 ],
            "C": [ 604 ],
            "D": [ 84 ],
            "Z": [ 613 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 184 ],
            "D": [ 556 ],
            "Z": [ 616 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 592 ],
            "B": [ 593 ],
            "C": [ 617 ],
            "D": [ 618 ],
            "Z": [ 619 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 620 ],
            "C": [ 604 ],
            "D": [ 98 ],
            "Z": [ 617 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 174 ],
            "D": [ 556 ],
            "Z": [ 620 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 592 ],
            "B": [ 593 ],
            "C": [ 621 ],
            "D": [ 622 ],
            "Z": [ 623 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_3_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 624 ],
            "C": [ 604 ],
            "D": [ 92 ],
            "Z": [ 621 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 180 ],
            "D": [ 556 ],
            "Z": [ 624 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 592 ],
            "B": [ 593 ],
            "C": [ 625 ],
            "D": [ 626 ],
            "Z": [ 627 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_4_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 628 ],
            "C": [ 604 ],
            "D": [ 113 ],
            "Z": [ 625 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 115 ],
            "D": [ 556 ],
            "Z": [ 628 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 592 ],
            "B": [ 593 ],
            "C": [ 629 ],
            "D": [ 630 ],
            "Z": [ 631 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_5_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 632 ],
            "C": [ 604 ],
            "D": [ 59 ],
            "Z": [ 629 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 64 ],
            "D": [ 556 ],
            "Z": [ 632 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 592 ],
            "B": [ 593 ],
            "C": [ 633 ],
            "D": [ 634 ],
            "Z": [ 635 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_6_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 636 ],
            "C": [ 604 ],
            "D": [ 121 ],
            "Z": [ 633 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 123 ],
            "D": [ 556 ],
            "Z": [ 636 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 592 ],
            "B": [ 593 ],
            "C": [ 637 ],
            "D": [ 638 ],
            "Z": [ 639 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_7_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 640 ],
            "C": [ 604 ],
            "D": [ 163 ],
            "Z": [ 637 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 256 ],
            "D": [ 556 ],
            "Z": [ 640 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 641 ],
            "C": [ 604 ],
            "D": [ 104 ],
            "Z": [ 611 ]
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 168 ],
            "D": [ 556 ],
            "Z": [ 641 ]
          }
        },
        "uut.ucpu.ALU.temp_HC_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101010101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 642 ],
            "B": [ 563 ],
            "C": [ 643 ],
            "D": [ 555 ],
            "Z": [ 579 ]
          }
        },
        "uut.ucpu.ALU.temp_HC_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 586 ],
            "C": [ 588 ],
            "D": [ 587 ],
            "Z": [ 643 ]
          }
        },
        "uut.ucpu.ALU.temp_h_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:91|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 644 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 645 ],
            "COUT": [ 646 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 562 ],
            "S1": [ 647 ]
          }
        },
        "uut.ucpu.ALU.temp_h_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:91|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 615 ],
            "A1": [ 560 ],
            "B0": [ 614 ],
            "B1": [ 612 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 648 ],
            "COUT": [ 645 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 567 ],
            "S1": [ 565 ]
          }
        },
        "uut.ucpu.ALU.temp_h_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:91|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 623 ],
            "A1": [ 619 ],
            "B0": [ 622 ],
            "B1": [ 618 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 579 ],
            "COUT": [ 648 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 585 ],
            "S1": [ 566 ]
          }
        },
        "uut.ucpu.ALU.temp_l_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:90|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 649 ],
            "COUT": [ 650 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 642 ],
            "S1": [ 651 ]
          }
        },
        "uut.ucpu.ALU.temp_l_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:90|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 631 ],
            "A1": [ 627 ],
            "B0": [ 630 ],
            "B1": [ 626 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 652 ],
            "COUT": [ 649 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 587 ],
            "S1": [ 586 ]
          }
        },
        "uut.ucpu.ALU.temp_l_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:90|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 639 ],
            "A1": [ 635 ],
            "B0": [ 638 ],
            "B1": [ 634 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 594 ],
            "COUT": [ 652 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 589 ],
            "S1": [ 588 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x1x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 591 ],
            "C": [ 653 ],
            "D": [ 590 ],
            "Z": [ 612 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 591 ],
            "C": [ 545 ],
            "D": [ 654 ],
            "Z": [ 614 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 655 ],
            "B": [ 656 ],
            "C": [ 657 ],
            "D": [ 658 ],
            "Z": [ 654 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 659 ],
            "C": [ 604 ],
            "D": [ 84 ],
            "Z": [ 655 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_1_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 604 ],
            "D": [ 84 ],
            "Z": [ 657 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x1x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 591 ],
            "C": [ 661 ],
            "D": [ 656 ],
            "Z": [ 618 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 662 ],
            "B": [ 663 ],
            "C": [ 664 ],
            "D": [ 658 ],
            "Z": [ 661 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 659 ],
            "C": [ 604 ],
            "D": [ 98 ],
            "Z": [ 662 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 604 ],
            "D": [ 98 ],
            "Z": [ 664 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 665 ],
            "B": [ 549 ],
            "C": [ 185 ],
            "D": [ 186 ],
            "Z": [ 656 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 666 ],
            "C": [ 551 ],
            "D": [ 82 ],
            "Z": [ 665 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_D_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 84 ],
            "B": [ 552 ],
            "C": [ 80 ],
            "D": [ 107 ],
            "Z": [ 666 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x1x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 591 ],
            "C": [ 667 ],
            "D": [ 663 ],
            "Z": [ 622 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 668 ],
            "B": [ 669 ],
            "C": [ 670 ],
            "D": [ 658 ],
            "Z": [ 667 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 659 ],
            "C": [ 604 ],
            "D": [ 92 ],
            "Z": [ 668 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 604 ],
            "D": [ 92 ],
            "Z": [ 670 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 671 ],
            "B": [ 549 ],
            "C": [ 217 ],
            "D": [ 218 ],
            "Z": [ 663 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 672 ],
            "C": [ 551 ],
            "D": [ 99 ],
            "Z": [ 671 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_D_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 552 ],
            "C": [ 97 ],
            "D": [ 107 ],
            "Z": [ 672 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x1x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 591 ],
            "C": [ 673 ],
            "D": [ 669 ],
            "Z": [ 626 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 674 ],
            "B": [ 675 ],
            "C": [ 676 ],
            "D": [ 658 ],
            "Z": [ 673 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 659 ],
            "C": [ 604 ],
            "D": [ 113 ],
            "Z": [ 674 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 604 ],
            "D": [ 113 ],
            "Z": [ 676 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 677 ],
            "B": [ 549 ],
            "C": [ 266 ],
            "D": [ 267 ],
            "Z": [ 669 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 678 ],
            "C": [ 551 ],
            "D": [ 93 ],
            "Z": [ 677 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_D_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 92 ],
            "B": [ 552 ],
            "C": [ 91 ],
            "D": [ 107 ],
            "Z": [ 678 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x1x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 591 ],
            "C": [ 679 ],
            "D": [ 675 ],
            "Z": [ 630 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 680 ],
            "B": [ 681 ],
            "C": [ 682 ],
            "D": [ 658 ],
            "Z": [ 679 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 659 ],
            "C": [ 604 ],
            "D": [ 59 ],
            "Z": [ 680 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 604 ],
            "D": [ 59 ],
            "Z": [ 682 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 683 ],
            "B": [ 549 ],
            "C": [ 226 ],
            "D": [ 227 ],
            "Z": [ 675 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 684 ],
            "C": [ 551 ],
            "D": [ 114 ],
            "Z": [ 683 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_D_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 552 ],
            "C": [ 128 ],
            "D": [ 107 ],
            "Z": [ 684 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x1x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 591 ],
            "C": [ 685 ],
            "D": [ 681 ],
            "Z": [ 634 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 686 ],
            "B": [ 687 ],
            "C": [ 688 ],
            "D": [ 658 ],
            "Z": [ 685 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 659 ],
            "C": [ 604 ],
            "D": [ 121 ],
            "Z": [ 686 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 604 ],
            "D": [ 121 ],
            "Z": [ 688 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 689 ],
            "B": [ 549 ],
            "C": [ 235 ],
            "D": [ 236 ],
            "Z": [ 681 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 690 ],
            "C": [ 551 ],
            "D": [ 63 ],
            "Z": [ 689 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_D_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 552 ],
            "C": [ 544 ],
            "D": [ 107 ],
            "Z": [ 690 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x1x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 591 ],
            "C": [ 691 ],
            "D": [ 687 ],
            "Z": [ 638 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110010101101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 692 ],
            "B": [ 693 ],
            "C": [ 694 ],
            "D": [ 658 ],
            "Z": [ 691 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 659 ],
            "C": [ 604 ],
            "D": [ 163 ],
            "Z": [ 692 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 604 ],
            "D": [ 163 ],
            "Z": [ 693 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 695 ],
            "B": [ 549 ],
            "C": [ 244 ],
            "D": [ 245 ],
            "Z": [ 687 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 696 ],
            "C": [ 551 ],
            "D": [ 122 ],
            "Z": [ 695 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_D_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 121 ],
            "B": [ 552 ],
            "C": [ 137 ],
            "D": [ 107 ],
            "Z": [ 696 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 694 ],
            "Z": [ 644 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_8_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 697 ],
            "B": [ 549 ],
            "C": [ 258 ],
            "D": [ 257 ],
            "Z": [ 694 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_8_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 698 ],
            "C": [ 551 ],
            "D": [ 143 ],
            "Z": [ 697 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_8_D_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 163 ],
            "B": [ 552 ],
            "C": [ 164 ],
            "D": [ 107 ],
            "Z": [ 698 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011100110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 545 ],
            "B": [ 699 ],
            "C": [ 700 ],
            "D": [ 658 ],
            "Z": [ 653 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 659 ],
            "C": [ 604 ],
            "D": [ 104 ],
            "Z": [ 699 ]
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 604 ],
            "D": [ 104 ],
            "Z": [ 700 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 701 ],
            "CLK": [ 4 ],
            "DI": [ 702 ],
            "LSR": [ "0" ],
            "Q": [ 203 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 701 ],
            "CLK": [ 4 ],
            "DI": [ 703 ],
            "LSR": [ "0" ],
            "Q": [ 191 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111000010100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 573 ],
            "B": [ 704 ],
            "C": [ 705 ],
            "D": [ 84 ],
            "Z": [ 703 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 568 ],
            "B": [ 99 ],
            "C": [ 294 ],
            "D": [ 563 ],
            "Z": [ 704 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 82 ],
            "D": [ 706 ],
            "Z": [ 705 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 701 ],
            "CLK": [ 4 ],
            "DI": [ 707 ],
            "LSR": [ "0" ],
            "Q": [ 221 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 573 ],
            "C": [ 98 ],
            "D": [ 708 ],
            "Z": [ 707 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 99 ],
            "B": [ 294 ],
            "C": [ 563 ],
            "D": [ 568 ],
            "Z": [ 708 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 701 ],
            "CLK": [ 4 ],
            "DI": [ 709 ],
            "LSR": [ "0" ],
            "Q": [ 270 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 573 ],
            "C": [ 92 ],
            "D": [ 93 ],
            "Z": [ 709 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 701 ],
            "CLK": [ 4 ],
            "DI": [ 574 ],
            "LSR": [ "0" ],
            "Q": [ 230 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 701 ],
            "CLK": [ 4 ],
            "DI": [ 578 ],
            "LSR": [ "0" ],
            "Q": [ 239 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 701 ],
            "CLK": [ 4 ],
            "DI": [ 576 ],
            "LSR": [ "0" ],
            "Q": [ 248 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 701 ],
            "CLK": [ 4 ],
            "DI": [ 710 ],
            "LSR": [ "0" ],
            "Q": [ 261 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 573 ],
            "C": [ 163 ],
            "D": [ 143 ],
            "Z": [ 710 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 573 ],
            "C": [ 104 ],
            "D": [ 711 ],
            "Z": [ 702 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011001101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 712 ],
            "B": [ 82 ],
            "C": [ 704 ],
            "D": [ 706 ],
            "Z": [ 711 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101011001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 568 ],
            "C": [ 294 ],
            "D": [ 563 ],
            "Z": [ 712 ]
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 568 ],
            "C": [ 294 ],
            "D": [ 563 ],
            "Z": [ 706 ]
          }
        },
        "uut.ucpu.AXYS[1]_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLK": [ 4 ],
            "DI": [ 702 ],
            "LSR": [ "0" ],
            "Q": [ 202 ]
          }
        },
        "uut.ucpu.AXYS[1]_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLK": [ 4 ],
            "DI": [ 703 ],
            "LSR": [ "0" ],
            "Q": [ 189 ]
          }
        },
        "uut.ucpu.AXYS[1]_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLK": [ 4 ],
            "DI": [ 707 ],
            "LSR": [ "0" ],
            "Q": [ 222 ]
          }
        },
        "uut.ucpu.AXYS[1]_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLK": [ 4 ],
            "DI": [ 709 ],
            "LSR": [ "0" ],
            "Q": [ 271 ]
          }
        },
        "uut.ucpu.AXYS[1]_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLK": [ 4 ],
            "DI": [ 574 ],
            "LSR": [ "0" ],
            "Q": [ 231 ]
          }
        },
        "uut.ucpu.AXYS[1]_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLK": [ 4 ],
            "DI": [ 578 ],
            "LSR": [ "0" ],
            "Q": [ 240 ]
          }
        },
        "uut.ucpu.AXYS[1]_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLK": [ 4 ],
            "DI": [ 576 ],
            "LSR": [ "0" ],
            "Q": [ 246 ]
          }
        },
        "uut.ucpu.AXYS[1]_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 713 ],
            "CLK": [ 4 ],
            "DI": [ 710 ],
            "LSR": [ "0" ],
            "Q": [ 260 ]
          }
        },
        "uut.ucpu.AXYS[2]_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 714 ],
            "CLK": [ 4 ],
            "DI": [ 702 ],
            "LSR": [ "0" ],
            "Q": [ 201 ]
          }
        },
        "uut.ucpu.AXYS[2]_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 714 ],
            "CLK": [ 4 ],
            "DI": [ 703 ],
            "LSR": [ "0" ],
            "Q": [ 192 ]
          }
        },
        "uut.ucpu.AXYS[2]_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 714 ],
            "CLK": [ 4 ],
            "DI": [ 707 ],
            "LSR": [ "0" ],
            "Q": [ 219 ]
          }
        },
        "uut.ucpu.AXYS[2]_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 714 ],
            "CLK": [ 4 ],
            "DI": [ 709 ],
            "LSR": [ "0" ],
            "Q": [ 268 ]
          }
        },
        "uut.ucpu.AXYS[2]_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 714 ],
            "CLK": [ 4 ],
            "DI": [ 574 ],
            "LSR": [ "0" ],
            "Q": [ 228 ]
          }
        },
        "uut.ucpu.AXYS[2]_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 714 ],
            "CLK": [ 4 ],
            "DI": [ 578 ],
            "LSR": [ "0" ],
            "Q": [ 237 ]
          }
        },
        "uut.ucpu.AXYS[2]_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 714 ],
            "CLK": [ 4 ],
            "DI": [ 576 ],
            "LSR": [ "0" ],
            "Q": [ 249 ]
          }
        },
        "uut.ucpu.AXYS[2]_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 714 ],
            "CLK": [ 4 ],
            "DI": [ 710 ],
            "LSR": [ "0" ],
            "Q": [ 259 ]
          }
        },
        "uut.ucpu.AXYS[3]_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 715 ],
            "CLK": [ 4 ],
            "DI": [ 702 ],
            "LSR": [ "0" ],
            "Q": [ 204 ]
          }
        },
        "uut.ucpu.AXYS[3]_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 715 ],
            "CLK": [ 4 ],
            "DI": [ 703 ],
            "LSR": [ "0" ],
            "Q": [ 190 ]
          }
        },
        "uut.ucpu.AXYS[3]_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 715 ],
            "CLK": [ 4 ],
            "DI": [ 707 ],
            "LSR": [ "0" ],
            "Q": [ 220 ]
          }
        },
        "uut.ucpu.AXYS[3]_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 715 ],
            "CLK": [ 4 ],
            "DI": [ 709 ],
            "LSR": [ "0" ],
            "Q": [ 269 ]
          }
        },
        "uut.ucpu.AXYS[3]_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 715 ],
            "CLK": [ 4 ],
            "DI": [ 574 ],
            "LSR": [ "0" ],
            "Q": [ 229 ]
          }
        },
        "uut.ucpu.AXYS[3]_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 715 ],
            "CLK": [ 4 ],
            "DI": [ 578 ],
            "LSR": [ "0" ],
            "Q": [ 238 ]
          }
        },
        "uut.ucpu.AXYS[3]_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 715 ],
            "CLK": [ 4 ],
            "DI": [ 576 ],
            "LSR": [ "0" ],
            "Q": [ 247 ]
          }
        },
        "uut.ucpu.AXYS[3]_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 715 ],
            "CLK": [ 4 ],
            "DI": [ 710 ],
            "LSR": [ "0" ],
            "Q": [ 262 ]
          }
        },
        "uut.ucpu.C_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:744|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 716 ],
            "CLK": [ 4 ],
            "DI": [ 717 ],
            "LSR": [ "0" ],
            "Q": [ 254 ]
          }
        },
        "uut.ucpu.C_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 718 ],
            "C": [ 719 ],
            "D": [ 109 ],
            "Z": [ 716 ]
          }
        },
        "uut.ucpu.C_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 162 ],
            "C": [ 163 ],
            "D": [ 720 ],
            "Z": [ 717 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 721 ],
            "D": [ 722 ],
            "Z": [ 121 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 723 ],
            "D": [ 724 ],
            "Z": [ 113 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 307 ],
            "B": [ 725 ],
            "C": [ 325 ],
            "D": [ 726 ],
            "Z": [ 723 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 288 ],
            "B": [ 727 ],
            "C": [ 728 ],
            "D": [ 275 ],
            "Z": [ 724 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 729 ],
            "D": [ 730 ],
            "Z": [ 163 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 304 ],
            "B": [ 725 ],
            "C": [ 333 ],
            "D": [ 726 ],
            "Z": [ 729 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 285 ],
            "B": [ 727 ],
            "C": [ 728 ],
            "D": [ 278 ],
            "Z": [ 730 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 731 ],
            "D": [ 732 ],
            "Z": [ 92 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_3_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 308 ],
            "B": [ 725 ],
            "C": [ 323 ],
            "D": [ 726 ],
            "Z": [ 731 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_3_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 300 ],
            "B": [ 727 ],
            "C": [ 728 ],
            "D": [ 274 ],
            "Z": [ 732 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 733 ],
            "D": [ 734 ],
            "Z": [ 98 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_4_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 309 ],
            "B": [ 725 ],
            "C": [ 321 ],
            "D": [ 726 ],
            "Z": [ 733 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_4_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 301 ],
            "B": [ 727 ],
            "C": [ 728 ],
            "D": [ 273 ],
            "Z": [ 734 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 735 ],
            "D": [ 736 ],
            "Z": [ 84 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_5_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 310 ],
            "B": [ 725 ],
            "C": [ 318 ],
            "D": [ 726 ],
            "Z": [ 735 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_5_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 302 ],
            "B": [ 727 ],
            "C": [ 728 ],
            "D": [ 272 ],
            "Z": [ 736 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 737 ],
            "C": [ 316 ],
            "D": [ 726 ],
            "Z": [ 104 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_6_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 303 ],
            "B": [ 727 ],
            "C": [ 725 ],
            "D": [ 311 ],
            "Z": [ 737 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_6_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 282 ],
            "B": [ 283 ],
            "C": [ 280 ],
            "D": [ 281 ],
            "Z": [ 726 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 738 ],
            "D": [ 739 ],
            "Z": [ 59 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_7_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 306 ],
            "B": [ 725 ],
            "C": [ 328 ],
            "D": [ 726 ],
            "Z": [ 738 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_7_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 287 ],
            "B": [ 727 ],
            "C": [ 728 ],
            "D": [ 276 ],
            "Z": [ 739 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 305 ],
            "B": [ 725 ],
            "C": [ 331 ],
            "D": [ 726 ],
            "Z": [ 721 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 281 ],
            "B": [ 280 ],
            "C": [ 282 ],
            "D": [ 283 ],
            "Z": [ 725 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 286 ],
            "B": [ 727 ],
            "C": [ 728 ],
            "D": [ 277 ],
            "Z": [ 722 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 283 ],
            "B": [ 280 ],
            "C": [ 281 ],
            "D": [ 282 ],
            "Z": [ 727 ]
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 283 ],
            "B": [ 280 ],
            "C": [ 281 ],
            "D": [ 282 ],
            "Z": [ 728 ]
          }
        },
        "uut.ucpu.D_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 740 ],
            "B": [ 212 ],
            "C": [ 208 ],
            "D": [ 114 ],
            "Z": [ 223 ]
          }
        },
        "uut.ucpu.D_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 740 ],
            "C": [ 741 ],
            "D": [ 742 ],
            "Z": [ 743 ]
          }
        },
        "uut.ucpu.D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 740 ],
            "D": [ 744 ],
            "Z": [ 745 ]
          }
        },
        "uut.ucpu.D_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:807|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 746 ],
            "CLK": [ 4 ],
            "DI": [ 747 ],
            "LSR": [ "0" ],
            "Q": [ 740 ]
          }
        },
        "uut.ucpu.D_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x1x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 583 ],
            "C": [ 162 ],
            "D": [ 748 ],
            "Z": [ 746 ]
          }
        },
        "uut.ucpu.D_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 162 ],
            "C": [ 113 ],
            "D": [ 749 ],
            "Z": [ 747 ]
          }
        },
        "uut.ucpu.IRHOLD_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:839|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 750 ],
            "CLK": [ 4 ],
            "DI": [ 104 ],
            "LSR": [ "0" ],
            "Q": [ 751 ]
          }
        },
        "uut.ucpu.IRHOLD_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:839|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 750 ],
            "CLK": [ 4 ],
            "DI": [ 84 ],
            "LSR": [ "0" ],
            "Q": [ 752 ]
          }
        },
        "uut.ucpu.IRHOLD_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:839|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 750 ],
            "CLK": [ 4 ],
            "DI": [ 98 ],
            "LSR": [ "0" ],
            "Q": [ 753 ]
          }
        },
        "uut.ucpu.IRHOLD_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:839|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 750 ],
            "CLK": [ 4 ],
            "DI": [ 92 ],
            "LSR": [ "0" ],
            "Q": [ 754 ]
          }
        },
        "uut.ucpu.IRHOLD_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:839|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 750 ],
            "CLK": [ 4 ],
            "DI": [ 113 ],
            "LSR": [ "0" ],
            "Q": [ 755 ]
          }
        },
        "uut.ucpu.IRHOLD_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:839|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 750 ],
            "CLK": [ 4 ],
            "DI": [ 59 ],
            "LSR": [ "0" ],
            "Q": [ 756 ]
          }
        },
        "uut.ucpu.IRHOLD_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:839|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 750 ],
            "CLK": [ 4 ],
            "DI": [ 121 ],
            "LSR": [ "0" ],
            "Q": [ 757 ]
          }
        },
        "uut.ucpu.IRHOLD_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:839|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 750 ],
            "CLK": [ 4 ],
            "DI": [ 163 ],
            "LSR": [ "0" ],
            "Q": [ 758 ]
          }
        },
        "uut.ucpu.IRHOLD_valid_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 760 ],
            "C": [ 121 ],
            "D": [ 757 ],
            "Z": [ 761 ]
          }
        },
        "uut.ucpu.IRHOLD_valid_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 760 ],
            "C": [ 163 ],
            "D": [ 758 ],
            "Z": [ 762 ]
          }
        },
        "uut.ucpu.IRHOLD_valid_LUT4_A_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 760 ],
            "C": [ 104 ],
            "D": [ 751 ],
            "Z": [ 742 ]
          }
        },
        "uut.ucpu.IRHOLD_valid_LUT4_A_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 760 ],
            "C": [ 113 ],
            "D": [ 755 ],
            "Z": [ 763 ]
          }
        },
        "uut.ucpu.IRHOLD_valid_LUT4_A_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 760 ],
            "C": [ 59 ],
            "D": [ 756 ],
            "Z": [ 764 ]
          }
        },
        "uut.ucpu.IRHOLD_valid_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 759 ],
            "C": [ 98 ],
            "D": [ 753 ],
            "Z": [ 765 ]
          }
        },
        "uut.ucpu.IRHOLD_valid_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:839|/usr/local/bin/../share/yosys/ecp5/cells_map.v:47"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 766 ],
            "CLK": [ 4 ],
            "DI": [ 767 ],
            "LSR": [ 25 ],
            "Q": [ 759 ]
          }
        },
        "uut.ucpu.IRHOLD_valid_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 583 ],
            "D": [ 767 ],
            "Z": [ 766 ]
          }
        },
        "uut.ucpu.I_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 768 ],
            "B": [ 263 ],
            "C": [ 759 ],
            "D": [ 754 ],
            "Z": [ 769 ]
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 769 ],
            "B": [ 583 ],
            "C": [ 92 ],
            "D": [ 759 ],
            "Z": [ 770 ]
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_A_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 600 ],
            "B": [ 764 ],
            "C": [ 770 ],
            "D": [ 763 ],
            "Z": [ 771 ]
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 583 ],
            "B": [ 769 ],
            "C": [ 759 ],
            "D": [ 92 ],
            "Z": [ 772 ]
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 769 ],
            "C": [ 92 ],
            "D": [ 759 ],
            "Z": [ 773 ]
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 774 ],
            "B": [ 772 ],
            "C": [ 775 ],
            "D": [ 776 ],
            "Z": [ 777 ]
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_Z_LUT4_B_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 778 ],
            "B": [ 296 ],
            "C": [ 779 ],
            "D": [ 293 ],
            "Z": [ 774 ]
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_Z_LUT4_B_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100011111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 148 ],
            "B": [ 264 ],
            "C": [ 780 ],
            "D": [ 781 ],
            "Z": [ 778 ]
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 782 ],
            "B": [ 777 ],
            "C": [ 783 ],
            "D": [ 772 ],
            "Z": [ 784 ]
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_Z_LUT4_D_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 785 ],
            "B": [ 159 ],
            "C": [ 786 ],
            "D": [ 162 ],
            "Z": [ 782 ]
          }
        },
        "uut.ucpu.I_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 768 ],
            "D": [ 263 ],
            "Z": [ 760 ]
          }
        },
        "uut.ucpu.I_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 583 ],
            "D": [ 760 ],
            "Z": [ 787 ]
          }
        },
        "uut.ucpu.I_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 788 ],
            "C": [ 212 ],
            "D": [ 768 ],
            "Z": [ 234 ]
          }
        },
        "uut.ucpu.I_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 213 ],
            "C": [ 130 ],
            "D": [ 215 ],
            "Z": [ 788 ]
          }
        },
        "uut.ucpu.I_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:793|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 789 ],
            "CLK": [ 4 ],
            "DI": [ 790 ],
            "LSR": [ "0" ],
            "Q": [ 768 ]
          }
        },
        "uut.ucpu.I_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 791 ],
            "C": [ 792 ],
            "D": [ 581 ],
            "Z": [ 789 ]
          }
        },
        "uut.ucpu.I_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110011111101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 162 ],
            "B": [ 791 ],
            "C": [ 59 ],
            "D": [ 793 ],
            "Z": [ 790 ]
          }
        },
        "uut.ucpu.N_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000100010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 794 ],
            "B": [ 795 ],
            "C": [ 212 ],
            "D": [ 796 ],
            "Z": [ 197 ]
          }
        },
        "uut.ucpu.N_LUT4_D_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 168 ],
            "B": [ 213 ],
            "C": [ 101 ],
            "D": [ 215 ],
            "Z": [ 794 ]
          }
        },
        "uut.ucpu.N_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 111 ],
            "D": [ 208 ],
            "Z": [ 795 ]
          }
        },
        "uut.ucpu.N_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:776|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 797 ],
            "CLK": [ 4 ],
            "DI": [ 582 ],
            "LSR": [ "0" ],
            "Q": [ 796 ]
          }
        },
        "uut.ucpu.N_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 798 ],
            "C": [ 799 ],
            "D": [ 109 ],
            "Z": [ 797 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 800 ],
            "LSR": [ "0" ],
            "Q": [ 101 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 801 ],
            "LSR": [ "0" ],
            "Q": [ 86 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 802 ],
            "LSR": [ "0" ],
            "Q": [ 174 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 803 ],
            "LSR": [ "0" ],
            "Q": [ 180 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 804 ],
            "LSR": [ "0" ],
            "Q": [ 115 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 805 ],
            "LSR": [ "0" ],
            "Q": [ 64 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 806 ],
            "LSR": [ "0" ],
            "Q": [ 123 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 807 ],
            "LSR": [ "0" ],
            "Q": [ 256 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 808 ],
            "LSR": [ "0" ],
            "Q": [ 95 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 809 ],
            "LSR": [ "0" ],
            "Q": [ 88 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 810 ],
            "LSR": [ "0" ],
            "Q": [ 125 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 811 ],
            "LSR": [ "0" ],
            "Q": [ 130 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 812 ],
            "LSR": [ "0" ],
            "Q": [ 134 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 813 ],
            "LSR": [ "0" ],
            "Q": [ 140 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 814 ],
            "LSR": [ "0" ],
            "Q": [ 168 ]
          }
        },
        "uut.ucpu.PC_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 815 ],
            "LSR": [ "0" ],
            "Q": [ 184 ]
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:351|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 816 ],
            "A1": [ "0" ],
            "B0": [ 817 ],
            "B1": [ 818 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 819 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 807 ],
            "S1": [ 806 ]
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:351|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 820 ],
            "B1": [ 821 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 822 ],
            "COUT": [ 823 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 813 ],
            "S1": [ 812 ]
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:351|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 824 ],
            "B1": [ 825 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 826 ],
            "COUT": [ 822 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 815 ],
            "S1": [ 814 ]
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:351|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 827 ],
            "B1": [ 828 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 829 ],
            "COUT": [ 826 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 803 ],
            "S1": [ 802 ]
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:351|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 830 ],
            "B1": [ 831 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 819 ],
            "COUT": [ 829 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 805 ],
            "S1": [ 804 ]
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:351|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 832 ],
            "B1": [ 833 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 834 ],
            "COUT": [ 835 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 801 ],
            "S1": [ 800 ]
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:351|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 836 ],
            "B1": [ 837 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 838 ],
            "COUT": [ 834 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 809 ],
            "S1": [ 808 ]
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0_S0_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:351|/usr/local/bin/../share/yosys/ecp5/arith_map.v:59"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 839 ],
            "B1": [ 840 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 823 ],
            "COUT": [ 838 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 811 ],
            "S1": [ 810 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 841 ],
            "B": [ 842 ],
            "C": [ 843 ],
            "D": [ 844 ],
            "Z": [ 816 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 845 ],
            "C": [ 760 ],
            "D": [ 583 ],
            "Z": [ 841 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 846 ],
            "B": [ 556 ],
            "C": [ 555 ],
            "D": [ 847 ],
            "Z": [ 842 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_B_LUT4_Z_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 846 ],
            "B": [ 108 ],
            "C": [ 848 ],
            "D": [ 147 ],
            "Z": [ 849 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_B_LUT4_Z_A_LUT4_A_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 299 ],
            "C": [ 848 ],
            "D": [ 847 ],
            "Z": [ 83 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_B_LUT4_Z_A_LUT4_A_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 148 ],
            "D": [ 297 ],
            "Z": [ 848 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_B_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 780 ],
            "D": [ 264 ],
            "Z": [ 846 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 843 ],
            "B": [ 780 ],
            "C": [ 264 ],
            "D": [ 148 ],
            "Z": [ 850 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_A_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 780 ],
            "D": [ 607 ],
            "Z": [ 555 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_A_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 851 ],
            "B": [ 852 ],
            "C": [ 853 ],
            "D": [ 854 ],
            "Z": [ 780 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_A_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 850 ],
            "D": [ 107 ],
            "Z": [ 855 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 610 ],
            "B": [ 843 ],
            "C": [ 153 ],
            "D": [ 150 ],
            "Z": [ 85 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 856 ],
            "D": [ 857 ],
            "Z": [ 610 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 858 ],
            "B": [ 852 ],
            "C": [ 148 ],
            "D": [ 851 ],
            "Z": [ 856 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001010100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 291 ],
            "B": [ 856 ],
            "C": [ 857 ],
            "D": [ 779 ],
            "Z": [ 295 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 854 ],
            "B": [ 853 ],
            "C": [ 859 ],
            "D": [ 607 ],
            "Z": [ 857 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z_D_LUT4_Z_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 859 ],
            "C": [ 853 ],
            "D": [ 854 ],
            "Z": [ 153 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z_D_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 854 ],
            "B": [ 853 ],
            "C": [ 859 ],
            "D": [ 264 ],
            "Z": [ 108 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z_D_LUT4_Z_C_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 854 ],
            "B": [ 853 ],
            "C": [ 859 ],
            "D": [ 148 ],
            "Z": [ 147 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 851 ],
            "D": [ 852 ],
            "Z": [ 859 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 860 ],
            "C": [ 861 ],
            "D": [ 148 ],
            "Z": [ 843 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 862 ],
            "B": [ 556 ],
            "C": [ 863 ],
            "D": [ 860 ],
            "Z": [ 864 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 780 ],
            "D": [ 150 ],
            "Z": [ 863 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 865 ],
            "B": [ 864 ],
            "C": [ 849 ],
            "D": [ 866 ],
            "Z": [ 867 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_B_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 151 ],
            "C": [ 868 ],
            "D": [ 159 ],
            "Z": [ 865 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_B_A_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 868 ],
            "D": [ 607 ],
            "Z": [ 157 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_B_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 869 ],
            "C": [ 152 ],
            "D": [ 150 ],
            "Z": [ 868 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101101001010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 870 ],
            "B": [ 867 ],
            "C": [ 871 ],
            "D": [ 149 ],
            "Z": [ 543 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 872 ],
            "C": [ 150 ],
            "D": [ 152 ],
            "Z": [ 860 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 872 ],
            "D": [ 607 ],
            "Z": [ 159 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 851 ],
            "B": [ 853 ],
            "C": [ 852 ],
            "D": [ 854 ],
            "Z": [ 872 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 861 ],
            "D": [ 264 ],
            "Z": [ 162 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 607 ],
            "D": [ 861 ],
            "Z": [ 847 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 853 ],
            "B": [ 852 ],
            "C": [ 854 ],
            "D": [ 851 ],
            "Z": [ 861 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 607 ],
            "B": [ 149 ],
            "C": [ 608 ],
            "D": [ 869 ],
            "Z": [ 844 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 851 ],
            "B": [ 852 ],
            "C": [ 854 ],
            "D": [ 853 ],
            "Z": [ 149 ]
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 851 ],
            "B": [ 853 ],
            "C": [ 854 ],
            "D": [ 852 ],
            "Z": [ 869 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 873 ],
            "B": [ 874 ],
            "C": [ 101 ],
            "D": [ 875 ],
            "Z": [ 833 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 876 ],
            "B": [ 877 ],
            "C": [ 86 ],
            "D": [ 875 ],
            "Z": [ 832 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 878 ],
            "B": [ 158 ],
            "C": [ 879 ],
            "D": [ 174 ],
            "Z": [ 828 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_10_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 99 ],
            "B": [ 855 ],
            "C": [ 176 ],
            "D": [ 787 ],
            "Z": [ 878 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 880 ],
            "B": [ 158 ],
            "C": [ 879 ],
            "D": [ 180 ],
            "Z": [ 827 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_11_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 855 ],
            "C": [ 182 ],
            "D": [ 787 ],
            "Z": [ 880 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 881 ],
            "B": [ 158 ],
            "C": [ 879 ],
            "D": [ 115 ],
            "Z": [ 831 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_12_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 114 ],
            "B": [ 855 ],
            "C": [ 112 ],
            "D": [ 787 ],
            "Z": [ 881 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 882 ],
            "B": [ 158 ],
            "C": [ 879 ],
            "D": [ 64 ],
            "Z": [ 830 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_13_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 63 ],
            "B": [ 855 ],
            "C": [ 67 ],
            "D": [ 787 ],
            "Z": [ 882 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 883 ],
            "C": [ 123 ],
            "D": [ 879 ],
            "Z": [ 818 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_14_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 884 ],
            "C": [ 855 ],
            "D": [ 122 ],
            "Z": [ 883 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 885 ],
            "C": [ 256 ],
            "D": [ 879 ],
            "Z": [ 817 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_15_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 143 ],
            "B": [ 855 ],
            "C": [ 539 ],
            "D": [ 787 ],
            "Z": [ 885 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 847 ],
            "B": [ 82 ],
            "C": [ 84 ],
            "D": [ 850 ],
            "Z": [ 876 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 158 ],
            "B": [ 80 ],
            "C": [ 787 ],
            "D": [ 146 ],
            "Z": [ 877 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 886 ],
            "B": [ 887 ],
            "C": [ 88 ],
            "D": [ 875 ],
            "Z": [ 836 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_2_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 847 ],
            "B": [ 93 ],
            "C": [ 92 ],
            "D": [ 850 ],
            "Z": [ 886 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_2_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 158 ],
            "B": [ 91 ],
            "C": [ 787 ],
            "D": [ 146 ],
            "Z": [ 887 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 888 ],
            "B": [ 889 ],
            "C": [ 125 ],
            "D": [ 875 ],
            "Z": [ 840 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_3_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 847 ],
            "B": [ 114 ],
            "C": [ 113 ],
            "D": [ 850 ],
            "Z": [ 888 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_3_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 158 ],
            "B": [ 128 ],
            "C": [ 787 ],
            "D": [ 146 ],
            "Z": [ 889 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 890 ],
            "B": [ 891 ],
            "C": [ 134 ],
            "D": [ 875 ],
            "Z": [ 821 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_4_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 847 ],
            "B": [ 122 ],
            "C": [ 121 ],
            "D": [ 850 ],
            "Z": [ 890 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_4_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 158 ],
            "B": [ 137 ],
            "C": [ 787 ],
            "D": [ 146 ],
            "Z": [ 891 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 892 ],
            "B": [ 893 ],
            "C": [ 140 ],
            "D": [ 875 ],
            "Z": [ 820 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_5_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 847 ],
            "B": [ 143 ],
            "C": [ 163 ],
            "D": [ 850 ],
            "Z": [ 892 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_5_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 158 ],
            "B": [ 164 ],
            "C": [ 787 ],
            "D": [ 146 ],
            "Z": [ 893 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111101011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 894 ],
            "B": [ 875 ],
            "C": [ 94 ],
            "D": [ 95 ],
            "Z": [ 837 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_6_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 158 ],
            "C": [ 787 ],
            "D": [ 97 ],
            "Z": [ 894 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_6_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 98 ],
            "D": [ 850 ],
            "Z": [ 895 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111101011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 896 ],
            "B": [ 875 ],
            "C": [ 132 ],
            "D": [ 130 ],
            "Z": [ 839 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_7_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 897 ],
            "B": [ 158 ],
            "C": [ 787 ],
            "D": [ 544 ],
            "Z": [ 896 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_7_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 59 ],
            "D": [ 850 ],
            "Z": [ 897 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_7_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 544 ],
            "B": [ 81 ],
            "C": [ 63 ],
            "D": [ 83 ],
            "Z": [ 132 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 898 ],
            "B": [ 158 ],
            "C": [ 879 ],
            "D": [ 168 ],
            "Z": [ 825 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_8_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 855 ],
            "C": [ 170 ],
            "D": [ 787 ],
            "Z": [ 898 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 899 ],
            "B": [ 158 ],
            "C": [ 879 ],
            "D": [ 184 ],
            "Z": [ 824 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_9_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 855 ],
            "C": [ 183 ],
            "D": [ 787 ],
            "Z": [ 899 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_9_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 875 ],
            "D": [ 847 ],
            "Z": [ 879 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 847 ],
            "B": [ 111 ],
            "C": [ 104 ],
            "D": [ 850 ],
            "Z": [ 873 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 158 ],
            "B": [ 105 ],
            "C": [ 787 ],
            "D": [ 146 ],
            "Z": [ 874 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 583 ],
            "C": [ 900 ],
            "D": [ 760 ],
            "Z": [ 875 ]
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 855 ],
            "C": [ 847 ],
            "D": [ 158 ],
            "Z": [ 900 ]
          }
        },
        "uut.ucpu.V_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 901 ],
            "B": [ 902 ],
            "C": [ 903 ],
            "D": [ 796 ],
            "Z": [ 904 ]
          }
        },
        "uut.ucpu.V_LUT4_C_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000100001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 905 ],
            "B": [ 150 ],
            "C": [ 904 ],
            "D": [ 906 ],
            "Z": [ 907 ]
          }
        },
        "uut.ucpu.V_LUT4_C_Z_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 555 ],
            "B": [ 216 ],
            "C": [ 908 ],
            "D": [ 907 ],
            "Z": [ 909 ]
          }
        },
        "uut.ucpu.V_LUT4_C_Z_LUT4_C_Z_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 908 ],
            "D": [ 907 ],
            "Z": [ 910 ]
          }
        },
        "uut.ucpu.V_LUT4_C_Z_LUT4_C_Z_LUT4_D_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 297 ],
            "D": [ 152 ],
            "Z": [ 908 ]
          }
        },
        "uut.ucpu.V_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 911 ],
            "C": [ 212 ],
            "D": [ 903 ],
            "Z": [ 207 ]
          }
        },
        "uut.ucpu.V_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 184 ],
            "B": [ 213 ],
            "C": [ 86 ],
            "D": [ 215 ],
            "Z": [ 911 ]
          }
        },
        "uut.ucpu.V_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:819|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 912 ],
            "CLK": [ 4 ],
            "DI": [ 913 ],
            "LSR": [ "0" ],
            "Q": [ 903 ]
          }
        },
        "uut.ucpu.V_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x1x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 583 ],
            "C": [ 84 ],
            "D": [ 914 ],
            "Z": [ 913 ]
          }
        },
        "uut.ucpu.Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 902 ],
            "B": [ 901 ],
            "C": [ 915 ],
            "D": [ 254 ],
            "Z": [ 906 ]
          }
        },
        "uut.ucpu.Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 916 ],
            "C": [ 212 ],
            "D": [ 915 ],
            "Z": [ 243 ]
          }
        },
        "uut.ucpu.Z_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 123 ],
            "B": [ 213 ],
            "C": [ 134 ],
            "D": [ 215 ],
            "Z": [ 916 ]
          }
        },
        "uut.ucpu.Z_LUT4_D_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 159 ],
            "C": [ 869 ],
            "D": [ 148 ],
            "Z": [ 213 ]
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:764|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 4 ],
            "DI": [ 918 ],
            "LSR": [ "0" ],
            "Q": [ 915 ]
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101010111000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 919 ],
            "B": [ 109 ],
            "C": [ 920 ],
            "D": [ 921 ],
            "Z": [ 918 ]
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 922 ],
            "D": [ 923 ],
            "Z": [ 919 ]
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 99 ],
            "C": [ 82 ],
            "D": [ 111 ],
            "Z": [ 922 ]
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 143 ],
            "B": [ 122 ],
            "C": [ 63 ],
            "D": [ 114 ],
            "Z": [ 923 ]
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101100010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 162 ],
            "B": [ 121 ],
            "C": [ 584 ],
            "D": [ 122 ],
            "Z": [ 920 ]
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 584 ],
            "D": [ 162 ],
            "Z": [ 921 ]
          }
        },
        "uut.ucpu.adc_bcd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1091|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 924 ],
            "CLK": [ 4 ],
            "DI": [ 743 ],
            "LSR": [ "0" ],
            "Q": [ 563 ]
          }
        },
        "uut.ucpu.adc_sbc_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1082|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 924 ],
            "CLK": [ 4 ],
            "DI": [ 741 ],
            "LSR": [ "0" ],
            "Q": [ 744 ]
          }
        },
        "uut.ucpu.adc_sbc_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 851 ],
            "C": [ 858 ],
            "D": [ 607 ],
            "Z": [ 924 ]
          }
        },
        "uut.ucpu.adc_sbc_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 264 ],
            "B": [ 852 ],
            "C": [ 858 ],
            "D": [ 851 ],
            "Z": [ 110 ]
          }
        },
        "uut.ucpu.adc_sbc_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 854 ],
            "D": [ 853 ],
            "Z": [ 858 ]
          }
        },
        "uut.ucpu.adc_sbc_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 925 ],
            "C": [ 765 ],
            "D": [ 926 ],
            "Z": [ 741 ]
          }
        },
        "uut.ucpu.adj_bcd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:491|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 745 ],
            "LSR": [ "0" ],
            "Q": [ 568 ]
          }
        },
        "uut.ucpu.backwards_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000101010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 927 ],
            "B": [ 928 ],
            "C": [ 294 ],
            "D": [ 146 ],
            "Z": [ 929 ]
          }
        },
        "uut.ucpu.backwards_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 930 ],
            "D": [ 607 ],
            "Z": [ 146 ]
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 929 ],
            "C": [ 931 ],
            "D": [ 160 ],
            "Z": [ 932 ]
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 933 ],
            "B": [ 931 ],
            "C": [ 109 ],
            "D": [ 786 ],
            "Z": [ 866 ]
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_C_LUT4_B_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 152 ],
            "B": [ 934 ],
            "C": [ 150 ],
            "D": [ 930 ],
            "Z": [ 933 ]
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_C_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 935 ],
            "D": [ 150 ],
            "Z": [ 786 ]
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 930 ],
            "D": [ 148 ],
            "Z": [ 931 ]
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 930 ],
            "D": [ 264 ],
            "Z": [ 160 ]
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_D_LUT4_Z_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 930 ],
            "C": [ 150 ],
            "D": [ 152 ],
            "Z": [ 107 ]
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 854 ],
            "B": [ 852 ],
            "C": [ 851 ],
            "D": [ 853 ],
            "Z": [ 930 ]
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 932 ],
            "B": [ 764 ],
            "C": [ 772 ],
            "D": [ 763 ],
            "Z": [ 936 ]
          }
        },
        "uut.ucpu.backwards_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 107 ],
            "C": [ 928 ],
            "D": [ 294 ],
            "Z": [ 845 ]
          }
        },
        "uut.ucpu.backwards_LUT4_C_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 909 ],
            "B": [ 845 ],
            "C": [ 157 ],
            "D": [ 110 ],
            "Z": [ 937 ]
          }
        },
        "uut.ucpu.backwards_LUT4_C_Z_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 937 ],
            "B": [ 150 ],
            "C": [ 938 ],
            "D": [ 861 ],
            "Z": [ 939 ]
          }
        },
        "uut.ucpu.backwards_LUT4_C_Z_LUT4_B_Z_LUT4_A_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 152 ],
            "C": [ 149 ],
            "D": [ 872 ],
            "Z": [ 938 ]
          }
        },
        "uut.ucpu.backwards_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 940 ],
            "C": [ 107 ],
            "D": [ 928 ],
            "Z": [ 592 ]
          }
        },
        "uut.ucpu.backwards_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 941 ],
            "C": [ 942 ],
            "D": [ 943 ],
            "Z": [ 940 ]
          }
        },
        "uut.ucpu.backwards_LUT4_D_B_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 941 ],
            "D": [ 109 ],
            "Z": [ 195 ]
          }
        },
        "uut.ucpu.backwards_LUT4_D_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 215 ],
            "B": [ 213 ],
            "C": [ 158 ],
            "D": [ 216 ],
            "Z": [ 941 ]
          }
        },
        "uut.ucpu.backwards_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:624|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 104 ],
            "LSR": [ "0" ],
            "Q": [ 928 ]
          }
        },
        "uut.ucpu.bit_ins_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 798 ],
            "B": [ 944 ],
            "C": [ 945 ],
            "D": [ 109 ],
            "Z": [ 917 ]
          }
        },
        "uut.ucpu.bit_ins_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 945 ],
            "C": [ 555 ],
            "D": [ 944 ],
            "Z": [ 799 ]
          }
        },
        "uut.ucpu.bit_ins_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1166|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 946 ],
            "LSR": [ "0" ],
            "Q": [ 944 ]
          }
        },
        "uut.ucpu.bit_ins_TRELLIS_FF_Q_DI_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 947 ],
            "C": [ 948 ],
            "D": [ 946 ],
            "Z": [ 949 ]
          }
        },
        "uut.ucpu.bit_ins_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 950 ],
            "D": [ 951 ],
            "Z": [ 946 ]
          }
        },
        "uut.ucpu.bit_ins_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 952 ],
            "C": [ 950 ],
            "D": [ 953 ],
            "Z": [ 954 ]
          }
        },
        "uut.ucpu.bit_ins_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 764 ],
            "D": [ 955 ],
            "Z": [ 950 ]
          }
        },
        "uut.ucpu.bit_ins_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 955 ],
            "D": [ 956 ],
            "Z": [ 957 ]
          }
        },
        "uut.ucpu.bit_ins_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 761 ],
            "D": [ 762 ],
            "Z": [ 955 ]
          }
        },
        "uut.ucpu.clc_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x1x1x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 584 ],
            "C": [ 143 ],
            "D": [ 958 ],
            "Z": [ 959 ]
          }
        },
        "uut.ucpu.clc_LUT4_D_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 960 ],
            "C": [ 959 ],
            "D": [ 294 ],
            "Z": [ 720 ]
          }
        },
        "uut.ucpu.clc_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 961 ],
            "LSR": [ "0" ],
            "Q": [ 958 ]
          }
        },
        "uut.ucpu.clc_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 953 ],
            "B": [ 773 ],
            "C": [ 962 ],
            "D": [ 765 ],
            "Z": [ 961 ]
          }
        },
        "uut.ucpu.cld_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x1x1x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 584 ],
            "C": [ 114 ],
            "D": [ 963 ],
            "Z": [ 749 ]
          }
        },
        "uut.ucpu.cld_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 964 ],
            "LSR": [ "0" ],
            "Q": [ 963 ]
          }
        },
        "uut.ucpu.cld_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 956 ],
            "B": [ 773 ],
            "C": [ 953 ],
            "D": [ 765 ],
            "Z": [ 964 ]
          }
        },
        "uut.ucpu.cli_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 110 ],
            "C": [ 965 ],
            "D": [ 63 ],
            "Z": [ 793 ]
          }
        },
        "uut.ucpu.cli_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 966 ],
            "LSR": [ "0" ],
            "Q": [ 965 ]
          }
        },
        "uut.ucpu.cli_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 953 ],
            "B": [ 773 ],
            "C": [ 967 ],
            "D": [ 765 ],
            "Z": [ 966 ]
          }
        },
        "uut.ucpu.clv_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100100111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 584 ],
            "B": [ 82 ],
            "C": [ 559 ],
            "D": [ 968 ],
            "Z": [ 914 ]
          }
        },
        "uut.ucpu.clv_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 799 ],
            "B": [ 581 ],
            "C": [ 744 ],
            "D": [ 968 ],
            "Z": [ 912 ]
          }
        },
        "uut.ucpu.clv_LUT4_D_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 583 ],
            "D": [ 584 ],
            "Z": [ 581 ]
          }
        },
        "uut.ucpu.clv_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 969 ],
            "LSR": [ "0" ],
            "Q": [ 968 ]
          }
        },
        "uut.ucpu.clv_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 953 ],
            "D": [ 970 ],
            "Z": [ 969 ]
          }
        },
        "uut.ucpu.clv_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 773 ],
            "D": [ 971 ],
            "Z": [ 970 ]
          }
        },
        "uut.ucpu.compare_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 972 ],
            "C": [ 719 ],
            "D": [ 744 ],
            "Z": [ 960 ]
          }
        },
        "uut.ucpu.compare_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1110|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 973 ],
            "LSR": [ "0" ],
            "Q": [ 972 ]
          }
        },
        "uut.ucpu.compare_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 974 ],
            "C": [ 742 ],
            "D": [ 975 ],
            "Z": [ 973 ]
          }
        },
        "uut.ucpu.compare_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 957 ],
            "C": [ 773 ],
            "D": [ 976 ],
            "Z": [ 974 ]
          }
        },
        "uut.ucpu.compare_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 763 ],
            "D": [ 764 ],
            "Z": [ 976 ]
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1192|/usr/local/bin/../share/yosys/ecp5/cells_map.v:27"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 977 ],
            "LSR": [ 760 ],
            "Q": [ 902 ]
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1192|/usr/local/bin/../share/yosys/ecp5/cells_map.v:27"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 978 ],
            "LSR": [ 760 ],
            "Q": [ 901 ]
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_1_DI_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 978 ],
            "D": [ 742 ],
            "Z": [ 956 ]
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_1_DI_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 742 ],
            "D": [ 978 ],
            "Z": [ 979 ]
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 759 ],
            "C": [ 84 ],
            "D": [ 752 ],
            "Z": [ 978 ]
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1192|/usr/local/bin/../share/yosys/ecp5/cells_map.v:27"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 765 ],
            "LSR": [ 760 ],
            "Q": [ 905 ]
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_DI_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 765 ],
            "B": [ 760 ],
            "C": [ 977 ],
            "D": [ 773 ],
            "Z": [ 980 ]
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 980 ],
            "D": [ 978 ],
            "Z": [ 951 ]
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_DI_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 925 ],
            "D": [ 977 ],
            "Z": [ 967 ]
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 759 ],
            "C": [ 104 ],
            "D": [ 751 ],
            "Z": [ 977 ]
          }
        },
        "uut.ucpu.dst_reg_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 981 ],
            "B": [ 583 ],
            "C": [ 982 ],
            "D": [ 983 ],
            "Z": [ 984 ]
          }
        },
        "uut.ucpu.dst_reg_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 985 ],
            "B": [ 986 ],
            "C": [ 583 ],
            "D": [ 987 ],
            "Z": [ 187 ]
          }
        },
        "uut.ucpu.dst_reg_LUT4_D_A_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 988 ],
            "B": [ 985 ],
            "C": [ 989 ],
            "D": [ 607 ],
            "Z": [ 990 ]
          }
        },
        "uut.ucpu.dst_reg_LUT4_D_A_LUT4_B_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 934 ],
            "C": [ 152 ],
            "D": [ 150 ],
            "Z": [ 989 ]
          }
        },
        "uut.ucpu.dst_reg_LUT4_D_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 991 ],
            "C": [ 927 ],
            "D": [ 147 ],
            "Z": [ 985 ]
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:989|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 992 ],
            "LSR": [ "0" ],
            "Q": [ 987 ]
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:989|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 993 ],
            "LSR": [ "0" ],
            "Q": [ 982 ]
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 994 ],
            "D": [ 995 ],
            "Z": [ 993 ]
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 996 ],
            "B": [ 997 ],
            "C": [ 952 ],
            "D": [ 773 ],
            "Z": [ 994 ]
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 998 ],
            "B": [ 955 ],
            "C": [ 979 ],
            "D": [ 999 ],
            "Z": [ 995 ]
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 742 ],
            "C": [ 1000 ],
            "D": [ 765 ],
            "Z": [ 998 ]
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1001 ],
            "C": [ 765 ],
            "D": [ 764 ],
            "Z": [ 999 ]
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1002 ],
            "B": [ 1003 ],
            "C": [ 971 ],
            "D": [ 1004 ],
            "Z": [ 992 ]
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 995 ],
            "B": [ 1001 ],
            "C": [ 957 ],
            "D": [ 976 ],
            "Z": [ 1002 ]
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1005 ],
            "C": [ 956 ],
            "D": [ 997 ],
            "Z": [ 1003 ]
          }
        },
        "uut.ucpu.inc_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100100111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1006 ],
            "B": [ 254 ],
            "C": [ 1007 ],
            "D": [ 719 ],
            "Z": [ 1008 ]
          }
        },
        "uut.ucpu.inc_LUT4_C_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1008 ],
            "C": [ 110 ],
            "D": [ 108 ],
            "Z": [ 601 ]
          }
        },
        "uut.ucpu.inc_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1072|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1009 ],
            "LSR": [ "0" ],
            "Q": [ 1007 ]
          }
        },
        "uut.ucpu.inc_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 956 ],
            "B": [ 1000 ],
            "C": [ 765 ],
            "D": [ 1010 ],
            "Z": [ 1009 ]
          }
        },
        "uut.ucpu.inc_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 953 ],
            "D": [ 773 ],
            "Z": [ 1000 ]
          }
        },
        "uut.ucpu.inc_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 764 ],
            "D": [ 1004 ],
            "Z": [ 1010 ]
          }
        },
        "uut.ucpu.index_y_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 984 ],
            "B": [ 1011 ],
            "C": [ 1012 ],
            "D": [ 985 ],
            "Z": [ 188 ]
          }
        },
        "uut.ucpu.index_y_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1030|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1013 ],
            "LSR": [ "0" ],
            "Q": [ 1012 ]
          }
        },
        "uut.ucpu.index_y_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1014 ],
            "D": [ 1015 ],
            "Z": [ 1013 ]
          }
        },
        "uut.ucpu.index_y_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 775 ],
            "B": [ 1010 ],
            "C": [ 979 ],
            "D": [ 773 ],
            "Z": [ 1014 ]
          }
        },
        "uut.ucpu.index_y_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 763 ],
            "B": [ 762 ],
            "C": [ 761 ],
            "D": [ 764 ],
            "Z": [ 775 ]
          }
        },
        "uut.ucpu.index_y_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 773 ],
            "D": [ 1016 ],
            "Z": [ 1015 ]
          }
        },
        "uut.ucpu.index_y_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 762 ],
            "B": [ 761 ],
            "C": [ 763 ],
            "D": [ 764 ],
            "Z": [ 1016 ]
          }
        },
        "uut.ucpu.load_only_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 972 ],
            "B": [ 254 ],
            "C": [ 1017 ],
            "D": [ 719 ],
            "Z": [ 1018 ]
          }
        },
        "uut.ucpu.load_only_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 553 ],
            "C": [ 555 ],
            "D": [ 1017 ],
            "Z": [ 549 ]
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 990 ],
            "B": [ 1019 ],
            "C": [ 1020 ],
            "D": [ 767 ],
            "Z": [ 553 ]
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_B_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 988 ],
            "B": [ 1019 ],
            "C": [ 989 ],
            "D": [ 107 ],
            "Z": [ 602 ]
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 110 ],
            "C": [ 607 ],
            "D": [ 1021 ],
            "Z": [ 1019 ]
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_B_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111101111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 152 ],
            "B": [ 150 ],
            "C": [ 1021 ],
            "D": [ 934 ],
            "Z": [ 215 ]
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 851 ],
            "B": [ 852 ],
            "C": [ 854 ],
            "D": [ 853 ],
            "Z": [ 1021 ]
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 847 ],
            "B": [ 153 ],
            "C": [ 1020 ],
            "D": [ 162 ],
            "Z": [ 862 ]
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 108 ],
            "D": [ 1020 ],
            "Z": [ 1022 ]
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 297 ],
            "D": [ 264 ],
            "Z": [ 1020 ]
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 767 ],
            "D": [ 25 ],
            "Z": [ 750 ]
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 605 ],
            "C": [ 264 ],
            "D": [ 153 ],
            "Z": [ 767 ]
          }
        },
        "uut.ucpu.load_only_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1064|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 971 ],
            "LSR": [ "0" ],
            "Q": [ 1017 ]
          }
        },
        "uut.ucpu.load_only_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 765 ],
            "D": [ 979 ],
            "Z": [ 971 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1011 ],
            "C": [ 581 ],
            "D": [ 1023 ],
            "Z": [ 1024 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000100010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 581 ],
            "B": [ 972 ],
            "C": [ 1025 ],
            "D": [ 1023 ],
            "Z": [ 798 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_1_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1025 ],
            "D": [ 1026 ],
            "Z": [ 713 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 187 ],
            "D": [ 188 ],
            "Z": [ 1025 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1024 ],
            "C": [ 1027 ],
            "D": [ 573 ],
            "Z": [ 1026 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1028 ],
            "B": [ 299 ],
            "C": [ 856 ],
            "D": [ 1027 ],
            "Z": [ 1029 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 148 ],
            "D": [ 1021 ],
            "Z": [ 1028 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 607 ],
            "B": [ 852 ],
            "C": [ 858 ],
            "D": [ 851 ],
            "Z": [ 299 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1030 ],
            "C": [ 1029 ],
            "D": [ 851 ],
            "Z": [ 1031 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1032 ],
            "B": [ 1033 ],
            "C": [ 1029 ],
            "D": [ 1034 ],
            "Z": [ 870 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z_LUT4_C_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 158 ],
            "B": [ 110 ],
            "C": [ 149 ],
            "D": [ 150 ],
            "Z": [ 1032 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z_LUT4_C_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x1x0x1x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 152 ],
            "C": [ 1021 ],
            "D": [ 149 ],
            "Z": [ 1033 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z_LUT4_C_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001010111010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 608 ],
            "B": [ 152 ],
            "C": [ 781 ],
            "D": [ 150 ],
            "Z": [ 1034 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z_LUT4_C_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000111100101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 870 ],
            "B": [ 1031 ],
            "C": [ 767 ],
            "D": [ 1033 ],
            "Z": [ 871 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 148 ],
            "D": [ 781 ],
            "Z": [ 1027 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1026 ],
            "C": [ 187 ],
            "D": [ 188 ],
            "Z": [ 715 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 188 ],
            "C": [ 1026 ],
            "D": [ 187 ],
            "Z": [ 714 ]
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 188 ],
            "C": [ 187 ],
            "D": [ 1026 ],
            "Z": [ 701 ]
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:972|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1035 ],
            "LSR": [ "0" ],
            "Q": [ 1023 ]
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1036 ],
            "B": [ 1037 ],
            "C": [ 1003 ],
            "D": [ 1038 ],
            "Z": [ 1035 ]
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000101010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1000 ],
            "B": [ 926 ],
            "C": [ 742 ],
            "D": [ 765 ],
            "Z": [ 1036 ]
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 970 ],
            "B": [ 997 ],
            "C": [ 1039 ],
            "D": [ 1040 ],
            "Z": [ 1037 ]
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 742 ],
            "D": [ 773 ],
            "Z": [ 1040 ]
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 979 ],
            "C": [ 762 ],
            "D": [ 1041 ],
            "Z": [ 1038 ]
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1001 ],
            "C": [ 976 ],
            "D": [ 765 ],
            "Z": [ 1041 ]
          }
        },
        "uut.ucpu.op_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1042 ],
            "C": [ 660 ],
            "D": [ 942 ],
            "Z": [ 658 ]
          }
        },
        "uut.ucpu.op_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101110110001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 942 ],
            "B": [ 1043 ],
            "C": [ 1044 ],
            "D": [ 583 ],
            "Z": [ 660 ]
          }
        },
        "uut.ucpu.op_LUT4_B_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101110110001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 942 ],
            "B": [ 1042 ],
            "C": [ 1044 ],
            "D": [ 583 ],
            "Z": [ 659 ]
          }
        },
        "uut.ucpu.op_LUT4_B_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 607 ],
            "D": [ 153 ],
            "Z": [ 1044 ]
          }
        },
        "uut.ucpu.op_LUT4_B_2_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 150 ],
            "D": [ 152 ],
            "Z": [ 607 ]
          }
        },
        "uut.ucpu.op_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1045 ],
            "D": [ 942 ],
            "Z": [ 593 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1140|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1046 ],
            "LSR": [ "0" ],
            "Q": [ 1045 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1140|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1047 ],
            "LSR": [ "0" ],
            "Q": [ 943 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x1x0x1x1x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 949 ],
            "C": [ 1048 ],
            "D": [ 1049 ],
            "Z": [ 1047 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1003 ],
            "B": [ 974 ],
            "C": [ 1000 ],
            "D": [ 952 ],
            "Z": [ 1048 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010101000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 956 ],
            "B": [ 926 ],
            "C": [ 1010 ],
            "D": [ 765 ],
            "Z": [ 1049 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1140|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1050 ],
            "LSR": [ "0" ],
            "Q": [ 1043 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x1x1x1x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1046 ],
            "C": [ 1004 ],
            "D": [ 975 ],
            "Z": [ 1050 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 925 ],
            "C": [ 926 ],
            "D": [ 765 ],
            "Z": [ 975 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1140|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1051 ],
            "LSR": [ "0" ],
            "Q": [ 1042 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx1xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 947 ],
            "D": [ 765 ],
            "Z": [ 1051 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 926 ],
            "B": [ 742 ],
            "C": [ 765 ],
            "D": [ 925 ],
            "Z": [ 947 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 949 ],
            "C": [ 962 ],
            "D": [ 1004 ],
            "Z": [ 1046 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 925 ],
            "D": [ 742 ],
            "Z": [ 962 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 761 ],
            "D": [ 762 ],
            "Z": [ 1004 ]
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 763 ],
            "B": [ 761 ],
            "C": [ 762 ],
            "D": [ 764 ],
            "Z": [ 953 ]
          }
        },
        "uut.ucpu.php_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 608 ],
            "B": [ 93 ],
            "C": [ 935 ],
            "D": [ 1052 ],
            "Z": [ 265 ]
          }
        },
        "uut.ucpu.php_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 158 ],
            "C": [ 216 ],
            "D": [ 1052 ],
            "Z": [ 212 ]
          }
        },
        "uut.ucpu.php_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x1x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 109 ],
            "C": [ 216 ],
            "D": [ 1052 ],
            "Z": [ 208 ]
          }
        },
        "uut.ucpu.php_LUT4_D_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 608 ],
            "D": [ 264 ],
            "Z": [ 216 ]
          }
        },
        "uut.ucpu.php_LUT4_D_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 854 ],
            "B": [ 851 ],
            "C": [ 852 ],
            "D": [ 853 ],
            "Z": [ 608 ]
          }
        },
        "uut.ucpu.php_LUT4_D_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 935 ],
            "D": [ 264 ],
            "Z": [ 109 ]
          }
        },
        "uut.ucpu.php_LUT4_D_C_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 935 ],
            "D": [ 148 ],
            "Z": [ 605 ]
          }
        },
        "uut.ucpu.php_LUT4_D_C_LUT4_C_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 152 ],
            "D": [ 150 ],
            "Z": [ 148 ]
          }
        },
        "uut.ucpu.php_LUT4_D_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 851 ],
            "B": [ 852 ],
            "C": [ 854 ],
            "D": [ 853 ],
            "Z": [ 935 ]
          }
        },
        "uut.ucpu.php_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1053 ],
            "LSR": [ "0" ],
            "Q": [ 1052 ]
          }
        },
        "uut.ucpu.php_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 996 ],
            "D": [ 925 ],
            "Z": [ 1053 ]
          }
        },
        "uut.ucpu.php_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1005 ],
            "C": [ 953 ],
            "D": [ 742 ],
            "Z": [ 996 ]
          }
        },
        "uut.ucpu.php_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 760 ],
            "C": [ 84 ],
            "D": [ 752 ],
            "Z": [ 925 ]
          }
        },
        "uut.ucpu.plp_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1054 ],
            "LSR": [ "0" ],
            "Q": [ 584 ]
          }
        },
        "uut.ucpu.plp_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 953 ],
            "D": [ 951 ],
            "Z": [ 1054 ]
          }
        },
        "uut.ucpu.res_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 120 ],
            "B": [ 787 ],
            "C": [ 158 ],
            "D": [ 1055 ],
            "Z": [ 884 ]
          }
        },
        "uut.ucpu.res_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:966|/usr/local/bin/../share/yosys/ecp5/cells_map.v:48"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ "0" ],
            "LSR": [ 25 ],
            "Q": [ 1055 ]
          }
        },
        "uut.ucpu.rotate_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 555 ],
            "B": [ 1006 ],
            "C": [ 1018 ],
            "D": [ 254 ],
            "Z": [ 597 ]
          }
        },
        "uut.ucpu.rotate_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1130|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1056 ],
            "LSR": [ "0" ],
            "Q": [ 1006 ]
          }
        },
        "uut.ucpu.rotate_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 742 ],
            "D": [ 1057 ],
            "Z": [ 1056 ]
          }
        },
        "uut.ucpu.rotate_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x1x1x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 765 ],
            "C": [ 1010 ],
            "D": [ 997 ],
            "Z": [ 1057 ]
          }
        },
        "uut.ucpu.sec_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 960 ],
            "B": [ 584 ],
            "C": [ 958 ],
            "D": [ 1058 ],
            "Z": [ 1059 ]
          }
        },
        "uut.ucpu.sec_LUT4_D_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 162 ],
            "B": [ 583 ],
            "C": [ 779 ],
            "D": [ 1059 ],
            "Z": [ 718 ]
          }
        },
        "uut.ucpu.sec_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1060 ],
            "LSR": [ "0" ],
            "Q": [ 1058 ]
          }
        },
        "uut.ucpu.sec_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 765 ],
            "B": [ 773 ],
            "C": [ 962 ],
            "D": [ 953 ],
            "Z": [ 1060 ]
          }
        },
        "uut.ucpu.sed_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 963 ],
            "C": [ 1061 ],
            "D": [ 584 ],
            "Z": [ 748 ]
          }
        },
        "uut.ucpu.sed_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1062 ],
            "LSR": [ "0" ],
            "Q": [ 1061 ]
          }
        },
        "uut.ucpu.sed_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 765 ],
            "B": [ 773 ],
            "C": [ 953 ],
            "D": [ 956 ],
            "Z": [ 1062 ]
          }
        },
        "uut.ucpu.sei_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101110110001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 110 ],
            "B": [ 945 ],
            "C": [ 965 ],
            "D": [ 1063 ],
            "Z": [ 792 ]
          }
        },
        "uut.ucpu.sei_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 583 ],
            "D": [ 162 ],
            "Z": [ 945 ]
          }
        },
        "uut.ucpu.sei_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1064 ],
            "LSR": [ "0" ],
            "Q": [ 1063 ]
          }
        },
        "uut.ucpu.sei_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 765 ],
            "B": [ 773 ],
            "C": [ 967 ],
            "D": [ 953 ],
            "Z": [ 1064 ]
          }
        },
        "uut.ucpu.shift_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1100|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1065 ],
            "LSR": [ "0" ],
            "Q": [ 719 ]
          }
        },
        "uut.ucpu.shift_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x1x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 742 ],
            "C": [ 997 ],
            "D": [ 1010 ],
            "Z": [ 1065 ]
          }
        },
        "uut.ucpu.shift_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 761 ],
            "B": [ 763 ],
            "C": [ 762 ],
            "D": [ 764 ],
            "Z": [ 997 ]
          }
        },
        "uut.ucpu.shift_right_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1066 ],
            "D": [ 942 ],
            "Z": [ 591 ]
          }
        },
        "uut.ucpu.shift_right_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 555 ],
            "C": [ 108 ],
            "D": [ 110 ],
            "Z": [ 942 ]
          }
        },
        "uut.ucpu.shift_right_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1121|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 948 ],
            "LSR": [ "0" ],
            "Q": [ 1066 ]
          }
        },
        "uut.ucpu.shift_right_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 967 ],
            "D": [ 1004 ],
            "Z": [ 948 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1067 ],
            "B": [ 1011 ],
            "C": [ 981 ],
            "D": [ 583 ],
            "Z": [ 986 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1068 ],
            "B": [ 991 ],
            "C": [ 927 ],
            "D": [ 147 ],
            "Z": [ 983 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110011111101111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 150 ],
            "B": [ 152 ],
            "C": [ 608 ],
            "D": [ 149 ],
            "Z": [ 991 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 935 ],
            "D": [ 607 ],
            "Z": [ 927 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 161 ],
            "B": [ 791 ],
            "C": [ 148 ],
            "D": [ 154 ],
            "Z": [ 1011 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_B_LUT4_Z_A_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 161 ],
            "B": [ 264 ],
            "C": [ 869 ],
            "D": [ 153 ],
            "Z": [ 1069 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_B_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 851 ],
            "C": [ 858 ],
            "D": [ 264 ],
            "Z": [ 161 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 607 ],
            "D": [ 869 ],
            "Z": [ 791 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_B_LUT4_Z_D_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 154 ],
            "B": [ 264 ],
            "C": [ 148 ],
            "D": [ 608 ],
            "Z": [ 60 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 851 ],
            "B": [ 852 ],
            "C": [ 854 ],
            "D": [ 853 ],
            "Z": [ 154 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 988 ],
            "B": [ 609 ],
            "C": [ 215 ],
            "D": [ 605 ],
            "Z": [ 981 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001110110111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 150 ],
            "B": [ 152 ],
            "C": [ 781 ],
            "D": [ 608 ],
            "Z": [ 988 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_A_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 781 ],
            "D": [ 607 ],
            "Z": [ 583 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 851 ],
            "B": [ 852 ],
            "C": [ 854 ],
            "D": [ 853 ],
            "Z": [ 781 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 609 ],
            "C": [ 215 ],
            "D": [ 216 ],
            "Z": [ 50 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x1x1x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 264 ],
            "C": [ 297 ],
            "D": [ 934 ],
            "Z": [ 609 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 297 ],
            "D": [ 607 ],
            "Z": [ 556 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 853 ],
            "B": [ 852 ],
            "C": [ 851 ],
            "D": [ 854 ],
            "Z": [ 297 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 934 ],
            "D": [ 607 ],
            "Z": [ 158 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 148 ],
            "D": [ 934 ],
            "Z": [ 573 ]
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 851 ],
            "B": [ 854 ],
            "C": [ 852 ],
            "D": [ 853 ],
            "Z": [ 934 ]
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1009|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1070 ],
            "LSR": [ "0" ],
            "Q": [ 1067 ]
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1009|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1071 ],
            "LSR": [ "0" ],
            "Q": [ 1068 ]
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1072 ],
            "C": [ 997 ],
            "D": [ 970 ],
            "Z": [ 1071 ]
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1073 ],
            "D": [ 1072 ],
            "Z": [ 1070 ]
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1003 ],
            "B": [ 1074 ],
            "C": [ 957 ],
            "D": [ 1001 ],
            "Z": [ 1073 ]
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1004 ],
            "B": [ 952 ],
            "C": [ 764 ],
            "D": [ 763 ],
            "Z": [ 1074 ]
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x1x0x1x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 957 ],
            "C": [ 954 ],
            "D": [ 1005 ],
            "Z": [ 1072 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 1075 ],
            "LSR": [ 25 ],
            "Q": [ 150 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 1076 ],
            "LSR": [ 25 ],
            "Q": [ 152 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011101110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1077 ],
            "B": [ 1078 ],
            "C": [ 583 ],
            "D": [ 1079 ],
            "Z": [ 1076 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1080 ],
            "C": [ 1081 ],
            "D": [ 583 ],
            "Z": [ 1077 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 791 ],
            "C": [ 148 ],
            "D": [ 872 ],
            "Z": [ 1080 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1082 ],
            "B": [ 771 ],
            "C": [ 1083 ],
            "D": [ 605 ],
            "Z": [ 1078 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1084 ],
            "B": [ 1027 ],
            "C": [ 573 ],
            "D": [ 1085 ],
            "Z": [ 1082 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 148 ],
            "B": [ 869 ],
            "C": [ 1021 ],
            "D": [ 930 ],
            "Z": [ 1084 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 152 ],
            "C": [ 1086 ],
            "D": [ 149 ],
            "Z": [ 1083 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111011101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1087 ],
            "B": [ 1015 ],
            "C": [ 953 ],
            "D": [ 980 ],
            "Z": [ 1079 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:18"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 1088 ],
            "LSR": [ 25 ],
            "Q": [ 851 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x1x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1089 ],
            "C": [ 1090 ],
            "D": [ 1091 ],
            "Z": [ 1088 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 784 ],
            "B": [ 1092 ],
            "C": [ 1093 ],
            "D": [ 1094 ],
            "Z": [ 1089 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 583 ],
            "B": [ 1095 ],
            "C": [ 967 ],
            "D": [ 1001 ],
            "Z": [ 1094 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1096 ],
            "B": [ 1097 ],
            "C": [ 1098 ],
            "D": [ 147 ],
            "Z": [ 1091 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 156 ],
            "D": [ 771 ],
            "Z": [ 1096 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 1099 ],
            "LSR": [ 25 ],
            "Q": [ 852 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010101010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1100 ],
            "B": [ 1101 ],
            "C": [ 1102 ],
            "D": [ 1103 ],
            "Z": [ 1099 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1097 ],
            "B": [ 1104 ],
            "C": [ 1105 ],
            "D": [ 939 ],
            "Z": [ 1100 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1106 ],
            "D": [ 1107 ],
            "Z": [ 1097 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 857 ],
            "B": [ 779 ],
            "C": [ 294 ],
            "D": [ 291 ],
            "Z": [ 1106 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 773 ],
            "B": [ 1108 ],
            "C": [ 1109 ],
            "D": [ 776 ],
            "Z": [ 1101 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z_C_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000101000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1109 ],
            "B": [ 761 ],
            "C": [ 762 ],
            "D": [ 742 ],
            "Z": [ 1110 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 763 ],
            "D": [ 764 ],
            "Z": [ 1109 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 742 ],
            "B": [ 762 ],
            "C": [ 763 ],
            "D": [ 764 ],
            "Z": [ 776 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1111 ],
            "C": [ 1087 ],
            "D": [ 1112 ],
            "Z": [ 1102 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 583 ],
            "B": [ 783 ],
            "C": [ 996 ],
            "D": [ 1015 ],
            "Z": [ 1111 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1113 ],
            "C": [ 951 ],
            "D": [ 1108 ],
            "Z": [ 1087 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1095 ],
            "C": [ 967 ],
            "D": [ 1001 ],
            "Z": [ 1113 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1114 ],
            "B": [ 1115 ],
            "C": [ 1081 ],
            "D": [ 775 ],
            "Z": [ 1103 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 997 ],
            "C": [ 1040 ],
            "D": [ 953 ],
            "Z": [ 1114 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 980 ],
            "B": [ 953 ],
            "C": [ 1016 ],
            "D": [ 773 ],
            "Z": [ 1115 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1095 ],
            "C": [ 967 ],
            "D": [ 1005 ],
            "Z": [ 1081 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 1116 ],
            "LSR": [ 25 ],
            "Q": [ 854 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x1x1x1x1x1x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1098 ],
            "C": [ 1117 ],
            "D": [ 1118 ],
            "Z": [ 1116 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1119 ],
            "C": [ 1120 ],
            "D": [ 770 ],
            "Z": [ 1098 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 606 ],
            "B": [ 1022 ],
            "C": [ 1119 ],
            "D": [ 556 ],
            "Z": [ 603 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 159 ],
            "C": [ 153 ],
            "D": [ 264 ],
            "Z": [ 1119 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100100111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 764 ],
            "B": [ 763 ],
            "C": [ 762 ],
            "D": [ 761 ],
            "Z": [ 1120 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1121 ],
            "C": [ 936 ],
            "D": [ 1122 ],
            "Z": [ 1117 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 989 ],
            "C": [ 1086 ],
            "D": [ 605 ],
            "Z": [ 1121 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1086 ],
            "B": [ 786 ],
            "C": [ 573 ],
            "D": [ 110 ],
            "Z": [ 1030 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 608 ],
            "D": [ 150 ],
            "Z": [ 1086 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 779 ],
            "D": [ 293 ],
            "Z": [ 1122 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1077 ],
            "B": [ 1093 ],
            "C": [ 1092 ],
            "D": [ 910 ],
            "Z": [ 1118 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx1xxx1xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 980 ],
            "D": [ 1123 ],
            "Z": [ 1093 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x0x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 108 ],
            "C": [ 1115 ],
            "D": [ 583 ],
            "Z": [ 1092 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 1124 ],
            "LSR": [ 25 ],
            "Q": [ 853 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1118 ],
            "B": [ 1124 ],
            "C": [ 583 ],
            "D": [ 1112 ],
            "Z": [ 1090 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x1x0x1x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1110 ],
            "C": [ 1095 ],
            "D": [ 951 ],
            "Z": [ 1112 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_B_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 763 ],
            "B": [ 764 ],
            "C": [ 761 ],
            "D": [ 762 ],
            "Z": [ 1095 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1125 ],
            "B": [ 1126 ],
            "C": [ 1127 ],
            "D": [ 1128 ],
            "Z": [ 1124 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000100010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1117 ],
            "B": [ 1129 ],
            "C": [ 264 ],
            "D": [ 149 ],
            "Z": [ 1125 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_A_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx0xxx1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1129 ],
            "D": [ 989 ],
            "Z": [ 785 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x1x0x1x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1021 ],
            "C": [ 152 ],
            "D": [ 150 ],
            "Z": [ 1129 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1126 ],
            "B": [ 1092 ],
            "C": [ 1077 ],
            "D": [ 910 ],
            "Z": [ 1104 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 777 ],
            "C": [ 1085 ],
            "D": [ 1130 ],
            "Z": [ 1126 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 856 ],
            "C": [ 294 ],
            "D": [ 291 ],
            "Z": [ 1085 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 583 ],
            "D": [ 996 ],
            "Z": [ 1127 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 936 ],
            "B": [ 147 ],
            "C": [ 605 ],
            "D": [ 1128 ],
            "Z": [ 1105 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 773 ],
            "D": [ 1123 ],
            "Z": [ 1128 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1131 ],
            "B": [ 1132 ],
            "C": [ 1130 ],
            "D": [ 1133 ],
            "Z": [ 1075 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1134 ],
            "C": [ 156 ],
            "D": [ 160 ],
            "Z": [ 1131 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1135 ],
            "B": [ 1069 ],
            "C": [ 1022 ],
            "D": [ 1122 ],
            "Z": [ 1134 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_B_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011111011111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 150 ],
            "B": [ 152 ],
            "C": [ 934 ],
            "D": [ 149 ],
            "Z": [ 1135 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1107 ],
            "B": [ 583 ],
            "C": [ 996 ],
            "D": [ 783 ],
            "Z": [ 1132 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010101000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 583 ],
            "B": [ 997 ],
            "C": [ 953 ],
            "D": [ 1040 ],
            "Z": [ 1107 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 764 ],
            "D": [ 763 ],
            "Z": [ 783 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 583 ],
            "B": [ 1108 ],
            "C": [ 967 ],
            "D": [ 1005 ],
            "Z": [ 1130 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:115"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 761 ],
            "B": [ 762 ],
            "C": [ 763 ],
            "D": [ 764 ],
            "Z": [ 1108 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x1x0x1x0x0x0x1"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 773 ],
            "C": [ 765 ],
            "D": [ 760 ],
            "Z": [ 1005 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x0x0x0x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 967 ],
            "C": [ 1001 ],
            "D": [ 1123 ],
            "Z": [ 1133 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x0x0x0x0x0x0x1x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 765 ],
            "C": [ 760 ],
            "D": [ 773 ],
            "Z": [ 1001 ]
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx1xxx0xxx0xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 583 ],
            "D": [ 1108 ],
            "Z": [ 1123 ]
          }
        },
        "uut.ucpu.store_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1042|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1136 ],
            "LSR": [ "0" ],
            "Q": [ 291 ]
          }
        },
        "uut.ucpu.store_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "x1x0x1x0x1x0x0x0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 952 ],
            "C": [ 1039 ],
            "D": [ 926 ],
            "Z": [ 1136 ]
          }
        },
        "uut.ucpu.store_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 979 ],
            "D": [ 765 ],
            "Z": [ 952 ]
          }
        },
        "uut.ucpu.store_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 764 ],
            "D": [ 762 ],
            "Z": [ 1039 ]
          }
        },
        "uut.ucpu.store_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 762 ],
            "D": [ 761 ],
            "Z": [ 926 ]
          }
        },
        "uut.ucpu.write_back_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1053|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 583 ],
            "CLK": [ 4 ],
            "DI": [ 1137 ],
            "LSR": [ "0" ],
            "Q": [ 779 ]
          }
        },
        "uut.ucpu.write_back_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "xxx0xxx0xxx1xxx0"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:107"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1010 ],
            "D": [ 979 ],
            "Z": [ 1137 ]
          }
        }
      },
      "netnames": {
        "btn": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:10"
          }
        },
        "clk_25mhz": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:9"
          }
        },
        "ftdi_rxd": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:8"
          }
        },
        "ftdi_rxd_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "ftdi_rxd_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "ftdi_txd": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:7"
          }
        },
        "gpio_i": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, "0" ],
          "attributes": {
            "src": "ulx3s_6502_top.v:31"
          }
        },
        "gpio_o": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:31"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, "0", "0", "0" ],
          "attributes": {
            "src": "ulx3s_6502_top.v:11"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:15"
          }
        },
        "reset_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:19"
          }
        },
        "reset_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
          }
        },
        "reset_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
          }
        },
        "reset_cnt": {
          "hide_name": 0,
          "bits": [ 29, 28, 35, 34, 33, 32, 31, 30 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:14"
          }
        },
        "reset_cnt_CCU2C_B0_3_COUT": {
          "hide_name": 0,
          "bits": [ "0", 1138, 43, 1139, 40, 1140, 36, 1141 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:23|/usr/local/bin/../share/yosys/ecp5/arith_map.v:54",
            "unused_bits": "1 3 5 7"
          }
        },
        "reset_cnt_CCU2C_B0_COUT": {
          "hide_name": 0,
          "bits": [ 43, 1142, 40, 1143, 36, 1144, 37, 1145 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:23|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55",
            "unused_bits": "1 3 5 6 7"
          }
        },
        "reset_cnt_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 46, 47, 44, 45, 41, 42, 38, 39 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:19"
          }
        },
        "uut.CPU_AB": {
          "hide_name": 0,
          "bits": [ 284, 119, 61, 56, 179, 173, 52, 167, 141, 135, 131, 126, 77, 76, 72, 73 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:17"
          }
        },
        "uut.CPU_AB_LUT4_Z_10_A": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_10_B": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_11_B": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_11_B_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_11_B_LUT4_A_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_11_C": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.CPU_AB_LUT4_Z_11_D": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_12_B": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_AB_LUT4_Z_12_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_13_B": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_AB_LUT4_Z_13_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_A_LUT4_Z_C_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_A_LUT4_Z_C_LUT4_C_1_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_A_LUT4_Z_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_14_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.CPU_AB_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_2_A": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_3_B": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_AB_LUT4_Z_3_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_4_B": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_AB_LUT4_Z_5_B": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_AB_LUT4_Z_5_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_D_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_6_A_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_6_B": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_6_C": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.CPU_AB_LUT4_Z_7_A": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_7_B": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_8_A": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_8_B": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_9_A": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_9_B": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_9_D": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:76"
          }
        },
        "uut.CPU_AB_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
          }
        },
        "uut.CPU_AB_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "uut.CPU_DI": {
          "hide_name": 0,
          "bits": [ 163, 121, 59, 113, 92, 98, 84, 104 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:18"
          }
        },
        "uut.CPU_DO": {
          "hide_name": 0,
          "bits": [ 252, 242, 233, 225, 196, 210, 206, 198 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:19"
          }
        },
        "uut.CPU_DO_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:425|../verilog-6502/cpu.v:436|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_DO_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:76"
          }
        },
        "uut.CPU_DO_LUT4_Z_1_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_1_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:425|../verilog-6502/cpu.v:436|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_DO_LUT4_Z_3_B": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:425|../verilog-6502/cpu.v:436|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_DO_LUT4_Z_3_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_3_B_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_3_D": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:76"
          }
        },
        "uut.CPU_DO_LUT4_Z_3_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_3_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_4_A": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_4_B": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_4_C": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:76"
          }
        },
        "uut.CPU_DO_LUT4_Z_4_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_4_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_5_B": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:425|../verilog-6502/cpu.v:436|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_DO_LUT4_Z_5_D": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:76"
          }
        },
        "uut.CPU_DO_LUT4_Z_5_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_5_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_6_B": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:425|../verilog-6502/cpu.v:436|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_DO_LUT4_Z_6_D": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:76"
          }
        },
        "uut.CPU_DO_LUT4_Z_6_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_6_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_7_B": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:425|../verilog-6502/cpu.v:436|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.CPU_DO_LUT4_Z_7_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_7_B_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_7_D": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:76"
          }
        },
        "uut.CPU_DO_LUT4_Z_7_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_7_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:76"
          }
        },
        "uut.CPU_DO_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
          }
        },
        "uut.CPU_DO_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
          }
        },
        "uut.RX": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:13"
          }
        },
        "uut.TX": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:14"
          }
        },
        "uut.acia_do": {
          "hide_name": 0,
          "bits": [ 333, 331, 328, 325, 323, 321, 318, 316 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:57"
          }
        },
        "uut.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:7"
          }
        },
        "uut.gpio_do": {
          "hide_name": 0,
          "bits": [ 278, 277, 276, 275, 274, 273, 272 ],
          "attributes": {
          }
        },
        "uut.gpio_i": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, "0" ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:11"
          }
        },
        "uut.gpio_o": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:10"
          }
        },
        "uut.mux_sel": {
          "hide_name": 0,
          "bits": [ 283, 282, 281, 280 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:80"
          }
        },
        "uut.ram_do": {
          "hide_name": 0,
          "bits": [ 285, 286, 287, 288, 300, 301, 302, 303 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:41"
          }
        },
        "uut.ram_mem.0.0.0_WEA": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/brams_map.v:74"
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:107"
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
          }
        },
        "uut.ram_mem.0.0.0_WEA_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
          }
        },
        "uut.reset": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:8"
          }
        },
        "uut.rom_do": {
          "hide_name": 0,
          "bits": [ 304, 305, 306, 307, 308, 309, 310, 311 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:73"
          }
        },
        "uut.uacia.acia_rst": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:52"
          }
        },
        "uut.uacia.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:7"
          }
        },
        "uut.uacia.counter_divide_select": {
          "hide_name": 0,
          "bits": [ 313, 312 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:30"
          }
        },
        "uut.uacia.din": {
          "hide_name": 0,
          "bits": [ 252, 242, 233, 225, 196, 210, 206, 198 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:13"
          }
        },
        "uut.uacia.dout": {
          "hide_name": 0,
          "bits": [ 333, 331, 328, 325, 323, 321, 318, 316 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:14"
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
          }
        },
        "uut.uacia.dout_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:7"
          }
        },
        "uut.uacia.my_rx.in_pipe": {
          "hide_name": 0,
          "bits": [ 342, 341, 340, 339, 338, 337, 335, 336 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:19"
          }
        },
        "uut.uacia.my_rx.in_state": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:20"
          }
        },
        "uut.uacia.my_rx.in_state_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.in_state_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rst": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:8"
          }
        },
        "uut.uacia.my_rx.rx_bcnt": {
          "hide_name": 0,
          "bits": [ 358, 359, 357, 355 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:44"
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_bcnt_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:76|/usr/local/bin/../share/yosys/techmap.v:260|/usr/local/bin/../share/yosys/techmap.v:203"
          }
        },
        "uut.uacia.my_rx.rx_busy": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:46"
          }
        },
        "uut.uacia.my_rx.rx_busy_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_dat": {
          "hide_name": 0,
          "bits": [ 378, 376, 329, 326, 372, 370, 319, 334 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:10"
          }
        },
        "uut.uacia.my_rx.rx_err": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:12"
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_CE_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_err_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_rcnt": {
          "hide_name": 0,
          "bits": [ 394, 391, 424, 421, 417, 414, 410, 407, 402, 399, 389, 387 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:45"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_10_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_11_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_1_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_2_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_3_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_4_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_5_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_6_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_7_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_8_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_9_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_9_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_9_DI_LUT4_Z_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 1146, 396, 1147, 419, 1148, 412, 1149, 404, 1150, 405, 1151 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:54",
            "unused_bits": "1 3 5 7 9 11"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:47"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_rx.rx_rcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 396, 1152, 419, 1153, 412, 1154, 404, 1155, 405, 1156, 427, 1157 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:95|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55",
            "unused_bits": "1 3 5 7 9 10 11"
          }
        },
        "uut.uacia.my_rx.rx_serial": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:9"
          }
        },
        "uut.uacia.my_rx.rx_sr": {
          "hide_name": 0,
          "bits": [ 385, 377, 375, 374, 373, 371, 369, 368, 367 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:43"
          }
        },
        "uut.uacia.my_rx.rx_stb": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:127|../src/acia_rx.v:11"
          }
        },
        "uut.uacia.my_rx.rx_stb_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_stb_TRELLIS_FF_Q_CE_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_stb_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_stb_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
          }
        },
        "uut.uacia.my_rx.rx_stb_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:7"
          }
        },
        "uut.uacia.my_tx.rst": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:8"
          }
        },
        "uut.uacia.my_tx.tx_bcnt": {
          "hide_name": 0,
          "bits": [ 440, 441, 439, 436 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:20"
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_1_CE": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_2_CE": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_3_CE": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_bcnt_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:50|/usr/local/bin/../share/yosys/techmap.v:260|/usr/local/bin/../share/yosys/techmap.v:203"
          }
        },
        "uut.uacia.my_tx.tx_busy": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:12"
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:46"
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_busy_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_dat": {
          "hide_name": 0,
          "bits": [ 252, 242, 233, 225, 196, 210, 206, 198 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:9"
          }
        },
        "uut.uacia.my_tx.tx_rcnt": {
          "hide_name": 0,
          "bits": [ 461, 462, 463, 464, 457, 458, 459, 460, 453, 454, 455, 456 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:21"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_10_CE": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_10_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_11_CE": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_11_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_1_CE": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_1_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_2_CE": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 478 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_2_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_3_CE": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_3_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_4_CE": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_4_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_5_CE": {
          "hide_name": 0,
          "bits": [ 488 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_5_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_6_CE": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_6_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_7_CE": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_7_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_8_CE": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_8_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_9_CE": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_9_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_9_DI_LUT4_Z_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 1158, 475, 1159, 498, 1160, 491, 1161, 483, 1162, 484, 1163 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:54",
            "unused_bits": "1 3 5 7 9 11"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 466 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55"
          }
        },
        "uut.uacia.my_tx.tx_rcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 475, 1164, 498, 1165, 491, 1166, 483, 1167, 484, 1168, 506, 1169 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:60|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55",
            "unused_bits": "1 3 5 7 9 10 11"
          }
        },
        "uut.uacia.my_tx.tx_serial": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:11"
          }
        },
        "uut.uacia.my_tx.tx_sr": {
          "hide_name": 0,
          "bits": [ 3, 23, 527, 524, 521, 518, 515, 512, 509 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:141|../src/acia_tx.v:19"
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_1_CE": {
          "hide_name": 0,
          "bits": [ 510 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_2_CE": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 514 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_3_CE": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_4_CE": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_5_CE": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_6_CE": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_7_CE": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
          }
        },
        "uut.uacia.my_tx.tx_sr_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
          }
        },
        "uut.uacia.prev_tx_busy": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:77"
          }
        },
        "uut.uacia.receive_interrupt_enable": {
          "hide_name": 0,
          "bits": [ 534 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:32"
          }
        },
        "uut.uacia.receive_interrupt_enable_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:436"
          }
        },
        "uut.uacia.rs": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:11"
          }
        },
        "uut.uacia.rs_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
          }
        },
        "uut.uacia.rs_LUT4_Z_B_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "uut.uacia.rs_LUT4_Z_B_LUT4_D_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
          }
        },
        "uut.uacia.rs_LUT4_Z_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
          }
        },
        "uut.uacia.rs_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
          }
        },
        "uut.uacia.rs_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.uacia.rs_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.uacia.rst": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:8"
          }
        },
        "uut.uacia.rx": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:12"
          }
        },
        "uut.uacia.rx_dat": {
          "hide_name": 0,
          "bits": [ 378, 376, 329, 326, 372, 370, 319, 334 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:55"
          }
        },
        "uut.uacia.rx_err": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:113"
          }
        },
        "uut.uacia.rx_stb": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:97"
          }
        },
        "uut.uacia.rxf": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:98"
          }
        },
        "uut.uacia.rxf_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
          }
        },
        "uut.uacia.status": {
          "hide_name": 0,
          "bits": [ 533, 542, "0", "0", 379, 379, "0", 1170 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:55",
            "unused_bits": "7"
          }
        },
        "uut.uacia.sym_cntr": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "1", "0", "0", "0", "1", "0", "1" ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:24"
          }
        },
        "uut.uacia.tx": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:15"
          }
        },
        "uut.uacia.tx_busy": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:76"
          }
        },
        "uut.uacia.tx_start_control": {
          "hide_name": 0,
          "bits": [ 541, 540 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:30"
          }
        },
        "uut.uacia.txe": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:75"
          }
        },
        "uut.uacia.txe_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:58|../src/acia.v:155"
          }
        },
        "uut.uacia.txe_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
          }
        },
        "uut.ucpu.AB": {
          "hide_name": 0,
          "bits": [ 284, 119, 61, 56, 179, 173, 52, 167, 141, 135, 131, 126, 77, 76, 72, 73 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:25"
          }
        },
        "uut.ucpu.ABH": {
          "hide_name": 0,
          "bits": [ 164, 137, 544, 128, 91, 97, 80, 105 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:39"
          }
        },
        "uut.ucpu.ABL": {
          "hide_name": 0,
          "bits": [ 539, 120, 67, 112, 182, 176, 183, 170 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:38"
          }
        },
        "uut.ucpu.ADD": {
          "hide_name": 0,
          "bits": [ 143, 122, 63, 114, 93, 99, 82, 111 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:40"
          }
        },
        "uut.ucpu.ADJH": {
          "hide_name": 0,
          "bits": [ "0", 1171, 1172, 1173 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:495",
            "unused_bits": "1 2 3"
          }
        },
        "uut.ucpu.ADJL": {
          "hide_name": 0,
          "bits": [ "0", 1174, 1175, 1176 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:494",
            "unused_bits": "1 2 3"
          }
        },
        "uut.ucpu.ALU.AI7": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:43"
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:633|../verilog-6502/cpu.v:663|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95|/usr/local/bin/../share/yosys/ecp5/cells_map.v:22"
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_LSR_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 554 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.AI7_TRELLIS_FF_Q_LSR_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.BI7": {
          "hide_name": 0,
          "bits": [ 557 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:44"
          }
        },
        "uut.ucpu.ALU.BI7_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 559 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:58"
          }
        },
        "uut.ucpu.ALU.CO": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:29"
          }
        },
        "uut.ucpu.ALU.CO_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:95"
          }
        },
        "uut.ucpu.ALU.CO_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.HC": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:33"
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:494"
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:494"
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_A_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 574 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 575 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:533|/usr/local/bin/../share/yosys/techmap.v:260|/usr/local/bin/../share/yosys/techmap.v:203"
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_C_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 576 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 577 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:533|/usr/local/bin/../share/yosys/techmap.v:263"
          }
        },
        "uut.ucpu.ALU.HC_LUT4_C_Z_LUT4_D_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 578 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.N": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:32"
          }
        },
        "uut.ucpu.ALU.N_LUT4_C_A": {
          "hide_name": 0,
          "bits": [ 580 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.OUT": {
          "hide_name": 0,
          "bits": [ 143, 122, 63, 114, 93, 99, 82, 111 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:28"
          }
        },
        "uut.ucpu.ALU.RDY": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:34"
          }
        },
        "uut.ucpu.ALU.adder_CI": {
          "hide_name": 0,
          "bits": [ 594 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:50"
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 590 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:26"
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 595 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_A_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:675|../verilog-6502/cpu.v:697|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.adder_CI_LUT4_Z_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:708|../verilog-6502/cpu.v:724|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.ALU.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:21"
          }
        },
        "uut.ucpu.ALU.temp": {
          "hide_name": 0,
          "bits": [ 589, 588, 587, 586, 585, 566, 567, 565, 562 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:49"
          }
        },
        "uut.ucpu.ALU.temp_BI": {
          "hide_name": 0,
          "bits": [ 639, 635, 631, 627, 623, 619, 615, 560 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:46"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:72"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_1_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:675|../verilog-6502/cpu.v:697|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:72"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_2_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:675|../verilog-6502/cpu.v:697|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_3_C": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:72"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_3_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 624 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:675|../verilog-6502/cpu.v:697|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_4_C": {
          "hide_name": 0,
          "bits": [ 625 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:72"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_4_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:675|../verilog-6502/cpu.v:697|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_5_C": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:72"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_5_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:675|../verilog-6502/cpu.v:697|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_6_C": {
          "hide_name": 0,
          "bits": [ 633 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:72"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_6_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 636 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:675|../verilog-6502/cpu.v:697|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_7_C": {
          "hide_name": 0,
          "bits": [ 637 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:72"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_7_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 640 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:675|../verilog-6502/cpu.v:697|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 593 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:72"
          }
        },
        "uut.ucpu.ALU.temp_BI_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:675|../verilog-6502/cpu.v:697|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.ALU.temp_HC": {
          "hide_name": 0,
          "bits": [ 579 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:85"
          }
        },
        "uut.ucpu.ALU.temp_HC_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_h": {
          "hide_name": 0,
          "bits": [ 585, 566, 567, 565, 562 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:48"
          }
        },
        "uut.ucpu.ALU.temp_h_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 579, 1177, 648, 1178, 645, 1179 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:91|/usr/local/bin/../share/yosys/ecp5/arith_map.v:54",
            "unused_bits": "1 3 5"
          }
        },
        "uut.ucpu.ALU.temp_h_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 648, 1180, 645, 1181, 646, 1182 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:91|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55",
            "unused_bits": "1 3 4 5"
          }
        },
        "uut.ucpu.ALU.temp_h_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 566, 1183, 565, 1184, 647, 1185 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:91|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55",
            "unused_bits": "1 3 4 5"
          }
        },
        "uut.ucpu.ALU.temp_l": {
          "hide_name": 0,
          "bits": [ 589, 588, 587, 586, 642 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:47"
          }
        },
        "uut.ucpu.ALU.temp_l_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 594, 1186, 652, 1187, 649, 1188 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:90|/usr/local/bin/../share/yosys/ecp5/arith_map.v:54",
            "unused_bits": "1 3 5"
          }
        },
        "uut.ucpu.ALU.temp_l_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 652, 1189, 649, 1190, 650, 1191 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:90|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55",
            "unused_bits": "1 3 4 5"
          }
        },
        "uut.ucpu.ALU.temp_l_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 588, 1192, 586, 1193, 651, 1194 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:90|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55",
            "unused_bits": "1 3 4 5"
          }
        },
        "uut.ucpu.ALU.temp_logic": {
          "hide_name": 0,
          "bits": [ 638, 634, 630, 626, 622, 618, 614, 612, 644 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:45"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 654 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:56|../verilog-6502/ALU.v:60|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_1_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_1_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 661 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:56|../verilog-6502/ALU.v:60|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 662 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 656 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:24"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_2_D_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_C": {
          "hide_name": 0,
          "bits": [ 667 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:56|../verilog-6502/ALU.v:60|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_D": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:24"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 671 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_3_D_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_C": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:56|../verilog-6502/ALU.v:60|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 674 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 676 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_D": {
          "hide_name": 0,
          "bits": [ 669 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:24"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 677 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_4_D_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 678 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_C": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:56|../verilog-6502/ALU.v:60|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_D": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:24"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_5_D_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_C": {
          "hide_name": 0,
          "bits": [ 685 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:56|../verilog-6502/ALU.v:60|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 688 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_D": {
          "hide_name": 0,
          "bits": [ 681 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:24"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 689 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_6_D_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_C": {
          "hide_name": 0,
          "bits": [ 691 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:56|../verilog-6502/ALU.v:60|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 693 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_D": {
          "hide_name": 0,
          "bits": [ 687 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:24"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_7_D_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_8_D": {
          "hide_name": 0,
          "bits": [ 694 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:24"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_8_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_8_D_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 653 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:56|../verilog-6502/ALU.v:60|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 699 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 659 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 660 ],
          "attributes": {
          }
        },
        "uut.ucpu.ALU.temp_logic_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 658 ],
          "attributes": {
          }
        },
        "uut.ucpu.AN": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:59"
          }
        },
        "uut.ucpu.AXYS[0]": {
          "hide_name": 0,
          "bits": [ 261, 248, 239, 230, 270, 221, 191, 203 ],
          "attributes": {
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 703 ],
          "attributes": {
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_1_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 704 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:533|/usr/local/bin/../share/yosys/techmap.v:260|/usr/local/bin/../share/yosys/techmap.v:203"
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_1_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 705 ],
          "attributes": {
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_2_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:533|/usr/local/bin/../share/yosys/techmap.v:260|/usr/local/bin/../share/yosys/techmap.v:203"
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:533|/usr/local/bin/../share/yosys/techmap.v:263"
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
          }
        },
        "uut.ucpu.AXYS[0]_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 706 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:495"
          }
        },
        "uut.ucpu.AXYS[1]": {
          "hide_name": 0,
          "bits": [ 260, 246, 240, 231, 271, 222, 189, 202 ],
          "attributes": {
          }
        },
        "uut.ucpu.AXYS[2]": {
          "hide_name": 0,
          "bits": [ 259, 249, 237, 228, 268, 219, 192, 201 ],
          "attributes": {
          }
        },
        "uut.ucpu.AXYS[3]": {
          "hide_name": 0,
          "bits": [ 262, 247, 238, 229, 269, 220, 190, 204 ],
          "attributes": {
          }
        },
        "uut.ucpu.C": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:51"
          }
        },
        "uut.ucpu.CO": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:69"
          }
        },
        "uut.ucpu.C_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
          }
        },
        "uut.ucpu.C_TRELLIS_FF_Q_CE_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
          }
        },
        "uut.ucpu.C_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:744"
          }
        },
        "uut.ucpu.C_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 720 ],
          "attributes": {
          }
        },
        "uut.ucpu.D": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:54"
          }
        },
        "uut.ucpu.DI": {
          "hide_name": 0,
          "bits": [ 163, 121, 59, 113, 92, 98, 84, 104 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:26"
          }
        },
        "uut.ucpu.DIMUX": {
          "hide_name": 0,
          "bits": [ 163, 121, 59, 113, 92, 98, 84, 104 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:44"
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 723 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 724 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_3_C": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_3_D": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_4_C": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_4_D": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_5_C": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_5_D": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_6_B": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_6_D": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_7_C": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_7_D": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 725 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:84|../src/tst_6502.v:87|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
          }
        },
        "uut.ucpu.DIMUX_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 728 ],
          "attributes": {
          }
        },
        "uut.ucpu.DO": {
          "hide_name": 0,
          "bits": [ 252, 242, 233, 225, 196, 210, 206, 198 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:27"
          }
        },
        "uut.ucpu.D_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
          }
        },
        "uut.ucpu.D_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:807"
          }
        },
        "uut.ucpu.HC": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:60"
          }
        },
        "uut.ucpu.I": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:53"
          }
        },
        "uut.ucpu.IRHOLD": {
          "hide_name": 0,
          "bits": [ 758, 757, 756, 755, 754, 753, 752, 751 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:46"
          }
        },
        "uut.ucpu.IRHOLD_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
          }
        },
        "uut.ucpu.IRHOLD_valid": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:47"
          }
        },
        "uut.ucpu.IRHOLD_valid_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 762 ],
          "attributes": {
          }
        },
        "uut.ucpu.IRHOLD_valid_LUT4_A_2_Z": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
          }
        },
        "uut.ucpu.IRHOLD_valid_LUT4_A_3_Z": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
          }
        },
        "uut.ucpu.IRHOLD_valid_LUT4_A_4_Z": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
          }
        },
        "uut.ucpu.IRHOLD_valid_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:851"
          }
        },
        "uut.ucpu.IRHOLD_valid_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 766 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 770 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_1_Z": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_Z_LUT4_B_A": {
          "hide_name": 0,
          "bits": [ 774 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_Z_LUT4_B_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_Z_LUT4_B_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_Z_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 782 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_LUT4_A_Z_LUT4_B_Z_LUT4_D_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:298"
          }
        },
        "uut.ucpu.I_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 788 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 789 ],
          "attributes": {
          }
        },
        "uut.ucpu.I_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 790 ],
          "attributes": {
          }
        },
        "uut.ucpu.N": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:56"
          }
        },
        "uut.ucpu.NMI": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:30"
          }
        },
        "uut.ucpu.NMI_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1209"
          }
        },
        "uut.ucpu.NMI_edge": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:73"
          }
        },
        "uut.ucpu.N_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 794 ],
          "attributes": {
          }
        },
        "uut.ucpu.N_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 795 ],
          "attributes": {
          }
        },
        "uut.ucpu.N_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 797 ],
          "attributes": {
          }
        },
        "uut.ucpu.N_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 582 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:776"
          }
        },
        "uut.ucpu.P": {
          "hide_name": 0,
          "bits": [ 254, 915, 768, 740, "1", "1", 903, 796 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:96"
          }
        },
        "uut.ucpu.PC": {
          "hide_name": 0,
          "bits": [ 256, 123, 64, 115, 180, 174, 184, 168, 140, 134, 130, 125, 88, 95, 86, 101 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:37"
          }
        },
        "uut.ucpu.PCH": {
          "hide_name": 0,
          "bits": [ 140, 134, 130, 125, 88, 95, 86, 101 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:70"
          }
        },
        "uut.ucpu.PCL": {
          "hide_name": 0,
          "bits": [ 256, 123, 64, 115, 180, 174, 184, 168 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:71"
          }
        },
        "uut.ucpu.PC_inc": {
          "hide_name": 0,
          "bits": [ 816 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:108"
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 1195, 819, 1196, 829, 1197, 826, 1198, 822, 1199, 823, 1200, 838, 1201, 834, 1202 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:351|/usr/local/bin/../share/yosys/ecp5/arith_map.v:54",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0_S0": {
          "hide_name": 0,
          "bits": [ 807, 806, 805, 804, 803, 802, 815, 814, 813, 812, 811, 810, 809, 808, 801, 800 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:349"
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0_S0_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 819, 1203, 829, 1204, 826, 1205, 822, 1206, 823, 1207, 838, 1208, 834, 1209, 835, 1210 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:351|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55",
            "unused_bits": "1 3 5 7 9 11 13 14 15"
          }
        },
        "uut.ucpu.PC_inc_CCU2C_A0_S1": {
          "hide_name": 0,
          "bits": [ 806, 1211, 804, 1212, 802, 1213, 814, 1214, 812, 1215, 810, 1216, 808, 1217, 800, 1218 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:351|/usr/local/bin/../share/yosys/ecp5/arith_map.v:55",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 841 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 842 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_B_LUT4_Z_A_LUT4_A_C": {
          "hide_name": 0,
          "bits": [ 848 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_B_LUT4_Z_A_LUT4_A_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 849 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_A_B": {
          "hide_name": 0,
          "bits": [ 780 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 856 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 857 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_A_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 859 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 862 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 863 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_B_A": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_B_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 868 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_B_Z_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 871 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 872 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_C_LUT4_Z_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 847 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_inc_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 869 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp": {
          "hide_name": 0,
          "bits": [ 817, 818, 830, 831, 827, 828, 824, 825, 820, 821, 839, 840, 836, 837, 832, 833 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:109"
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_10_A": {
          "hide_name": 0,
          "bits": [ 878 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_11_A": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_12_A": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_13_A": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_14_B": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_15_B": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_2_A": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_3_A": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_3_B": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_4_A": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_4_B": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_5_A": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_5_B": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_6_A": {
          "hide_name": 0,
          "bits": [ 894 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_6_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 895 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:297|../verilog-6502/cpu.v:314|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_7_A": {
          "hide_name": 0,
          "bits": [ 896 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_7_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:297|../verilog-6502/cpu.v:314|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_7_C": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_8_A": {
          "hide_name": 0,
          "bits": [ 898 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_9_A": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_9_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_9_C": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 873 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 875 ],
          "attributes": {
          }
        },
        "uut.ucpu.PC_temp_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
          }
        },
        "uut.ucpu.RDY": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:31"
          }
        },
        "uut.ucpu.V": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:55"
          }
        },
        "uut.ucpu.V_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 904 ],
          "attributes": {
          }
        },
        "uut.ucpu.V_LUT4_C_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
          }
        },
        "uut.ucpu.V_LUT4_C_Z_LUT4_C_Z_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 908 ],
          "attributes": {
          }
        },
        "uut.ucpu.V_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 911 ],
          "attributes": {
          }
        },
        "uut.ucpu.V_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
          }
        },
        "uut.ucpu.V_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 912 ],
          "attributes": {
          }
        },
        "uut.ucpu.V_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 913 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:819"
          }
        },
        "uut.ucpu.Z": {
          "hide_name": 0,
          "bits": [ 915 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:52"
          }
        },
        "uut.ucpu.Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
          }
        },
        "uut.ucpu.Z_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 916 ],
          "attributes": {
          }
        },
        "uut.ucpu.Z_LUT4_D_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
          }
        },
        "uut.ucpu.Z_LUT4_D_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
          }
        },
        "uut.ucpu.Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:764"
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 919 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:57"
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 922 ],
          "attributes": {
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 923 ],
          "attributes": {
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
          }
        },
        "uut.ucpu.Z_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
          }
        },
        "uut.ucpu.adc_bcd": {
          "hide_name": 0,
          "bits": [ 563 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:131"
          }
        },
        "uut.ucpu.adc_bcd_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 743 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1091"
          }
        },
        "uut.ucpu.adc_sbc": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:120"
          }
        },
        "uut.ucpu.adc_sbc_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 924 ],
          "attributes": {
          }
        },
        "uut.ucpu.adc_sbc_TRELLIS_FF_Q_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 858 ],
          "attributes": {
          }
        },
        "uut.ucpu.adc_sbc_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1082"
          }
        },
        "uut.ucpu.adj_bcd": {
          "hide_name": 0,
          "bits": [ 568 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:132"
          }
        },
        "uut.ucpu.adj_bcd_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:491"
          }
        },
        "uut.ucpu.backwards": {
          "hide_name": 0,
          "bits": [ 928 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:124"
          }
        },
        "uut.ucpu.backwards_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 929 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 931 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_C_LUT4_B_A": {
          "hide_name": 0,
          "bits": [ 933 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_C_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 786 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_C_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 866 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 930 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_D_LUT4_Z_C_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_B_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 932 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 845 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_C_Z_LUT4_B_A": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_C_Z_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_C_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 937 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_C_Z_LUT4_B_Z_LUT4_A_C": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 940 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_D_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 941 ],
          "attributes": {
          }
        },
        "uut.ucpu.backwards_LUT4_D_B_LUT4_Z_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:425|../verilog-6502/cpu.v:436|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.backwards_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 592 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:589|../verilog-6502/cpu.v:600|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "uut.ucpu.bit_ins": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:138"
          }
        },
        "uut.ucpu.bit_ins_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 799 ],
          "attributes": {
          }
        },
        "uut.ucpu.bit_ins_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 946 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1142|../verilog-6502/cpu.v:1159|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.bit_ins_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 950 ],
          "attributes": {
          }
        },
        "uut.ucpu.bit_ins_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
          }
        },
        "uut.ucpu.bit_ins_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 957 ],
          "attributes": {
          }
        },
        "uut.ucpu.clc": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:141"
          }
        },
        "uut.ucpu.clc_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 959 ],
          "attributes": {
          }
        },
        "uut.ucpu.clc_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178"
          }
        },
        "uut.ucpu.cld": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:143"
          }
        },
        "uut.ucpu.cld_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
          }
        },
        "uut.ucpu.cld_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178"
          }
        },
        "uut.ucpu.cli": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:145"
          }
        },
        "uut.ucpu.cli_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 793 ],
          "attributes": {
          }
        },
        "uut.ucpu.cli_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 966 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178"
          }
        },
        "uut.ucpu.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:23"
          }
        },
        "uut.ucpu.clv": {
          "hide_name": 0,
          "bits": [ 968 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:147"
          }
        },
        "uut.ucpu.clv_LUT4_D_1_B": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
          }
        },
        "uut.ucpu.clv_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 914 ],
          "attributes": {
          }
        },
        "uut.ucpu.clv_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178"
          }
        },
        "uut.ucpu.clv_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 970 ],
          "attributes": {
          }
        },
        "uut.ucpu.compare": {
          "hide_name": 0,
          "bits": [ 972 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:121"
          }
        },
        "uut.ucpu.compare_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 960 ],
          "attributes": {
          }
        },
        "uut.ucpu.compare_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1110"
          }
        },
        "uut.ucpu.compare_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
          }
        },
        "uut.ucpu.compare_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
          }
        },
        "uut.ucpu.cond_code": {
          "hide_name": 0,
          "bits": [ 905, 901, 902 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:126"
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:851"
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:851"
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_DI_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 980 ],
          "attributes": {
          }
        },
        "uut.ucpu.cond_code_TRELLIS_FF_Q_DI_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
          }
        },
        "uut.ucpu.dst_reg": {
          "hide_name": 0,
          "bits": [ 982, 987 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:112"
          }
        },
        "uut.ucpu.dst_reg_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 984 ],
          "attributes": {
          }
        },
        "uut.ucpu.dst_reg_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 985 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:541|../verilog-6502/cpu.v:550|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.dst_reg_LUT4_D_A_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 989 ],
          "attributes": {
          }
        },
        "uut.ucpu.dst_reg_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 993 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:991|../verilog-6502/cpu.v:1001|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_1_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 994 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:991|../verilog-6502/cpu.v:1001|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_1_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 995 ],
          "attributes": {
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 998 ],
          "attributes": {
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 999 ],
          "attributes": {
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 992 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:991|../verilog-6502/cpu.v:1001|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1002 ],
          "attributes": {
          }
        },
        "uut.ucpu.dst_reg_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
          }
        },
        "uut.ucpu.inc": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:116"
          }
        },
        "uut.ucpu.inc_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:718"
          }
        },
        "uut.ucpu.inc_LUT4_C_Z_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "uut.ucpu.inc_LUT4_C_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:708|../verilog-6502/cpu.v:724|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.inc_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1009 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1072"
          }
        },
        "uut.ucpu.inc_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
          }
        },
        "uut.ucpu.inc_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1000 ],
          "attributes": {
          }
        },
        "uut.ucpu.inc_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1010 ],
          "attributes": {
          }
        },
        "uut.ucpu.index_y": {
          "hide_name": 0,
          "bits": [ 1012 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:114"
          }
        },
        "uut.ucpu.index_y_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
          }
        },
        "uut.ucpu.index_y_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1013 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1030"
          }
        },
        "uut.ucpu.index_y_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1014 ],
          "attributes": {
          }
        },
        "uut.ucpu.index_y_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
          }
        },
        "uut.ucpu.index_y_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
          }
        },
        "uut.ucpu.index_y_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_only": {
          "hide_name": 0,
          "bits": [ 1017 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:118"
          }
        },
        "uut.ucpu.load_only_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:722"
          }
        },
        "uut.ucpu.load_only_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 553 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 990 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_B_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_only_LUT4_D_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_only_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_only_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 971 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1064"
          }
        },
        "uut.ucpu.load_only_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 979 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:115"
          }
        },
        "uut.ucpu.load_reg_LUT4_D_1_C": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_1_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 798 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1029 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z_LUT4_C_1_A": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z_LUT4_C_1_B": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z_LUT4_C_1_D": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_C_LUT4_D_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1031 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 573 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1026 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:471"
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 715 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_LUT4_D_Z_LUT4_B_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:972"
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1040 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
          }
        },
        "uut.ucpu.load_reg_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
          }
        },
        "uut.ucpu.op": {
          "hide_name": 0,
          "bits": [ 1042, 1043, 943, 1045 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:129"
          }
        },
        "uut.ucpu.op_LUT4_B_2_C": {
          "hide_name": 0,
          "bits": [ 1044 ],
          "attributes": {
          }
        },
        "uut.ucpu.op_LUT4_B_2_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 1047 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1142|../verilog-6502/cpu.v:1159|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_1_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1048 ],
          "attributes": {
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_1_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1049 ],
          "attributes": {
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 1050 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1142|../verilog-6502/cpu.v:1159|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_2_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1142|../verilog-6502/cpu.v:1159|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_3_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1142|../verilog-6502/cpu.v:1159|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 949 ],
          "attributes": {
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 962 ],
          "attributes": {
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
          }
        },
        "uut.ucpu.op_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
          }
        },
        "uut.ucpu.php": {
          "hide_name": 0,
          "bits": [ 1052 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:140"
          }
        },
        "uut.ucpu.php_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
          }
        },
        "uut.ucpu.php_LUT4_D_2_C": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
          }
        },
        "uut.ucpu.php_LUT4_D_2_Z": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
          }
        },
        "uut.ucpu.php_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 608 ],
          "attributes": {
          }
        },
        "uut.ucpu.php_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
          }
        },
        "uut.ucpu.php_LUT4_D_C_LUT4_C_1_D": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
          }
        },
        "uut.ucpu.php_LUT4_D_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
          }
        },
        "uut.ucpu.php_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
          }
        },
        "uut.ucpu.php_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1053 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178"
          }
        },
        "uut.ucpu.php_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 996 ],
          "attributes": {
          }
        },
        "uut.ucpu.php_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 925 ],
          "attributes": {
          }
        },
        "uut.ucpu.plp": {
          "hide_name": 0,
          "bits": [ 584 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:139"
          }
        },
        "uut.ucpu.plp_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1054 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178"
          }
        },
        "uut.ucpu.plp_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 951 ],
          "attributes": {
          }
        },
        "uut.ucpu.res": {
          "hide_name": 0,
          "bits": [ 1055 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:150"
          }
        },
        "uut.ucpu.res_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 787 ],
          "attributes": {
          }
        },
        "uut.ucpu.res_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
          }
        },
        "uut.ucpu.reset": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:24"
          }
        },
        "uut.ucpu.rotate": {
          "hide_name": 0,
          "bits": [ 1006 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:123"
          }
        },
        "uut.ucpu.rotate_LUT4_B_A": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
          }
        },
        "uut.ucpu.rotate_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 597 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:708|../verilog-6502/cpu.v:724|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.rotate_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1056 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1130"
          }
        },
        "uut.ucpu.rotate_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1057 ],
          "attributes": {
          }
        },
        "uut.ucpu.sec": {
          "hide_name": 0,
          "bits": [ 1058 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:142"
          }
        },
        "uut.ucpu.sec_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1059 ],
          "attributes": {
          }
        },
        "uut.ucpu.sec_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1060 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178"
          }
        },
        "uut.ucpu.sed": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:144"
          }
        },
        "uut.ucpu.sed_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
          }
        },
        "uut.ucpu.sed_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1062 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178"
          }
        },
        "uut.ucpu.sed_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 953 ],
          "attributes": {
          }
        },
        "uut.ucpu.sei": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:146"
          }
        },
        "uut.ucpu.sei_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
          }
        },
        "uut.ucpu.sei_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
          }
        },
        "uut.ucpu.sei_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 792 ],
          "attributes": {
          }
        },
        "uut.ucpu.sei_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1064 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1178"
          }
        },
        "uut.ucpu.shift": {
          "hide_name": 0,
          "bits": [ 719 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:122"
          }
        },
        "uut.ucpu.shift_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1065 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1100"
          }
        },
        "uut.ucpu.shift_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 997 ],
          "attributes": {
          }
        },
        "uut.ucpu.shift_right": {
          "hide_name": 0,
          "bits": [ 1066 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:127"
          }
        },
        "uut.ucpu.shift_right_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:615"
          }
        },
        "uut.ucpu.shift_right_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 591 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:569|../verilog-6502/ALU.v:22"
          }
        },
        "uut.ucpu.shift_right_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 948 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg": {
          "hide_name": 0,
          "bits": [ 1068, 1067 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:111"
          }
        },
        "uut.ucpu.src_reg_LUT4_A_1_B": {
          "hide_name": 0,
          "bits": [ 991 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_1_C": {
          "hide_name": 0,
          "bits": [ 927 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_1_D": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_B": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 791 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 988 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_A_LUT4_Z_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 583 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 609 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:362|../verilog-6502/cpu.v:401|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 934 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_B_LUT4_Z_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 986 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 1071 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1011|../verilog-6502/cpu.v:1021|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1011|../verilog-6502/cpu.v:1021|/usr/local/bin/../share/yosys/techmap.v:445"
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1011|../verilog-6502/cpu.v:1021|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1074 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
          }
        },
        "uut.ucpu.src_reg_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
          }
        },
        "uut.ucpu.state": {
          "hide_name": 0,
          "bits": [ 853, 854, 852, 851, 152, 150 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1077 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1082 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_1_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 1088 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1089 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 784 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1106 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1104 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1101 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 776 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1111 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1103 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1114 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1119 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1117 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1121 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1086 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 936 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1122 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1118 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1092 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 910 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_B_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1110 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_B_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1129 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_A_LUT4_Z_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 785 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1085 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_5_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1075 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1134 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1135 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1069 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1130 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1005 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1001 ],
          "attributes": {
          }
        },
        "uut.ucpu.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1123 ],
          "attributes": {
          }
        },
        "uut.ucpu.store": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:119"
          }
        },
        "uut.ucpu.store_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1136 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1042"
          }
        },
        "uut.ucpu.store_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 952 ],
          "attributes": {
          }
        },
        "uut.ucpu.store_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
          }
        },
        "uut.ucpu.store_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
          }
        },
        "uut.ucpu.write_back": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:117"
          }
        },
        "uut.ucpu.write_back_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1137 ],
          "attributes": {
            "src": "ulx3s_6502_top.v:33|../src/tst_6502.v:21|../verilog-6502/cpu.v:1053"
          }
        }
      }
    }
  }
}
