

================================================================
== Vitis HLS Report for 'v_mix_rgb2yuv_false_s'
================================================================
* Date:           Thu Jul 18 12:04:22 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     4353|  8303041|  43.530 us|  83.030 ms|  4353|  8303041|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                         Instance                         |                     Module                     |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62  |v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2  |       66|     3842|  0.660 us|  38.420 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1040_1  |     4352|  8303040|  68 ~ 3844|          -|          -|  64 ~ 2160|        no|
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      15|     82|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     62|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      33|    169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62  |v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2  |        0|   0|  15|  82|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |Total                                                     |                                                |        0|   0|  15|  82|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |y_12_fu_84_p2         |         +|   0|  0|  12|          12|           1|
    |icmp_ln1040_fu_79_p2  |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1       |        or|   0|  0|   1|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  25|          25|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  17|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |outLayer2_read  |   9|          2|    1|          2|
    |outYuv_write    |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    |y_fu_46         |   9|          2|   12|         24|
    +----------------+----+-----------+-----+-----------+
    |Total           |  62|         14|   17|         36|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |   3|   0|    3|          0|
    |ap_done_reg                                                            |   1|   0|    1|          0|
    |grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                         |   1|   0|    1|          0|
    |y_fu_46                                                                |  12|   0|   12|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |  18|   0|   18|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  v_mix_rgb2yuv<false>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  v_mix_rgb2yuv<false>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  v_mix_rgb2yuv<false>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  v_mix_rgb2yuv<false>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  v_mix_rgb2yuv<false>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  v_mix_rgb2yuv<false>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  v_mix_rgb2yuv<false>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  v_mix_rgb2yuv<false>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  v_mix_rgb2yuv<false>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  v_mix_rgb2yuv<false>|  return value|
|outLayer2_dout            |   in|   24|     ap_fifo|             outLayer2|       pointer|
|outLayer2_num_data_valid  |   in|    3|     ap_fifo|             outLayer2|       pointer|
|outLayer2_fifo_cap        |   in|    3|     ap_fifo|             outLayer2|       pointer|
|outLayer2_empty_n         |   in|    1|     ap_fifo|             outLayer2|       pointer|
|outLayer2_read            |  out|    1|     ap_fifo|             outLayer2|       pointer|
|height_val                |   in|   12|   ap_stable|            height_val|        scalar|
|width_val                 |   in|   12|   ap_stable|             width_val|        scalar|
|outYuv_din                |  out|   24|     ap_fifo|                outYuv|       pointer|
|outYuv_num_data_valid     |   in|    3|     ap_fifo|                outYuv|       pointer|
|outYuv_fifo_cap           |   in|    3|     ap_fifo|                outYuv|       pointer|
|outYuv_full_n             |   in|    1|     ap_fifo|                outYuv|       pointer|
|outYuv_write              |  out|    1|     ap_fifo|                outYuv|       pointer|
+--------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034]   --->   Operation 4 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%width_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %width_val"   --->   Operation 5 'read' 'width_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%height_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %height_val"   --->   Operation 6 'read' 'height_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %height_val, void "   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %width_val, void "   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer2, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outYuv, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln1034 = store i12 0, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034]   --->   Operation 11 'store' 'store_ln1034' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln1040 = br void %VITIS_LOOP_1042_2" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040]   --->   Operation 12 'br' 'br_ln1040' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.39>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%y_11 = load i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040]   --->   Operation 13 'load' 'y_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.54ns)   --->   "%icmp_ln1040 = icmp_eq  i12 %y_11, i12 %height_val_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040]   --->   Operation 14 'icmp' 'icmp_ln1040' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 2160, i64 0"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.54ns)   --->   "%y_12 = add i12 %y_11, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040]   --->   Operation 16 'add' 'y_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1040 = br i1 %icmp_ln1040, void %VITIS_LOOP_1042_2.split, void %for.end14.loopexit" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040]   --->   Operation 17 'br' 'br_ln1040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 18 'wait' 'empty' <Predicate = (!icmp_ln1040)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.84ns)   --->   "%call_ln0 = call void @v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2, i12 %width_val_read, i24 %outLayer2, i24 %outYuv"   --->   Operation 19 'call' 'call_ln0' <Predicate = (!icmp_ln1040)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (1.29ns)   --->   "%store_ln1034 = store i12 %y_12, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034]   --->   Operation 20 'store' 'store_ln1034' <Predicate = (!icmp_ln1040)> <Delay = 1.29>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln1050 = ret" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1050]   --->   Operation 21 'ret' 'ret_ln1050' <Predicate = (icmp_ln1040)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln1040 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040]   --->   Operation 22 'specloopname' 'specloopname_ln1040' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (4.14ns)   --->   "%call_ln0 = call void @v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2, i12 %width_val_read, i24 %outLayer2, i24 %outYuv"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln1040 = br void %VITIS_LOOP_1042_2" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040]   --->   Operation 24 'br' 'br_ln1040' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outLayer2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ width_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ outYuv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 0111]
width_val_read        (read             ) [ 0011]
height_val_read       (read             ) [ 0011]
specstablecontent_ln0 (specstablecontent) [ 0000]
specstablecontent_ln0 (specstablecontent) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln1034          (store            ) [ 0000]
br_ln1040             (br               ) [ 0000]
y_11                  (load             ) [ 0000]
icmp_ln1040           (icmp             ) [ 0011]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
y_12                  (add              ) [ 0000]
br_ln1040             (br               ) [ 0000]
empty                 (wait             ) [ 0000]
store_ln1034          (store            ) [ 0000]
ret_ln1050            (ret              ) [ 0000]
specloopname_ln1040   (specloopname     ) [ 0000]
call_ln0              (call             ) [ 0000]
br_ln1040             (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outLayer2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outYuv">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outYuv"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="y_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="width_val_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="12" slack="0"/>
<pin id="52" dir="0" index="1" bw="12" slack="0"/>
<pin id="53" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_val_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="height_val_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="12" slack="0"/>
<pin id="58" dir="0" index="1" bw="12" slack="0"/>
<pin id="59" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_val_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="12" slack="1"/>
<pin id="65" dir="0" index="2" bw="24" slack="0"/>
<pin id="66" dir="0" index="3" bw="24" slack="0"/>
<pin id="67" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln1034_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="12" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1034/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="y_11_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="1"/>
<pin id="78" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_11/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln1040_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="12" slack="1"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1040/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="y_12_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_12/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln1034_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="0" index="1" bw="12" slack="1"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1034/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="y_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="0"/>
<pin id="97" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="102" class="1005" name="width_val_read_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="1"/>
<pin id="104" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="width_val_read "/>
</bind>
</comp>

<comp id="107" class="1005" name="height_val_read_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="1"/>
<pin id="109" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="height_val_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="76" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="46" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="100"><net_src comp="95" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="101"><net_src comp="95" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="105"><net_src comp="50" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="110"><net_src comp="56" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outYuv | {2 3 }
 - Input state : 
	Port: v_mix_rgb2yuv<false> : outLayer2 | {2 3 }
	Port: v_mix_rgb2yuv<false> : height_val | {1 }
	Port: v_mix_rgb2yuv<false> : width_val | {1 }
  - Chain level:
	State 1
		store_ln1034 : 1
	State 2
		icmp_ln1040 : 1
		y_12 : 1
		br_ln1040 : 2
		store_ln1034 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|
| Operation|                      Functional Unit                     |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|
|   call   | grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62 |    12   |    24   |
|----------|----------------------------------------------------------|---------|---------|
|   icmp   |                     icmp_ln1040_fu_79                    |    0    |    12   |
|----------|----------------------------------------------------------|---------|---------|
|    add   |                        y_12_fu_84                        |    0    |    12   |
|----------|----------------------------------------------------------|---------|---------|
|   read   |                 width_val_read_read_fu_50                |    0    |    0    |
|          |                height_val_read_read_fu_56                |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   Total  |                                                          |    12   |    48   |
|----------|----------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|height_val_read_reg_107|   12   |
| width_val_read_reg_102|   12   |
|        y_reg_95       |   12   |
+-----------------------+--------+
|         Total         |   36   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   12   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   48   |   48   |
+-----------+--------+--------+
