

================================================================
== Vitis HLS Report for 'compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7'
================================================================
* Date:           Tue Apr  4 19:45:56 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  31.444 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.840 us|  0.840 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_217_6_VITIS_LOOP_219_7  |       12|       12|         5|          1|          1|     9|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     155|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|        0|     909|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|      341|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    15|      341|    1200|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U1435  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U1436  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U1437  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1438   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1439   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1440   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  15|  0|  909|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln217_1_fu_308_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln217_2_fu_319_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln217_3_fu_222_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln217_fu_231_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln219_fu_381_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln224_1_fu_370_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln224_fu_359_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln226_fu_334_p2       |         +|   0|  0|   7|           4|           4|
    |empty_437_fu_348_p2       |         -|   0|  0|  12|           4|           4|
    |empty_fu_210_p2           |         -|   0|  0|  12|           4|           4|
    |p_mid130_fu_289_p2        |         -|   0|  0|  12|           4|           4|
    |sub_ln226_fu_271_p2       |         -|   0|  0|   7|           4|           4|
    |icmp_ln217_fu_216_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln219_fu_237_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln217_1_fu_251_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln217_2_fu_295_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln217_fu_243_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 155|          54|          44|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_39                   |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten32_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_50                                 |   9|          2|    2|          4|
    |indvar_flatten32_fu_54                  |   9|          2|    4|          8|
    |j_fu_46                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   18|         36|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln226_reg_446                 |   4|   0|    4|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_50                           |   2|   0|    2|          0|
    |indvar_flatten32_fu_54            |   4|   0|    4|          0|
    |j_fu_46                           |   2|   0|    2|          0|
    |mul103_1_reg_471                  |  32|   0|   32|          0|
    |mul103_1_reg_471_pp0_iter2_reg    |  32|   0|   32|          0|
    |mul103_2_reg_476                  |  32|   0|   32|          0|
    |mul_reg_466                       |  32|   0|   32|          0|
    |sum_2_1_reg_486                   |  32|   0|   32|          0|
    |sum_2_reg_481                     |  32|   0|   32|          0|
    |add_ln226_reg_446                 |  64|  32|    4|          0|
    |mul103_2_reg_476                  |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 341|  64|  249|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_217_6_VITIS_LOOP_219_7|  return value|
|ABt_U_address0  |  out|    4|   ap_memory|                                                       ABt_U|         array|
|ABt_U_ce0       |  out|    1|   ap_memory|                                                       ABt_U|         array|
|ABt_U_q0        |   in|   32|   ap_memory|                                                       ABt_U|         array|
|ABt_U_address1  |  out|    4|   ap_memory|                                                       ABt_U|         array|
|ABt_U_ce1       |  out|    1|   ap_memory|                                                       ABt_U|         array|
|ABt_U_q1        |   in|   32|   ap_memory|                                                       ABt_U|         array|
|ABt_U_address2  |  out|    4|   ap_memory|                                                       ABt_U|         array|
|ABt_U_ce2       |  out|    1|   ap_memory|                                                       ABt_U|         array|
|ABt_U_q2        |   in|   32|   ap_memory|                                                       ABt_U|         array|
|R_address0      |  out|    4|   ap_memory|                                                           R|         array|
|R_ce0           |  out|    1|   ap_memory|                                                           R|         array|
|R_we0           |  out|    1|   ap_memory|                                                           R|         array|
|R_d0            |  out|   32|   ap_memory|                                                           R|         array|
|ABt_V_address0  |  out|    4|   ap_memory|                                                       ABt_V|         array|
|ABt_V_ce0       |  out|    1|   ap_memory|                                                       ABt_V|         array|
|ABt_V_q0        |   in|   32|   ap_memory|                                                       ABt_V|         array|
|ABt_V_address1  |  out|    4|   ap_memory|                                                       ABt_V|         array|
|ABt_V_ce1       |  out|    1|   ap_memory|                                                       ABt_V|         array|
|ABt_V_q1        |   in|   32|   ap_memory|                                                       ABt_V|         array|
|ABt_V_address2  |  out|    4|   ap_memory|                                                       ABt_V|         array|
|ABt_V_ce2       |  out|    1|   ap_memory|                                                       ABt_V|         array|
|ABt_V_q2        |   in|   32|   ap_memory|                                                       ABt_V|         array|
+----------------+-----+-----+------------+------------------------------------------------------------+--------------+

