

================================================================
== Vivado HLS Report for 'generate_ibh_512_s'
================================================================
* Date:           Mon Mar  1 13:04:19 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.447|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     109|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     159|    -|
|Register         |        -|      -|     397|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     397|     268|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |nextPsn_V_fu_588_p2               |     +    |      0|  0|  31|          24|          24|
    |p_Val2_s_fu_473_p2                |     +    |      0|  0|  31|           2|          24|
    |ap_condition_154                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_212                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_217                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_230                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_272                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_69                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op77_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op80_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op89_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op92_write_state2    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op10          |    and   |      0|  0|   2|           1|           1|
    |tmp_16_nbreadreq_fu_150_p3        |    and   |      0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_180_p3           |    and   |      0|  0|   2|           1|           0|
    |icmp_ln1172_fu_407_p2             |   icmp   |      0|  0|  11|           5|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 109|          49|          70|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_tmp_header_V_reg_208  |  15|          3|   96|        288|
    |header_header_V                            |  15|          3|   96|        288|
    |stateTable2txIbh_rsp_1_blk_n               |   9|          2|    1|          2|
    |txIbh2stateTable_upd_1_blk_n               |   9|          2|    1|          2|
    |txIbh2stateTable_upd_1_din                 |  15|          3|   41|        123|
    |tx_dstQpFifo_V_V_blk_n                     |   9|          2|    1|          2|
    |tx_ibhHeaderFifo_V_blk_n                   |   9|          2|    1|          2|
    |tx_ibhHeaderFifo_V_din                     |  15|          3|  113|        339|
    |tx_ibhMetaFifo_V_des_blk_n                 |   9|          2|    1|          2|
    |tx_ibhMetaFifo_V_num_blk_n                 |   9|          2|    1|          2|
    |tx_ibhMetaFifo_V_op_s_blk_n                |   9|          2|    1|          2|
    |tx_ibhMetaFifo_V_par_blk_n                 |   9|          2|    1|          2|
    |tx_ibhMetaFifo_V_psn_blk_n                 |   9|          2|    1|          2|
    |tx_ibhMetaFifo_V_val_blk_n                 |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 159|         34|  357|       1060|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_header_V_reg_208  |  96|   0|   96|          0|
    |gi_state_1                                 |   1|   0|    1|          0|
    |gi_state_1_load_reg_617                    |   1|   0|    1|          0|
    |header_header_V                            |  96|   0|   96|          0|
    |icmp_ln1172_reg_653                        |   1|   0|    1|          0|
    |meta_dest_qp_V_3                           |  24|   0|   24|          0|
    |meta_numPkg_V_1                            |  22|   0|   22|          0|
    |meta_op_code_7                             |   5|   0|    5|          0|
    |p_Result_89_reg_639                        |  96|   0|   96|          0|
    |p_Val2_56_reg_648                          |  24|   0|   24|          0|
    |tmp_15_reg_621                             |   1|   0|    1|          0|
    |tmp_16_reg_625                             |   1|   0|    1|          0|
    |tmp_dest_qp_V_reg_629                      |  24|   0|   24|          0|
    |tmp_reg_644                                |   1|   0|    1|          0|
    |tmp_validPSN_reg_635                       |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 397|   0|  397|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |    generate_ibh<512>   | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |    generate_ibh<512>   | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |    generate_ibh<512>   | return value |
|ap_done                         | out |    1| ap_ctrl_hs |    generate_ibh<512>   | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |    generate_ibh<512>   | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |    generate_ibh<512>   | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |    generate_ibh<512>   | return value |
|tx_ibhMetaFifo_V_op_s_dout      |  in |    5|   ap_fifo  |  tx_ibhMetaFifo_V_op_s |    pointer   |
|tx_ibhMetaFifo_V_op_s_empty_n   |  in |    1|   ap_fifo  |  tx_ibhMetaFifo_V_op_s |    pointer   |
|tx_ibhMetaFifo_V_op_s_read      | out |    1|   ap_fifo  |  tx_ibhMetaFifo_V_op_s |    pointer   |
|tx_ibhMetaFifo_V_par_dout       |  in |   16|   ap_fifo  |  tx_ibhMetaFifo_V_par  |    pointer   |
|tx_ibhMetaFifo_V_par_empty_n    |  in |    1|   ap_fifo  |  tx_ibhMetaFifo_V_par  |    pointer   |
|tx_ibhMetaFifo_V_par_read       | out |    1|   ap_fifo  |  tx_ibhMetaFifo_V_par  |    pointer   |
|tx_ibhMetaFifo_V_des_dout       |  in |   24|   ap_fifo  |  tx_ibhMetaFifo_V_des  |    pointer   |
|tx_ibhMetaFifo_V_des_empty_n    |  in |    1|   ap_fifo  |  tx_ibhMetaFifo_V_des  |    pointer   |
|tx_ibhMetaFifo_V_des_read       | out |    1|   ap_fifo  |  tx_ibhMetaFifo_V_des  |    pointer   |
|tx_ibhMetaFifo_V_psn_dout       |  in |   24|   ap_fifo  |  tx_ibhMetaFifo_V_psn  |    pointer   |
|tx_ibhMetaFifo_V_psn_empty_n    |  in |    1|   ap_fifo  |  tx_ibhMetaFifo_V_psn  |    pointer   |
|tx_ibhMetaFifo_V_psn_read       | out |    1|   ap_fifo  |  tx_ibhMetaFifo_V_psn  |    pointer   |
|tx_ibhMetaFifo_V_val_dout       |  in |    1|   ap_fifo  |  tx_ibhMetaFifo_V_val  |    pointer   |
|tx_ibhMetaFifo_V_val_empty_n    |  in |    1|   ap_fifo  |  tx_ibhMetaFifo_V_val  |    pointer   |
|tx_ibhMetaFifo_V_val_read       | out |    1|   ap_fifo  |  tx_ibhMetaFifo_V_val  |    pointer   |
|tx_ibhMetaFifo_V_num_dout       |  in |   22|   ap_fifo  |  tx_ibhMetaFifo_V_num  |    pointer   |
|tx_ibhMetaFifo_V_num_empty_n    |  in |    1|   ap_fifo  |  tx_ibhMetaFifo_V_num  |    pointer   |
|tx_ibhMetaFifo_V_num_read       | out |    1|   ap_fifo  |  tx_ibhMetaFifo_V_num  |    pointer   |
|tx_dstQpFifo_V_V_dout           |  in |   24|   ap_fifo  |    tx_dstQpFifo_V_V    |    pointer   |
|tx_dstQpFifo_V_V_empty_n        |  in |    1|   ap_fifo  |    tx_dstQpFifo_V_V    |    pointer   |
|tx_dstQpFifo_V_V_read           | out |    1|   ap_fifo  |    tx_dstQpFifo_V_V    |    pointer   |
|stateTable2txIbh_rsp_1_dout     |  in |  123|   ap_fifo  | stateTable2txIbh_rsp_1 |    pointer   |
|stateTable2txIbh_rsp_1_empty_n  |  in |    1|   ap_fifo  | stateTable2txIbh_rsp_1 |    pointer   |
|stateTable2txIbh_rsp_1_read     | out |    1|   ap_fifo  | stateTable2txIbh_rsp_1 |    pointer   |
|txIbh2stateTable_upd_1_din      | out |   41|   ap_fifo  | txIbh2stateTable_upd_1 |    pointer   |
|txIbh2stateTable_upd_1_full_n   |  in |    1|   ap_fifo  | txIbh2stateTable_upd_1 |    pointer   |
|txIbh2stateTable_upd_1_write    | out |    1|   ap_fifo  | txIbh2stateTable_upd_1 |    pointer   |
|tx_ibhHeaderFifo_V_din          | out |  113|   ap_fifo  |   tx_ibhHeaderFifo_V   |    pointer   |
|tx_ibhHeaderFifo_V_full_n       |  in |    1|   ap_fifo  |   tx_ibhHeaderFifo_V   |    pointer   |
|tx_ibhHeaderFifo_V_write        | out |    1|   ap_fifo  |   tx_ibhHeaderFifo_V   |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%gi_state_1_load = load i1* @gi_state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1137]   --->   Operation 3 'load' 'gi_state_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%meta_op_code_7_load = load i5* @meta_op_code_7, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1148]   --->   Operation 4 'load' 'meta_op_code_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %gi_state_1_load, label %6, label %0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1137]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i5P.i16P.i24P.i24P.i1P.i22P(i5* @tx_ibhMetaFifo_V_op_s, i16* @tx_ibhMetaFifo_V_par, i24* @tx_ibhMetaFifo_V_des, i24* @tx_ibhMetaFifo_V_psn, i1* @tx_ibhMetaFifo_V_val, i22* @tx_ibhMetaFifo_V_num, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1140]   --->   Operation 6 'nbreadreq' 'tmp_15' <Predicate = (!gi_state_1_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %1, label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1140]   --->   Operation 7 'br' <Predicate = (!gi_state_1_load)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i24P(i24* @tx_dstQpFifo_V_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1140]   --->   Operation 8 'nbreadreq' 'tmp_16' <Predicate = (!gi_state_1_load & tmp_15)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %2, label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1140]   --->   Operation 9 'br' <Predicate = (!gi_state_1_load & tmp_15)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%empty = call { i5, i16, i24, i24, i1, i22 } @_ssdm_op_Read.ap_fifo.volatile.i5P.i16P.i24P.i24P.i1P.i22P(i5* @tx_ibhMetaFifo_V_op_s, i16* @tx_ibhMetaFifo_V_par, i24* @tx_ibhMetaFifo_V_des, i24* @tx_ibhMetaFifo_V_psn, i1* @tx_ibhMetaFifo_V_val, i22* @tx_ibhMetaFifo_V_num) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1142]   --->   Operation 10 'read' 'empty' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_op_code = extractvalue { i5, i16, i24, i24, i1, i22 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1142]   --->   Operation 11 'extractvalue' 'tmp_op_code' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_dest_qp_V = extractvalue { i5, i16, i24, i24, i1, i22 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1142]   --->   Operation 12 'extractvalue' 'tmp_dest_qp_V' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_psn_V_8 = extractvalue { i5, i16, i24, i24, i1, i22 } %empty, 3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1142]   --->   Operation 13 'extractvalue' 'tmp_psn_V_8' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_validPSN = extractvalue { i5, i16, i24, i24, i1, i22 } %empty, 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1142]   --->   Operation 14 'extractvalue' 'tmp_validPSN' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_numPkg_V = extractvalue { i5, i16, i24, i24, i1, i22 } %empty, 5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1142]   --->   Operation 15 'extractvalue' 'tmp_numPkg_V' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "store i5 %tmp_op_code, i5* @meta_op_code_7, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:380->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1142]   --->   Operation 16 'store' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "store i22 %tmp_numPkg_V, i22* @meta_numPkg_V_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:380->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1142]   --->   Operation 17 'store' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%tmp_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* @tx_dstQpFifo_V_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1143]   --->   Operation 18 'read' 'tmp_V' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_58 = load i96* @header_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:344->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1148]   --->   Operation 19 'load' 'p_Val2_58' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i5 %tmp_op_code to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:344->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1148]   --->   Operation 20 'zext' 'zext_ln240' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_86 = call i96 @llvm.part.set.i96.i8(i96 %p_Val2_58, i8 %zext_ln240, i32 0, i32 7) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:344->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1148]   --->   Operation 21 'partset' 'p_Result_86' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_87 = call i96 @llvm.part.set.i96.i16(i96 %p_Result_86, i16 -1, i32 16, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:352->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1149]   --->   Operation 22 'partset' 'p_Result_87' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_126_i_i_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_psn_V_8, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1151]   --->   Operation 23 'partselect' 'p_Result_126_i_i_i' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_126_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_psn_V_8, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1151]   --->   Operation 24 'partselect' 'p_Result_126_1_i_i' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln647_19 = trunc i24 %tmp_psn_V_8 to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1151]   --->   Operation 25 'trunc' 'trunc_ln647_19' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_V_0_2_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %trunc_ln647_19, i8 %p_Result_126_1_i_i, i8 %p_Result_126_i_i_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1151]   --->   Operation 26 'bitconcatenate' 'agg_result_V_0_2_i_i' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_88 = call i96 @llvm.part.set.i96.i24(i96 %p_Result_87, i24 %agg_result_V_0_2_i_i, i32 72, i32 95) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1151]   --->   Operation 27 'partset' 'p_Result_88' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_126_i_i1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_V, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:368->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1153]   --->   Operation 28 'partselect' 'p_Result_126_i_i1' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_126_1_i_i_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_V, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:368->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1153]   --->   Operation 29 'partselect' 'p_Result_126_1_i_i_2' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln647_20 = trunc i24 %tmp_V to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:368->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1153]   --->   Operation 30 'trunc' 'trunc_ln647_20' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_V_0_2_i_i_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %trunc_ln647_20, i8 %p_Result_126_1_i_i_2, i8 %p_Result_126_i_i1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:368->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1153]   --->   Operation 31 'bitconcatenate' 'agg_result_V_0_2_i_i_1' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_89 = call i96 @llvm.part.set.i96.i24(i96 %p_Result_88, i24 %agg_result_V_0_2_i_i_1, i32 40, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:368->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1153]   --->   Operation 32 'partset' 'p_Result_89' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "store i96 %p_Result_89, i96* @header_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:368->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1153]   --->   Operation 33 'store' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.67>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_validPSN, label %3, label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1154]   --->   Operation 34 'br' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "store i1 true, i1* @gi_state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1164]   --->   Operation 35 'store' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16 & !tmp_validPSN)> <Delay = 0.65>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i123P(i123* @stateTable2txIbh_rsp_1, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1169]   --->   Operation 36 'nbreadreq' 'tmp' <Predicate = (gi_state_1_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp, label %7, label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1169]   --->   Operation 37 'br' <Predicate = (gi_state_1_load)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.83ns)   --->   "%tmp_2 = call i123 @_ssdm_op_Read.ap_fifo.volatile.i123P(i123* @stateTable2txIbh_rsp_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1171]   --->   Operation 38 'read' 'tmp_2' <Predicate = (gi_state_1_load & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i123 %tmp_2 to i24" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:35->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1171]   --->   Operation 39 'trunc' 'trunc_ln321' <Predicate = (gi_state_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_56 = call i24 @_ssdm_op_PartSelect.i24.i123.i32.i32(i123 %tmp_2, i32 48, i32 71) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:35->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1171]   --->   Operation 40 'partselect' 'p_Val2_56' <Predicate = (gi_state_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.75ns)   --->   "%icmp_ln1172 = icmp eq i5 %meta_op_code_7_load, -15" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1172]   --->   Operation 41 'icmp' 'icmp_ln1172' <Predicate = (gi_state_1_load & tmp)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1172, label %8, label %9" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1172]   --->   Operation 42 'br' <Predicate = (gi_state_1_load & tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_126_i_i13_1 = call i8 @_ssdm_op_PartSelect.i8.i123.i32.i32(i123 %tmp_2, i32 64, i32 71) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1179]   --->   Operation 43 'partselect' 'p_Result_126_i_i13_1' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_126_1_i_i_4 = call i8 @_ssdm_op_PartSelect.i8.i123.i32.i32(i123 %tmp_2, i32 56, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1179]   --->   Operation 44 'partselect' 'p_Result_126_1_i_i_4' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_126_2_i_i_4 = call i8 @_ssdm_op_PartSelect.i8.i123.i32.i32(i123 %tmp_2, i32 48, i32 55) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1179]   --->   Operation 45 'partselect' 'p_Result_126_2_i_i_4' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Val2_57 = load i96* @header_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1179]   --->   Operation 46 'load' 'p_Val2_57' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = call i25 @_ssdm_op_BitConcatenate.i25.i8.i8.i8.i1(i8 %p_Result_126_2_i_i_4, i8 %p_Result_126_1_i_i_4, i8 %p_Result_126_i_i13_1, i1 true)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:376->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1180]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_81 = call i96 @_ssdm_op_PartSet.i96.i96.i25.i32.i32(i96 %p_Val2_57, i25 %tmp_s, i32 71, i32 95)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:376->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1180]   --->   Operation 48 'partset' 'p_Result_81' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "store i96 %p_Result_81, i96* @header_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:376->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1180]   --->   Operation 49 'store' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.67>
ST_1 : Operation 50 [1/1] (0.65ns)   --->   "br label %10"   --->   Operation 50 'br' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.65>
ST_1 : Operation 51 [1/1] (0.93ns)   --->   "%p_Val2_s = add i24 -1, %trunc_ln321" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1175]   --->   Operation 51 'add' 'p_Val2_s' <Predicate = (gi_state_1_load & tmp & icmp_ln1172)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_126_i_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1175]   --->   Operation 52 'partselect' 'p_Result_126_i_i' <Predicate = (gi_state_1_load & tmp & icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_126_1_i_i_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1175]   --->   Operation 53 'partselect' 'p_Result_126_1_i_i_3' <Predicate = (gi_state_1_load & tmp & icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i24 %p_Val2_s to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1175]   --->   Operation 54 'trunc' 'trunc_ln647' <Predicate = (gi_state_1_load & tmp & icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%agg_result_V_0_2_i_i_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %trunc_ln647, i8 %p_Result_126_1_i_i_3, i8 %p_Result_126_i_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1175]   --->   Operation 55 'bitconcatenate' 'agg_result_V_0_2_i_i_2' <Predicate = (gi_state_1_load & tmp & icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_55 = load i96* @header_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1175]   --->   Operation 56 'load' 'p_Val2_55' <Predicate = (gi_state_1_load & tmp & icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s = call i96 @llvm.part.set.i96.i24(i96 %p_Val2_55, i24 %agg_result_V_0_2_i_i_2, i32 72, i32 95) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1175]   --->   Operation 57 'partset' 'p_Result_s' <Predicate = (gi_state_1_load & tmp & icmp_ln1172)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.67ns)   --->   "store i96 %p_Result_s, i96* @header_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:360->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1175]   --->   Operation 58 'store' <Predicate = (gi_state_1_load & tmp & icmp_ln1172)> <Delay = 0.67>
ST_1 : Operation 59 [1/1] (0.65ns)   --->   "br label %10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1176]   --->   Operation 59 'br' <Predicate = (gi_state_1_load & tmp & icmp_ln1172)> <Delay = 0.65>
ST_1 : Operation 60 [1/1] (0.65ns)   --->   "store i1 false, i1* @gi_state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1191]   --->   Operation 60 'store' <Predicate = (gi_state_1_load & tmp)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i123* @stateTable2txIbh_rsp_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i41* @txIbh2stateTable_upd_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_dstQpFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i113* @tx_ibhHeaderFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_ibhMetaFifo_V_des, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* @tx_ibhMetaFifo_V_num, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* @tx_ibhMetaFifo_V_op_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ibhMetaFifo_V_par, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_ibhMetaFifo_V_psn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_ibhMetaFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1126]   --->   Operation 71 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%meta_dest_qp_V_3_loa = load i24* @meta_dest_qp_V_3, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1163]   --->   Operation 72 'load' 'meta_dest_qp_V_3_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "store i24 %tmp_dest_qp_V, i24* @meta_dest_qp_V_3, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:380->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1142]   --->   Operation 73 'store' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_qpn_V_20 = trunc i24 %tmp_dest_qp_V to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:102->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:102->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1163]   --->   Operation 74 'trunc' 'tmp_qpn_V_20' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16 & !tmp_validPSN)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = call i41 @llvm.part.set.i41.i16(i41 undef, i16 %tmp_qpn_V_20, i32 0, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1163]   --->   Operation 75 'partset' 'tmp_1' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16 & !tmp_validPSN)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1_6 = call i41 @_ssdm_op_BitSet.i41.i41.i32.i1(i41 %tmp_1, i32 40, i1 false)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1163]   --->   Operation 76 'bitset' 'tmp_1_6' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16 & !tmp_validPSN)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i41P(i41* @txIbh2stateTable_upd_1, i41 %tmp_1_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1163]   --->   Operation 77 'write' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16 & !tmp_validPSN)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 78 'br' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16 & !tmp_validPSN)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp108 = call i113 @_ssdm_op_BitConcatenate.i113.i96.i17(i96 %p_Result_89, i17 0) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1156]   --->   Operation 79 'bitconcatenate' 'tmp108' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16 & tmp_validPSN)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i113P(i113* @tx_ibhHeaderFifo_V, i113 %tmp108) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1156]   --->   Operation 80 'write' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16 & tmp_validPSN)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br label %5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1158]   --->   Operation 81 'br' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16 & tmp_validPSN)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1166]   --->   Operation 82 'br' <Predicate = (!gi_state_1_load & tmp_15 & tmp_16)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br label %"generate_ibh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1167]   --->   Operation 83 'br' <Predicate = (!gi_state_1_load)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%meta_numPkg_V_1_load = load i22* @meta_numPkg_V_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1182]   --->   Operation 84 'load' 'meta_numPkg_V_1_load' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i22 %meta_numPkg_V_1_load to i24" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1182]   --->   Operation 85 'zext' 'zext_ln209' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.93ns)   --->   "%nextPsn_V = add i24 %p_Val2_56, %zext_ln209" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1182]   --->   Operation 86 'add' 'nextPsn_V' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_qpn_V = trunc i24 %meta_dest_qp_V_3_loa to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1183]   --->   Operation 87 'trunc' 'tmp_qpn_V' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_3 = call i41 @_ssdm_op_BitConcatenate.i41.i1.i24.i16(i1 true, i24 %nextPsn_V, i16 %tmp_qpn_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1183]   --->   Operation 88 'bitconcatenate' 'tmp_3' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i41P(i41* @txIbh2stateTable_upd_1, i41 %tmp_3) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1183]   --->   Operation 89 'write' <Predicate = (gi_state_1_load & tmp & !icmp_ln1172)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_header_V = phi i96 [ %p_Result_81, %9 ], [ %p_Result_s, %8 ]"   --->   Operation 90 'phi' 'tmp_header_V' <Predicate = (gi_state_1_load & tmp)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_4 = call i113 @_ssdm_op_BitConcatenate.i113.i96.i17(i96 %tmp_header_V, i17 0) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1190]   --->   Operation 91 'bitconcatenate' 'tmp_4' <Predicate = (gi_state_1_load & tmp)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i113P(i113* @tx_ibhHeaderFifo_V, i113 %tmp_4) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1190]   --->   Operation 92 'write' <Predicate = (gi_state_1_load & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1192]   --->   Operation 93 'br' <Predicate = (gi_state_1_load & tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br label %"generate_ibh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1193]   --->   Operation 94 'br' <Predicate = (gi_state_1_load)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 95 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gi_state_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_op_code_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_dest_qp_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_ibhMetaFifo_V_op_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo_V_par]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo_V_des]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo_V_psn]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo_V_val]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo_V_num]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_dstQpFifo_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ meta_numPkg_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_ibhHeaderFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ txIbh2stateTable_upd_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ stateTable2txIbh_rsp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
gi_state_1_load        (load          ) [ 011]
meta_op_code_7_load    (load          ) [ 000]
br_ln1137              (br            ) [ 000]
tmp_15                 (nbreadreq     ) [ 011]
br_ln1140              (br            ) [ 000]
tmp_16                 (nbreadreq     ) [ 011]
br_ln1140              (br            ) [ 000]
empty                  (read          ) [ 000]
tmp_op_code            (extractvalue  ) [ 000]
tmp_dest_qp_V          (extractvalue  ) [ 011]
tmp_psn_V_8            (extractvalue  ) [ 000]
tmp_validPSN           (extractvalue  ) [ 011]
tmp_numPkg_V           (extractvalue  ) [ 000]
store_ln380            (store         ) [ 000]
store_ln380            (store         ) [ 000]
tmp_V                  (read          ) [ 000]
p_Val2_58              (load          ) [ 000]
zext_ln240             (zext          ) [ 000]
p_Result_86            (partset       ) [ 000]
p_Result_87            (partset       ) [ 000]
p_Result_126_i_i_i     (partselect    ) [ 000]
p_Result_126_1_i_i     (partselect    ) [ 000]
trunc_ln647_19         (trunc         ) [ 000]
agg_result_V_0_2_i_i   (bitconcatenate) [ 000]
p_Result_88            (partset       ) [ 000]
p_Result_126_i_i1      (partselect    ) [ 000]
p_Result_126_1_i_i_2   (partselect    ) [ 000]
trunc_ln647_20         (trunc         ) [ 000]
agg_result_V_0_2_i_i_1 (bitconcatenate) [ 000]
p_Result_89            (partset       ) [ 011]
store_ln368            (store         ) [ 000]
br_ln1154              (br            ) [ 000]
store_ln1164           (store         ) [ 000]
tmp                    (nbreadreq     ) [ 011]
br_ln1169              (br            ) [ 000]
tmp_2                  (read          ) [ 000]
trunc_ln321            (trunc         ) [ 000]
p_Val2_56              (partselect    ) [ 011]
icmp_ln1172            (icmp          ) [ 011]
br_ln1172              (br            ) [ 000]
p_Result_126_i_i13_1   (partselect    ) [ 000]
p_Result_126_1_i_i_4   (partselect    ) [ 000]
p_Result_126_2_i_i_4   (partselect    ) [ 000]
p_Val2_57              (load          ) [ 000]
tmp_s                  (bitconcatenate) [ 000]
p_Result_81            (partset       ) [ 011]
store_ln376            (store         ) [ 000]
br_ln0                 (br            ) [ 011]
p_Val2_s               (add           ) [ 000]
p_Result_126_i_i       (partselect    ) [ 000]
p_Result_126_1_i_i_3   (partselect    ) [ 000]
trunc_ln647            (trunc         ) [ 000]
agg_result_V_0_2_i_i_2 (bitconcatenate) [ 000]
p_Val2_55              (load          ) [ 000]
p_Result_s             (partset       ) [ 011]
store_ln360            (store         ) [ 000]
br_ln1176              (br            ) [ 011]
store_ln1191           (store         ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specpipeline_ln1126    (specpipeline  ) [ 000]
meta_dest_qp_V_3_loa   (load          ) [ 000]
store_ln380            (store         ) [ 000]
tmp_qpn_V_20           (trunc         ) [ 000]
tmp_1                  (partset       ) [ 000]
tmp_1_6                (bitset        ) [ 000]
write_ln1163           (write         ) [ 000]
br_ln0                 (br            ) [ 000]
tmp108                 (bitconcatenate) [ 000]
write_ln1156           (write         ) [ 000]
br_ln1158              (br            ) [ 000]
br_ln1166              (br            ) [ 000]
br_ln1167              (br            ) [ 000]
meta_numPkg_V_1_load   (load          ) [ 000]
zext_ln209             (zext          ) [ 000]
nextPsn_V              (add           ) [ 000]
tmp_qpn_V              (trunc         ) [ 000]
tmp_3                  (bitconcatenate) [ 000]
write_ln1183           (write         ) [ 000]
tmp_header_V           (phi           ) [ 011]
tmp_4                  (bitconcatenate) [ 000]
write_ln1190           (write         ) [ 000]
br_ln1192              (br            ) [ 000]
br_ln1193              (br            ) [ 000]
ret_ln0                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gi_state_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gi_state_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="meta_op_code_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_op_code_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="meta_dest_qp_V_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_dest_qp_V_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_ibhMetaFifo_V_op_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_op_s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx_ibhMetaFifo_V_par">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_par"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_ibhMetaFifo_V_des">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_des"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx_ibhMetaFifo_V_psn">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_psn"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_ibhMetaFifo_V_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_ibhMetaFifo_V_num">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo_V_num"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tx_dstQpFifo_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_dstQpFifo_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="meta_numPkg_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_numPkg_V_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="header_header_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tx_ibhHeaderFifo_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhHeaderFifo_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="txIbh2stateTable_upd_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txIbh2stateTable_upd_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stateTable2txIbh_rsp_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateTable2txIbh_rsp_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i5P.i16P.i24P.i24P.i1P.i22P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i24P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i5P.i16P.i24P.i24P.i1P.i22P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i96.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i96.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i96.i24"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i123P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i123P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i123.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i123.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i8.i8.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i96.i96.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i41.i16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i41.i41.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i41P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i113.i96.i17"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i113P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i1.i24.i16"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_15_nbreadreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="0" index="3" bw="24" slack="0"/>
<pin id="137" dir="0" index="4" bw="24" slack="0"/>
<pin id="138" dir="0" index="5" bw="1" slack="0"/>
<pin id="139" dir="0" index="6" bw="22" slack="0"/>
<pin id="140" dir="0" index="7" bw="1" slack="0"/>
<pin id="141" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_16_nbreadreq_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="92" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="0" index="3" bw="24" slack="0"/>
<pin id="163" dir="0" index="4" bw="24" slack="0"/>
<pin id="164" dir="0" index="5" bw="1" slack="0"/>
<pin id="165" dir="0" index="6" bw="22" slack="0"/>
<pin id="166" dir="1" index="7" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_V_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="24" slack="0"/>
<pin id="177" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_nbreadreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="123" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_2_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="123" slack="0"/>
<pin id="190" dir="0" index="1" bw="123" slack="0"/>
<pin id="191" dir="1" index="2" bw="123" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="41" slack="0"/>
<pin id="197" dir="0" index="2" bw="41" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1163/2 write_ln1183/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="113" slack="0"/>
<pin id="204" dir="0" index="2" bw="113" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1156/2 write_ln1190/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_header_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="96" slack="2147483647"/>
<pin id="210" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_header_V (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_header_V_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="96" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="96" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_header_V/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="96" slack="0"/>
<pin id="219" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_58/1 p_Val2_57/1 p_Val2_55/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="gi_state_1_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gi_state_1_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="meta_op_code_7_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_op_code_7_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_op_code_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="92" slack="0"/>
<pin id="231" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_op_code/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_dest_qp_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="92" slack="0"/>
<pin id="235" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_qp_V/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_psn_V_8_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="92" slack="0"/>
<pin id="239" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_psn_V_8/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_validPSN_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="92" slack="0"/>
<pin id="243" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_validPSN/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_numPkg_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="92" slack="0"/>
<pin id="247" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_numPkg_V/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln380_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln380_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="22" slack="0"/>
<pin id="257" dir="0" index="1" bw="22" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln240_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_86_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="96" slack="0"/>
<pin id="267" dir="0" index="1" bw="96" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="0" index="3" bw="1" slack="0"/>
<pin id="270" dir="0" index="4" bw="4" slack="0"/>
<pin id="271" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_86/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Result_87_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="96" slack="0"/>
<pin id="279" dir="0" index="1" bw="96" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="0" index="3" bw="6" slack="0"/>
<pin id="282" dir="0" index="4" bw="6" slack="0"/>
<pin id="283" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_87/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_Result_126_i_i_i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="24" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="0" index="3" bw="6" slack="0"/>
<pin id="294" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_i_i_i/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_Result_126_1_i_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="24" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="0" index="3" bw="5" slack="0"/>
<pin id="304" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_1_i_i/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln647_19_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="24" slack="0"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_19/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="agg_result_V_0_2_i_i_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="24" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="0" index="3" bw="8" slack="0"/>
<pin id="318" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_2_i_i/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Result_88_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="96" slack="0"/>
<pin id="325" dir="0" index="1" bw="96" slack="0"/>
<pin id="326" dir="0" index="2" bw="24" slack="0"/>
<pin id="327" dir="0" index="3" bw="8" slack="0"/>
<pin id="328" dir="0" index="4" bw="8" slack="0"/>
<pin id="329" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_88/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Result_126_i_i1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="24" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="0" index="3" bw="6" slack="0"/>
<pin id="340" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_i_i1/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Result_126_1_i_i_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="24" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="0" index="3" bw="5" slack="0"/>
<pin id="350" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_1_i_i_2/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln647_20_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="24" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_20/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="agg_result_V_0_2_i_i_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="24" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="0" index="3" bw="8" slack="0"/>
<pin id="364" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_2_i_i_1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Result_89_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="96" slack="0"/>
<pin id="371" dir="0" index="1" bw="96" slack="0"/>
<pin id="372" dir="0" index="2" bw="24" slack="0"/>
<pin id="373" dir="0" index="3" bw="7" slack="0"/>
<pin id="374" dir="0" index="4" bw="7" slack="0"/>
<pin id="375" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_89/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln368_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="96" slack="0"/>
<pin id="383" dir="0" index="1" bw="96" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln1164_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1164/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln321_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="123" slack="0"/>
<pin id="395" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Val2_56_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="24" slack="0"/>
<pin id="399" dir="0" index="1" bw="123" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="0" index="3" bw="8" slack="0"/>
<pin id="402" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_56/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln1172_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1172/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Result_126_i_i13_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="123" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="0" index="3" bw="8" slack="0"/>
<pin id="418" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_i_i13_1/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_126_1_i_i_4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="123" slack="0"/>
<pin id="426" dir="0" index="2" bw="7" slack="0"/>
<pin id="427" dir="0" index="3" bw="7" slack="0"/>
<pin id="428" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_1_i_i_4/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Result_126_2_i_i_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="123" slack="0"/>
<pin id="436" dir="0" index="2" bw="7" slack="0"/>
<pin id="437" dir="0" index="3" bw="7" slack="0"/>
<pin id="438" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_2_i_i_4/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_s_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="25" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="0" index="2" bw="8" slack="0"/>
<pin id="447" dir="0" index="3" bw="8" slack="0"/>
<pin id="448" dir="0" index="4" bw="1" slack="0"/>
<pin id="449" dir="1" index="5" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_Result_81_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="96" slack="0"/>
<pin id="457" dir="0" index="1" bw="96" slack="0"/>
<pin id="458" dir="0" index="2" bw="25" slack="0"/>
<pin id="459" dir="0" index="3" bw="8" slack="0"/>
<pin id="460" dir="0" index="4" bw="8" slack="0"/>
<pin id="461" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_81/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln376_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="96" slack="0"/>
<pin id="469" dir="0" index="1" bw="96" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln376/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_Val2_s_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="24" slack="0"/>
<pin id="476" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_Result_126_i_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="24" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="0" index="3" bw="6" slack="0"/>
<pin id="484" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_i_i/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Result_126_1_i_i_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="24" slack="0"/>
<pin id="492" dir="0" index="2" bw="5" slack="0"/>
<pin id="493" dir="0" index="3" bw="5" slack="0"/>
<pin id="494" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_1_i_i_3/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln647_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="24" slack="0"/>
<pin id="501" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="agg_result_V_0_2_i_i_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="24" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="0"/>
<pin id="506" dir="0" index="2" bw="8" slack="0"/>
<pin id="507" dir="0" index="3" bw="8" slack="0"/>
<pin id="508" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_2_i_i_2/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_Result_s_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="96" slack="0"/>
<pin id="515" dir="0" index="1" bw="96" slack="0"/>
<pin id="516" dir="0" index="2" bw="24" slack="0"/>
<pin id="517" dir="0" index="3" bw="8" slack="0"/>
<pin id="518" dir="0" index="4" bw="8" slack="0"/>
<pin id="519" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln360_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="96" slack="0"/>
<pin id="527" dir="0" index="1" bw="96" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln1191_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1191/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="meta_dest_qp_V_3_loa_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="24" slack="0"/>
<pin id="539" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_dest_qp_V_3_loa/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln380_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="24" slack="1"/>
<pin id="543" dir="0" index="1" bw="24" slack="0"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_qpn_V_20_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="24" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_qpn_V_20/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="41" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="16" slack="0"/>
<pin id="553" dir="0" index="3" bw="1" slack="0"/>
<pin id="554" dir="0" index="4" bw="5" slack="0"/>
<pin id="555" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_1_6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="41" slack="0"/>
<pin id="563" dir="0" index="1" bw="41" slack="0"/>
<pin id="564" dir="0" index="2" bw="7" slack="0"/>
<pin id="565" dir="0" index="3" bw="1" slack="0"/>
<pin id="566" dir="1" index="4" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_1_6/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp108_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="113" slack="0"/>
<pin id="574" dir="0" index="1" bw="96" slack="1"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp108/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="meta_numPkg_V_1_load_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="22" slack="0"/>
<pin id="582" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_numPkg_V_1_load/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln209_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="22" slack="0"/>
<pin id="586" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="nextPsn_V_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="24" slack="1"/>
<pin id="590" dir="0" index="1" bw="22" slack="0"/>
<pin id="591" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nextPsn_V/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_qpn_V_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="24" slack="0"/>
<pin id="595" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_qpn_V/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="41" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="0" index="2" bw="24" slack="0"/>
<pin id="601" dir="0" index="3" bw="16" slack="0"/>
<pin id="602" dir="1" index="4" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_4_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="113" slack="0"/>
<pin id="610" dir="0" index="1" bw="96" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="1" index="3" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="617" class="1005" name="gi_state_1_load_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="gi_state_1_load "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_15_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_16_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_dest_qp_V_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="24" slack="1"/>
<pin id="631" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_qp_V "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_validPSN_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_validPSN "/>
</bind>
</comp>

<comp id="639" class="1005" name="p_Result_89_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="96" slack="1"/>
<pin id="641" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_89 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="648" class="1005" name="p_Val2_56_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="24" slack="1"/>
<pin id="650" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_56 "/>
</bind>
</comp>

<comp id="653" class="1005" name="icmp_ln1172_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1172 "/>
</bind>
</comp>

<comp id="657" class="1005" name="p_Result_81_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="96" slack="1"/>
<pin id="659" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_81 "/>
</bind>
</comp>

<comp id="662" class="1005" name="p_Result_s_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="96" slack="1"/>
<pin id="664" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="76" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="122" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="128" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="158" pin="7"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="158" pin="7"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="158" pin="7"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="158" pin="7"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="158" pin="7"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="229" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="2" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="245" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="229" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="217" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="265" pin=4"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="265" pin="5"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="277" pin=4"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="237" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="237" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="312"><net_src comp="237" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="299" pin="4"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="289" pin="4"/><net_sink comp="313" pin=3"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="277" pin="5"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="313" pin="4"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="323" pin=4"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="174" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="174" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="174" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="345" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="335" pin="4"/><net_sink comp="359" pin=3"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="323" pin="5"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="359" pin="4"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="70" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="380"><net_src comp="72" pin="0"/><net_sink comp="369" pin=4"/></net>

<net id="385"><net_src comp="369" pin="5"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="22" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="74" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="0" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="188" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="80" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="188" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="82" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="84" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="411"><net_src comp="225" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="86" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="88" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="188" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="84" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="429"><net_src comp="88" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="188" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="92" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="72" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="439"><net_src comp="88" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="188" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="82" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="94" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="450"><net_src comp="96" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="433" pin="4"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="423" pin="4"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="413" pin="4"/><net_sink comp="443" pin=3"/></net>

<net id="454"><net_src comp="74" pin="0"/><net_sink comp="443" pin=4"/></net>

<net id="462"><net_src comp="98" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="217" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="443" pin="5"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="84" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="466"><net_src comp="68" pin="0"/><net_sink comp="455" pin=4"/></net>

<net id="471"><net_src comp="455" pin="5"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="22" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="100" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="393" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="54" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="56" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="495"><net_src comp="54" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="473" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="58" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="60" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="502"><net_src comp="473" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="62" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="489" pin="4"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="479" pin="4"/><net_sink comp="503" pin=3"/></net>

<net id="520"><net_src comp="64" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="217" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="503" pin="4"/><net_sink comp="513" pin=2"/></net>

<net id="523"><net_src comp="66" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="524"><net_src comp="68" pin="0"/><net_sink comp="513" pin=4"/></net>

<net id="529"><net_src comp="513" pin="5"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="22" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="102" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="0" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="4" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="4" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="556"><net_src comp="116" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="118" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="546" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="559"><net_src comp="42" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="560"><net_src comp="60" pin="0"/><net_sink comp="549" pin=4"/></net>

<net id="567"><net_src comp="120" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="549" pin="5"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="70" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="102" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="571"><net_src comp="561" pin="4"/><net_sink comp="194" pin=2"/></net>

<net id="577"><net_src comp="124" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="126" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="579"><net_src comp="572" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="583"><net_src comp="20" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="537" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="130" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="74" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="588" pin="2"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="593" pin="1"/><net_sink comp="597" pin=3"/></net>

<net id="607"><net_src comp="597" pin="4"/><net_sink comp="194" pin=2"/></net>

<net id="613"><net_src comp="124" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="211" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="126" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="616"><net_src comp="608" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="620"><net_src comp="221" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="132" pin="8"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="150" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="233" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="638"><net_src comp="241" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="369" pin="5"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="647"><net_src comp="180" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="397" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="656"><net_src comp="407" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="455" pin="5"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="665"><net_src comp="513" pin="5"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="211" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gi_state_1 | {1 }
	Port: meta_op_code_7 | {1 }
	Port: meta_dest_qp_V_3 | {2 }
	Port: tx_ibhMetaFifo_V_op_s | {}
	Port: tx_ibhMetaFifo_V_par | {}
	Port: tx_ibhMetaFifo_V_des | {}
	Port: tx_ibhMetaFifo_V_psn | {}
	Port: tx_ibhMetaFifo_V_val | {}
	Port: tx_ibhMetaFifo_V_num | {}
	Port: tx_dstQpFifo_V_V | {}
	Port: meta_numPkg_V_1 | {1 }
	Port: header_header_V | {1 }
	Port: tx_ibhHeaderFifo_V | {2 }
	Port: txIbh2stateTable_upd_1 | {2 }
	Port: stateTable2txIbh_rsp_1 | {}
 - Input state : 
	Port: generate_ibh<512> : gi_state_1 | {1 }
	Port: generate_ibh<512> : meta_op_code_7 | {1 }
	Port: generate_ibh<512> : meta_dest_qp_V_3 | {2 }
	Port: generate_ibh<512> : tx_ibhMetaFifo_V_op_s | {1 }
	Port: generate_ibh<512> : tx_ibhMetaFifo_V_par | {1 }
	Port: generate_ibh<512> : tx_ibhMetaFifo_V_des | {1 }
	Port: generate_ibh<512> : tx_ibhMetaFifo_V_psn | {1 }
	Port: generate_ibh<512> : tx_ibhMetaFifo_V_val | {1 }
	Port: generate_ibh<512> : tx_ibhMetaFifo_V_num | {1 }
	Port: generate_ibh<512> : tx_dstQpFifo_V_V | {1 }
	Port: generate_ibh<512> : meta_numPkg_V_1 | {2 }
	Port: generate_ibh<512> : header_header_V | {1 }
	Port: generate_ibh<512> : tx_ibhHeaderFifo_V | {}
	Port: generate_ibh<512> : txIbh2stateTable_upd_1 | {}
	Port: generate_ibh<512> : stateTable2txIbh_rsp_1 | {1 }
  - Chain level:
	State 1
		br_ln1137 : 1
		store_ln380 : 1
		store_ln380 : 1
		zext_ln240 : 1
		p_Result_86 : 2
		p_Result_87 : 3
		p_Result_126_i_i_i : 1
		p_Result_126_1_i_i : 1
		trunc_ln647_19 : 1
		agg_result_V_0_2_i_i : 2
		p_Result_88 : 4
		agg_result_V_0_2_i_i_1 : 1
		p_Result_89 : 5
		store_ln368 : 6
		br_ln1154 : 1
		icmp_ln1172 : 1
		br_ln1172 : 2
		tmp_s : 1
		p_Result_81 : 2
		store_ln376 : 3
		p_Val2_s : 1
		p_Result_126_i_i : 2
		p_Result_126_1_i_i_3 : 2
		trunc_ln647 : 2
		agg_result_V_0_2_i_i_2 : 3
		p_Result_s : 4
		store_ln360 : 5
	State 2
		tmp_1 : 1
		tmp_1_6 : 2
		write_ln1163 : 3
		write_ln1156 : 1
		zext_ln209 : 1
		nextPsn_V : 2
		tmp_qpn_V : 1
		tmp_3 : 3
		write_ln1183 : 4
		tmp_4 : 1
		write_ln1190 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |        p_Val2_s_fu_473        |    0    |    31   |
|          |        nextPsn_V_fu_588       |    0    |    31   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln1172_fu_407      |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |    tmp_15_nbreadreq_fu_132    |    0    |    0    |
| nbreadreq|    tmp_16_nbreadreq_fu_150    |    0    |    0    |
|          |      tmp_nbreadreq_fu_180     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       empty_read_fu_158       |    0    |    0    |
|   read   |       tmp_V_read_fu_174       |    0    |    0    |
|          |       tmp_2_read_fu_188       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_194       |    0    |    0    |
|          |        grp_write_fu_201       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       tmp_op_code_fu_229      |    0    |    0    |
|          |      tmp_dest_qp_V_fu_233     |    0    |    0    |
|extractvalue|       tmp_psn_V_8_fu_237      |    0    |    0    |
|          |      tmp_validPSN_fu_241      |    0    |    0    |
|          |      tmp_numPkg_V_fu_245      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln240_fu_261       |    0    |    0    |
|          |       zext_ln209_fu_584       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_86_fu_265      |    0    |    0    |
|          |       p_Result_87_fu_277      |    0    |    0    |
|          |       p_Result_88_fu_323      |    0    |    0    |
|  partset |       p_Result_89_fu_369      |    0    |    0    |
|          |       p_Result_81_fu_455      |    0    |    0    |
|          |       p_Result_s_fu_513       |    0    |    0    |
|          |          tmp_1_fu_549         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |   p_Result_126_i_i_i_fu_289   |    0    |    0    |
|          |   p_Result_126_1_i_i_fu_299   |    0    |    0    |
|          |    p_Result_126_i_i1_fu_335   |    0    |    0    |
|          |  p_Result_126_1_i_i_2_fu_345  |    0    |    0    |
|partselect|        p_Val2_56_fu_397       |    0    |    0    |
|          |  p_Result_126_i_i13_1_fu_413  |    0    |    0    |
|          |  p_Result_126_1_i_i_4_fu_423  |    0    |    0    |
|          |  p_Result_126_2_i_i_4_fu_433  |    0    |    0    |
|          |    p_Result_126_i_i_fu_479    |    0    |    0    |
|          |  p_Result_126_1_i_i_3_fu_489  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     trunc_ln647_19_fu_309     |    0    |    0    |
|          |     trunc_ln647_20_fu_355     |    0    |    0    |
|   trunc  |       trunc_ln321_fu_393      |    0    |    0    |
|          |       trunc_ln647_fu_499      |    0    |    0    |
|          |      tmp_qpn_V_20_fu_546      |    0    |    0    |
|          |        tmp_qpn_V_fu_593       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |  agg_result_V_0_2_i_i_fu_313  |    0    |    0    |
|          | agg_result_V_0_2_i_i_1_fu_359 |    0    |    0    |
|          |          tmp_s_fu_443         |    0    |    0    |
|bitconcatenate| agg_result_V_0_2_i_i_2_fu_503 |    0    |    0    |
|          |         tmp108_fu_572         |    0    |    0    |
|          |          tmp_3_fu_597         |    0    |    0    |
|          |          tmp_4_fu_608         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  bitset  |         tmp_1_6_fu_561        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    73   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gi_state_1_load_reg_617|    1   |
|  icmp_ln1172_reg_653  |    1   |
|  p_Result_81_reg_657  |   96   |
|  p_Result_89_reg_639  |   96   |
|   p_Result_s_reg_662  |   96   |
|   p_Val2_56_reg_648   |   24   |
|     tmp_15_reg_621    |    1   |
|     tmp_16_reg_625    |    1   |
| tmp_dest_qp_V_reg_629 |   24   |
|  tmp_header_V_reg_208 |   96   |
|      tmp_reg_644      |    1   |
|  tmp_validPSN_reg_635 |    1   |
+-----------------------+--------+
|         Total         |   438  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_194 |  p2  |   2  |  41  |   82   ||    9    |
| grp_write_fu_201 |  p2  |   2  |  113 |   226  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   308  ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   438  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   438  |   91   |
+-----------+--------+--------+--------+
