// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="axi_stream_to_vga_red_255,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.249000,HLS_SYN_LAT=420002,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=97,HLS_SYN_LUT=218}" *)

module axi_stream_to_vga_red_255 (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        selftest,
        inStream_V_V_TDATA,
        inStream_V_V_TVALID,
        inStream_V_V_TREADY,
        R_V,
        G_V,
        B_V,
        V_SYNC_V,
        H_SYNC_V
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st4_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv21_3 = 21'b11;
parameter    ap_const_lv21_2 = 21'b10;
parameter    ap_const_lv21_1 = 21'b1;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv19_668A0 = 19'b1100110100010100000;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv10_320 = 10'b1100100000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv10_3DD = 10'b1111011101;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_22 = 10'b100010;
parameter    ap_const_lv10_203 = 10'b1000000011;
parameter    ap_const_lv11_770 = 11'b11101110000;
parameter    ap_const_lv10_5F = 10'b1011111;
parameter    ap_const_lv10_8F = 10'b10001111;
parameter    ap_const_lv10_310 = 10'b1100010000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   selftest;
input  [7:0] inStream_V_V_TDATA;
input   inStream_V_V_TVALID;
output   inStream_V_V_TREADY;
output  [3:0] R_V;
output  [3:0] G_V;
output  [3:0] B_V;
output  [0:0] V_SYNC_V;
output  [0:0] H_SYNC_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inStream_V_V_TREADY;
reg[3:0] R_V;
reg[3:0] G_V;
reg[3:0] B_V;
reg[0:0] V_SYNC_V;
reg[0:0] H_SYNC_V;
reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_21;
reg   [3:0] color_blinking_V = 4'b0000;
reg   [18:0] indvar_flatten_reg_194;
reg   [9:0] y_reg_205;
reg   [9:0] x_reg_216;
wire   [0:0] selftest_read_read_fu_136_p2;
wire   [3:0] op2_V_read_assign_fu_259_p2;
reg   [3:0] op2_V_read_assign_reg_504;
wire   [0:0] tmp_nbreadreq_fu_142_p3;
reg   [0:0] tmp_reg_509;
wire   [3:0] tmp_6_i_fu_271_p2;
reg   [3:0] tmp_6_i_reg_513;
wire   [0:0] exitcond_flatten_fu_277_p2;
reg   [0:0] exitcond_flatten_reg_518;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_63;
wire   [0:0] or_cond2_fu_391_p2;
reg    ap_sig_bdd_78;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [18:0] indvar_flatten_next_fu_283_p2;
wire   [9:0] y_mid2_fu_309_p3;
reg   [9:0] y_mid2_reg_527;
wire   [0:0] icmp_fu_333_p2;
reg   [0:0] icmp_reg_532;
wire   [0:0] not_1_fu_367_p2;
reg   [0:0] not_1_reg_537;
reg   [0:0] or_cond2_reg_542;
wire   [9:0] x_1_fu_458_p2;
reg   [9:0] y_phi_fu_209_p4;
reg   [3:0] R_temp_V_read_assign_fu_124;
wire   [0:0] tmp_6_fu_397_p2;
wire   [20:0] tmp_2_i_fu_448_p4;
reg   [3:0] G_temp_V_read_assign_fu_128;
reg   [3:0] B_temp_V_read_assign_fu_132;
reg   [3:0] R_V_preg = 4'b0000;
reg   [3:0] G_V_preg = 4'b0000;
reg   [3:0] B_V_preg = 4'b0000;
reg   [0:0] V_SYNC_V_preg = 1'b0;
reg   [0:0] H_SYNC_V_preg = 1'b0;
wire   [0:0] exitcond4_fu_289_p2;
wire   [9:0] y_s_fu_303_p2;
wire   [8:0] tmp_3_fu_323_p4;
wire   [0:0] tmp_1_fu_339_p2;
wire   [0:0] tmp_2_fu_345_p2;
wire   [9:0] x_mid2_fu_295_p3;
wire   [10:0] tmp_3_cast_fu_357_p1;
wire   [0:0] tmp_4_fu_373_p2;
wire   [0:0] tmp_5_fu_379_p2;
wire   [0:0] tmp2_fu_351_p2;
wire   [0:0] tmp1_fu_385_p2;
wire   [9:0] p_Val2_1_fu_317_p2;
wire   [10:0] p_Val2_s_fu_361_p2;
wire   [0:0] tmp_8_fu_436_p3;
wire   [18:0] tmp_1_i_fu_444_p1;
wire   [0:0] tmp_7_fu_428_p3;
reg    ap_sig_cseq_ST_st4_fsm_2;
reg    ap_sig_bdd_307;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_110;




always @ (posedge ap_clk) begin : ap_ret_B_V_preg
    if (ap_rst_n_inv == 1'b1) begin
        B_V_preg <= ap_const_lv4_0;
    end else begin
        if (ap_sig_bdd_110) begin
            if (~(ap_const_lv1_0 == or_cond2_reg_542)) begin
                B_V_preg <= B_temp_V_read_assign_fu_132;
            end else if ((ap_const_lv1_0 == or_cond2_reg_542)) begin
                B_V_preg <= ap_const_lv4_0;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_G_V_preg
    if (ap_rst_n_inv == 1'b1) begin
        G_V_preg <= ap_const_lv4_0;
    end else begin
        if (ap_sig_bdd_110) begin
            if (~(ap_const_lv1_0 == or_cond2_reg_542)) begin
                G_V_preg <= G_temp_V_read_assign_fu_128;
            end else if ((ap_const_lv1_0 == or_cond2_reg_542)) begin
                G_V_preg <= ap_const_lv4_0;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_H_SYNC_V_preg
    if (ap_rst_n_inv == 1'b1) begin
        H_SYNC_V_preg <= ap_const_lv1_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == or_cond2_reg_542)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_lv1_0 == or_cond2_reg_542)))) begin
            H_SYNC_V_preg <= not_1_reg_537;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_R_V_preg
    if (ap_rst_n_inv == 1'b1) begin
        R_V_preg <= ap_const_lv4_0;
    end else begin
        if (ap_sig_bdd_110) begin
            if (~(ap_const_lv1_0 == or_cond2_reg_542)) begin
                R_V_preg <= R_temp_V_read_assign_fu_124;
            end else if ((ap_const_lv1_0 == or_cond2_reg_542)) begin
                R_V_preg <= ap_const_lv4_0;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_V_SYNC_V_preg
    if (ap_rst_n_inv == 1'b1) begin
        V_SYNC_V_preg <= ap_const_lv1_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == or_cond2_reg_542)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_lv1_0 == or_cond2_reg_542)))) begin
            V_SYNC_V_preg <= icmp_reg_532;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(exitcond_flatten_fu_277_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(exitcond_flatten_fu_277_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_color_blinking_V
    if (ap_rst_n_inv == 1'b1) begin
        color_blinking_V <= ap_const_lv4_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            color_blinking_V <= op2_V_read_assign_fu_259_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_1)))) begin
        B_temp_V_read_assign_fu_132 <= tmp_6_i_reg_513;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (selftest_read_read_fu_136_p2 == ap_const_lv1_0) & ~(tmp_reg_509 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == tmp_6_fu_397_p2))) begin
        B_temp_V_read_assign_fu_132 <= {{inStream_V_V_TDATA[ap_const_lv32_7 : ap_const_lv32_4]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_reg_509 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (selftest_read_read_fu_136_p2 == ap_const_lv1_0) & ~(tmp_reg_509 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_lv1_0 == tmp_6_fu_397_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_0)))) begin
        B_temp_V_read_assign_fu_132 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (selftest_read_read_fu_136_p2 == ap_const_lv1_0) & ~(tmp_reg_509 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == tmp_6_fu_397_p2))) begin
        G_temp_V_read_assign_fu_128 <= {{inStream_V_V_TDATA[ap_const_lv32_7 : ap_const_lv32_4]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_reg_509 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (selftest_read_read_fu_136_p2 == ap_const_lv1_0) & ~(tmp_reg_509 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_lv1_0 == tmp_6_fu_397_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_0)))) begin
        G_temp_V_read_assign_fu_128 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_1)))) begin
        R_temp_V_read_assign_fu_124 <= ap_const_lv4_0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_2_i_fu_448_p4 == ap_const_lv21_0)))) begin
        R_temp_V_read_assign_fu_124 <= op2_V_read_assign_reg_504;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (selftest_read_read_fu_136_p2 == ap_const_lv1_0) & ~(tmp_reg_509 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == tmp_6_fu_397_p2))) begin
        R_temp_V_read_assign_fu_124 <= {{inStream_V_V_TDATA[ap_const_lv32_7 : ap_const_lv32_4]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (selftest_read_read_fu_136_p2 == ap_const_lv1_0) & (tmp_reg_509 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (selftest_read_read_fu_136_p2 == ap_const_lv1_0) & ~(tmp_reg_509 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_lv1_0 == tmp_6_fu_397_p2)))) begin
        R_temp_V_read_assign_fu_124 <= ap_const_lv4_F;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        indvar_flatten_reg_194 <= indvar_flatten_next_fu_283_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        indvar_flatten_reg_194 <= ap_const_lv19_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        x_reg_216 <= x_1_fu_458_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        x_reg_216 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (exitcond_flatten_reg_518 == ap_const_lv1_0))) begin
        y_reg_205 <= y_mid2_reg_527;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        y_reg_205 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        exitcond_flatten_reg_518 <= exitcond_flatten_fu_277_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        icmp_reg_532 <= icmp_fu_333_p2;
        not_1_reg_537 <= not_1_fu_367_p2;
        or_cond2_reg_542 <= or_cond2_fu_391_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        op2_V_read_assign_reg_504 <= op2_V_read_assign_fu_259_p2;
        tmp_6_i_reg_513 <= tmp_6_i_fu_271_p2;
        tmp_reg_509 <= tmp_nbreadreq_fu_142_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        y_mid2_reg_527 <= y_mid2_fu_309_p3;
    end
end

always @ (or_cond2_reg_542 or B_temp_V_read_assign_fu_132 or B_V_preg or ap_sig_bdd_110) begin
    if (ap_sig_bdd_110) begin
        if (~(ap_const_lv1_0 == or_cond2_reg_542)) begin
            B_V = B_temp_V_read_assign_fu_132;
        end else if ((ap_const_lv1_0 == or_cond2_reg_542)) begin
            B_V = ap_const_lv4_0;
        end else begin
            B_V = B_V_preg;
        end
    end else begin
        B_V = B_V_preg;
    end
end

always @ (or_cond2_reg_542 or G_temp_V_read_assign_fu_128 or G_V_preg or ap_sig_bdd_110) begin
    if (ap_sig_bdd_110) begin
        if (~(ap_const_lv1_0 == or_cond2_reg_542)) begin
            G_V = G_temp_V_read_assign_fu_128;
        end else if ((ap_const_lv1_0 == or_cond2_reg_542)) begin
            G_V = ap_const_lv4_0;
        end else begin
            G_V = G_V_preg;
        end
    end else begin
        G_V = G_V_preg;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_78 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or not_1_reg_537 or or_cond2_reg_542 or H_SYNC_V_preg) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == or_cond2_reg_542)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_lv1_0 == or_cond2_reg_542)))) begin
        H_SYNC_V = not_1_reg_537;
    end else begin
        H_SYNC_V = H_SYNC_V_preg;
    end
end

always @ (or_cond2_reg_542 or R_temp_V_read_assign_fu_124 or R_V_preg or ap_sig_bdd_110) begin
    if (ap_sig_bdd_110) begin
        if (~(ap_const_lv1_0 == or_cond2_reg_542)) begin
            R_V = R_temp_V_read_assign_fu_124;
        end else if ((ap_const_lv1_0 == or_cond2_reg_542)) begin
            R_V = ap_const_lv4_0;
        end else begin
            R_V = R_V_preg;
        end
    end else begin
        R_V = R_V_preg;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_78 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or icmp_reg_532 or or_cond2_reg_542 or V_SYNC_V_preg) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == or_cond2_reg_542)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_lv1_0 == or_cond2_reg_542)))) begin
        V_SYNC_V = icmp_reg_532;
    end else begin
        V_SYNC_V = V_SYNC_V_preg;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_63) begin
    if (ap_sig_bdd_63) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_21) begin
    if (ap_sig_bdd_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_307) begin
    if (ap_sig_bdd_307) begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_0;
    end
end

always @ (selftest_read_read_fu_136_p2 or tmp_reg_509 or exitcond_flatten_fu_277_p2 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or or_cond2_fu_391_p2 or ap_sig_bdd_78 or ap_reg_ppiten_pp0_it0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (selftest_read_read_fu_136_p2 == ap_const_lv1_0) & ~(tmp_reg_509 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        inStream_V_V_TREADY = ap_const_logic_1;
    end else begin
        inStream_V_V_TREADY = ap_const_logic_0;
    end
end

always @ (y_reg_205 or exitcond_flatten_reg_518 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or y_mid2_reg_527) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_518 == ap_const_lv1_0))) begin
        y_phi_fu_209_p4 = y_mid2_reg_527;
    end else begin
        y_phi_fu_209_p4 = y_reg_205;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond_flatten_fu_277_p2 or ap_sig_bdd_78 or ap_reg_ppiten_pp0_it0) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(exitcond_flatten_fu_277_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(exitcond_flatten_fu_277_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st4_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_78 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1) begin
    ap_sig_bdd_110 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_78 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_21 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_307 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_63 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (inStream_V_V_TVALID or selftest_read_read_fu_136_p2 or tmp_reg_509 or exitcond_flatten_fu_277_p2 or or_cond2_fu_391_p2) begin
    ap_sig_bdd_78 = ((inStream_V_V_TVALID == ap_const_logic_0) & (exitcond_flatten_fu_277_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond2_fu_391_p2) & (selftest_read_read_fu_136_p2 == ap_const_lv1_0) & ~(tmp_reg_509 == ap_const_lv1_0));
end

assign exitcond4_fu_289_p2 = (x_reg_216 == ap_const_lv10_320? 1'b1: 1'b0);

assign exitcond_flatten_fu_277_p2 = (indvar_flatten_reg_194 == ap_const_lv19_668A0? 1'b1: 1'b0);

assign icmp_fu_333_p2 = (tmp_3_fu_323_p4 != ap_const_lv9_0? 1'b1: 1'b0);

assign indvar_flatten_next_fu_283_p2 = (indvar_flatten_reg_194 + ap_const_lv19_1);

assign not_1_fu_367_p2 = (x_mid2_fu_295_p3 > ap_const_lv10_5F? 1'b1: 1'b0);

assign op2_V_read_assign_fu_259_p2 = (color_blinking_V + ap_const_lv4_1);

assign or_cond2_fu_391_p2 = (tmp2_fu_351_p2 & tmp1_fu_385_p2);

assign p_Val2_1_fu_317_p2 = ($signed(y_mid2_fu_309_p3) + $signed(ap_const_lv10_3DD));

assign p_Val2_s_fu_361_p2 = ($signed(tmp_3_cast_fu_357_p1) + $signed(ap_const_lv11_770));

assign selftest_read_read_fu_136_p2 = selftest;

assign tmp1_fu_385_p2 = (tmp_4_fu_373_p2 & tmp_5_fu_379_p2);

assign tmp2_fu_351_p2 = (tmp_1_fu_339_p2 & tmp_2_fu_345_p2);

assign tmp_1_fu_339_p2 = (y_mid2_fu_309_p3 > ap_const_lv10_22? 1'b1: 1'b0);

assign tmp_1_i_fu_444_p1 = tmp_8_fu_436_p3;

assign tmp_2_fu_345_p2 = (y_mid2_fu_309_p3 < ap_const_lv10_203? 1'b1: 1'b0);

assign tmp_2_i_fu_448_p4 = {{{{ap_const_lv1_0}, {tmp_1_i_fu_444_p1}}}, {tmp_7_fu_428_p3}};

assign tmp_3_cast_fu_357_p1 = x_mid2_fu_295_p3;

assign tmp_3_fu_323_p4 = {{y_mid2_fu_309_p3[ap_const_lv32_9 : ap_const_lv32_1]}};

assign tmp_4_fu_373_p2 = (x_mid2_fu_295_p3 > ap_const_lv10_8F? 1'b1: 1'b0);

assign tmp_5_fu_379_p2 = (x_mid2_fu_295_p3 < ap_const_lv10_310? 1'b1: 1'b0);

assign tmp_6_fu_397_p2 = (inStream_V_V_TDATA == ap_const_lv8_FF? 1'b1: 1'b0);

assign tmp_6_i_fu_271_p2 = ($signed(ap_const_lv4_E) - $signed(color_blinking_V));

assign tmp_7_fu_428_p3 = p_Val2_1_fu_317_p2[ap_const_lv32_5];

assign tmp_8_fu_436_p3 = p_Val2_s_fu_361_p2[ap_const_lv32_5];

assign tmp_nbreadreq_fu_142_p3 = inStream_V_V_TVALID;

assign x_1_fu_458_p2 = (x_mid2_fu_295_p3 + ap_const_lv10_1);

assign x_mid2_fu_295_p3 = ((exitcond4_fu_289_p2[0:0] === 1'b1) ? ap_const_lv10_0 : x_reg_216);

assign y_mid2_fu_309_p3 = ((exitcond4_fu_289_p2[0:0] === 1'b1) ? y_s_fu_303_p2 : y_phi_fu_209_p4);

assign y_s_fu_303_p2 = (y_phi_fu_209_p4 + ap_const_lv10_1);


endmodule //axi_stream_to_vga_red_255

