v 20150101 2
C 9600 13100 0 0 0 title-B.sym
T 20400 14100 3 10 1 0 0 0 1
EXAMPLE SCHEMATIC FOR VERILOG NETLISTING
T 24200 13200 3 10 1 0 0 0 1
MIKE JARABEK
C 13900 20400 1 0 0 test_verilog.sym
{
T 14900 21400 5 10 1 1 0 0 1
refdes=TEST1
}
C 17700 19400 1 0 0 block-1.sym
{
T 19300 21000 5 10 1 1 0 0 1
refdes=U1
}
C 17700 16800 1 0 0 block-1.sym
{
T 19300 18400 5 10 1 1 0 0 1
refdes=U2
}
C 13900 19200 1 0 0 test_verilog.sym
{
T 14900 20200 5 10 1 1 0 0 1
refdes=TEST2
}
C 21700 20100 1 0 0 test_verilog.sym
{
T 23000 21100 5 10 1 1 0 0 1
refdes=U3
}
C 10500 21700 1 0 0 ipad-1.sym
{
T 10200 21800 5 10 1 1 0 0 1
refdes=P1
}
C 10500 21300 1 0 0 ipad-1.sym
{
T 10200 21300 5 10 1 1 0 0 1
refdes=P2
}
C 10500 15200 1 0 0 ipad-1.sym
{
T 10200 15200 5 10 1 1 0 0 1
refdes=P5
T 25600 20400 5 10 1 1 0 0 1
refdes=P6
}
C 25400 17200 1 0 1 iopad-1.sym
{
T 25500 17300 5 10 1 1 0 0 1
refdes=P9
}
C 25400 17700 1 0 1 iopad-1.sym
{
T 25500 17800 5 10 1 1 0 0 1
refdes=P8
}
C 24600 20300 1 0 0 opad-1.sym
{
T 25600 20400 5 10 1 1 0 0 1
refdes=P6
}
C 24600 19300 1 0 0 opad-1.sym
{
T 25600 19400 5 10 1 1 0 0 1
refdes=P7
}
C 10500 15900 1 0 0 ipad-1.sym
{
T 10200 16000 5 10 1 1 0 0 1
refdes=P4
}
N 23500 20400 24600 20400 4
{
T 24300 20500 5 10 1 1 0 0 1
netname=OUT1
}
N 19800 20400 21700 20400 4
N 19800 19900 21200 19900 4
N 21200 19900 21200 19400 4
N 21200 19400 24600 19400 4
{
T 24200 19500 5 10 1 1 0 0 1
netname=OUT2
}
N 19800 17800 24400 17800 4
{
T 23900 17900 5 10 1 1 0 0 1
netname=INOUT1
}
N 19800 17300 24400 17300 4
{
T 23900 17400 5 10 1 1 0 0 1
netname=INOUT2
}
C 10500 20800 1 0 0 ipad-1.sym
{
T 10200 20900 5 10 1 1 0 0 1
refdes=P3
}
N 17700 20600 17200 20600 4
N 17200 20600 17200 21800 4
N 17200 21800 11400 21800 4
{
T 11500 21900 5 10 1 1 0 0 1
netname=IN1
}
N 15700 20700 16500 20700 4
N 16500 20700 16500 20300 4
N 16500 20300 17700 20300 4
N 17700 20000 16500 20000 4
N 16500 20000 16500 19500 4
N 16500 19500 15700 19500 4
N 17700 19700 17200 19700 4
{
T 16700 19600 5 10 1 1 0 0 1
netname=REF1
}
N 11400 21400 13000 21400 4
{
T 11500 21400 5 10 1 1 0 0 1
netname=IN2
}
N 13000 21400 13000 20700 4
N 13000 20700 13900 20700 4
N 11400 20900 12500 20900 4
{
T 11500 21000 5 10 1 1 0 0 1
netname=IN3
}
N 12500 20900 12500 19500 4
N 12500 19500 13900 19500 4
N 17700 18000 13500 18000 4
N 13500 18000 13500 20700 4
N 17700 17700 16000 17700 4
N 16000 17700 16000 19500 4
{
T 16100 18800 5 10 1 1 0 0 1
netname=MIDDLE
}
N 11400 16000 12200 16000 4
{
T 12300 16000 5 10 1 1 0 0 1
netname=REF1
}
N 11400 15300 12200 15300 4
{
T 12300 15300 5 10 1 1 0 0 1
netname=REF2
}
N 17700 17400 17000 17400 4
{
T 16500 17400 5 10 1 1 0 0 1
netname=REF1
}
N 17700 17100 17000 17100 4
{
T 16400 17100 5 10 1 1 0 0 1
netname=REF2
}
T 17100 23200 3 10 1 0 0 0 1
Unnamed Nets
L 16500 20900 17600 23100 3 0 0 0 -1 -1
L 16450 21100 16500 20900 3 0 0 0 -1 -1
L 16500 20900 16700 21000 3 0 0 0 -1 -1
L 17600 23100 20900 20500 3 0 0 0 -1 -1
L 20900 20500 20875 20600 3 0 0 0 -1 -1
L 20900 20500 20800 20500 3 0 0 0 -1 -1
C 14800 15400 1 0 0 low-1.sym
{
T 15100 15600 5 10 1 1 0 0 1
refdes=PWR0
}
C 14900 16400 1 0 0 high-1.sym
{
T 15100 16700 5 10 1 1 0 0 1
refdes=PWR1
}
N 15000 16400 15000 15700 4
{
T 15100 16000 5 10 1 1 0 0 1
netname=MUNGLE_NET
}
C 21600 21500 1 0 0 block-1.sym
{
T 21900 23200 5 10 1 1 0 0 1
refdes=NO_CONNECTIONS
}
C 21650 15000 1 0 0 block_pos-1.sym
{
T 22350 16700 5 10 1 1 0 0 1
refdes=BLOCK_POS
}
N 21000 17800 21000 15900 4
N 21000 15900 21700 15900 4
N 21700 16200 21500 16200 4
N 21500 16200 21500 17300 4
N 20500 19900 20500 15600 4
N 20500 15600 21700 15600 4
N 23800 16000 24500 16000 4
{
T 25500 15900 5 10 1 1 0 0 1
netname=POS_OUT1
}
N 23800 15500 24500 15500 4
{
T 25500 15400 5 10 1 1 0 0 1
netname=POS_OUT2
}
C 24500 15900 1 0 0 opad-1.sym
{
T 24400 16100 5 10 1 1 0 0 1
refdes=P10
}
C 24500 15400 1 0 0 opad-1.sym
{
T 24400 15600 5 10 1 1 0 0 1
refdes=P11
}
T 19100 14600 5 10 1 0 0 0 1
module_name=VERILOG_TEST
