
MCU_Base_Firmware_CubeMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ce80  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003dc8  0801d010  0801d010  0002d010  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020dd8  08020dd8  00040248  2**0
                  CONTENTS
  4 .ARM          00000008  08020dd8  08020dd8  00030dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020de0  08020de0  00040248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020de0  08020de0  00030de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08020de4  08020de4  00030de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000248  20000000  08020de8  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006f48  20000248  08021030  00040248  2**3
                  ALLOC
 10 ._user_heap_stack 00006000  20007190  08021030  00047190  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040248  2**0
                  CONTENTS, READONLY
 12 .debug_info   0006fa96  00000000  00000000  00040278  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008e5f  00000000  00000000  000afd0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000022a8  00000000  00000000  000b8b70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002158  00000000  00000000  000bae18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00038697  00000000  00000000  000bcf70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000350f1  00000000  00000000  000f5607  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f36e2  00000000  00000000  0012a6f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000ce  00000000  00000000  0021ddda  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a060  00000000  00000000  0021dea8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000248 	.word	0x20000248
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801cff8 	.word	0x0801cff8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000024c 	.word	0x2000024c
 80001cc:	0801cff8 	.word	0x0801cff8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b972 	b.w	8000f04 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9e08      	ldr	r6, [sp, #32]
 8000c3e:	4604      	mov	r4, r0
 8000c40:	4688      	mov	r8, r1
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d14b      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c46:	428a      	cmp	r2, r1
 8000c48:	4615      	mov	r5, r2
 8000c4a:	d967      	bls.n	8000d1c <__udivmoddi4+0xe4>
 8000c4c:	fab2 f282 	clz	r2, r2
 8000c50:	b14a      	cbz	r2, 8000c66 <__udivmoddi4+0x2e>
 8000c52:	f1c2 0720 	rsb	r7, r2, #32
 8000c56:	fa01 f302 	lsl.w	r3, r1, r2
 8000c5a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c5e:	4095      	lsls	r5, r2
 8000c60:	ea47 0803 	orr.w	r8, r7, r3
 8000c64:	4094      	lsls	r4, r2
 8000c66:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c6a:	0c23      	lsrs	r3, r4, #16
 8000c6c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c70:	fa1f fc85 	uxth.w	ip, r5
 8000c74:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c78:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c7c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c80:	4299      	cmp	r1, r3
 8000c82:	d909      	bls.n	8000c98 <__udivmoddi4+0x60>
 8000c84:	18eb      	adds	r3, r5, r3
 8000c86:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c8a:	f080 811b 	bcs.w	8000ec4 <__udivmoddi4+0x28c>
 8000c8e:	4299      	cmp	r1, r3
 8000c90:	f240 8118 	bls.w	8000ec4 <__udivmoddi4+0x28c>
 8000c94:	3f02      	subs	r7, #2
 8000c96:	442b      	add	r3, r5
 8000c98:	1a5b      	subs	r3, r3, r1
 8000c9a:	b2a4      	uxth	r4, r4
 8000c9c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ca0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ca4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ca8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cac:	45a4      	cmp	ip, r4
 8000cae:	d909      	bls.n	8000cc4 <__udivmoddi4+0x8c>
 8000cb0:	192c      	adds	r4, r5, r4
 8000cb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cb6:	f080 8107 	bcs.w	8000ec8 <__udivmoddi4+0x290>
 8000cba:	45a4      	cmp	ip, r4
 8000cbc:	f240 8104 	bls.w	8000ec8 <__udivmoddi4+0x290>
 8000cc0:	3802      	subs	r0, #2
 8000cc2:	442c      	add	r4, r5
 8000cc4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cc8:	eba4 040c 	sub.w	r4, r4, ip
 8000ccc:	2700      	movs	r7, #0
 8000cce:	b11e      	cbz	r6, 8000cd8 <__udivmoddi4+0xa0>
 8000cd0:	40d4      	lsrs	r4, r2
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cd8:	4639      	mov	r1, r7
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d909      	bls.n	8000cf6 <__udivmoddi4+0xbe>
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	f000 80eb 	beq.w	8000ebe <__udivmoddi4+0x286>
 8000ce8:	2700      	movs	r7, #0
 8000cea:	e9c6 0100 	strd	r0, r1, [r6]
 8000cee:	4638      	mov	r0, r7
 8000cf0:	4639      	mov	r1, r7
 8000cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf6:	fab3 f783 	clz	r7, r3
 8000cfa:	2f00      	cmp	r7, #0
 8000cfc:	d147      	bne.n	8000d8e <__udivmoddi4+0x156>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d302      	bcc.n	8000d08 <__udivmoddi4+0xd0>
 8000d02:	4282      	cmp	r2, r0
 8000d04:	f200 80fa 	bhi.w	8000efc <__udivmoddi4+0x2c4>
 8000d08:	1a84      	subs	r4, r0, r2
 8000d0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d0e:	2001      	movs	r0, #1
 8000d10:	4698      	mov	r8, r3
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d0e0      	beq.n	8000cd8 <__udivmoddi4+0xa0>
 8000d16:	e9c6 4800 	strd	r4, r8, [r6]
 8000d1a:	e7dd      	b.n	8000cd8 <__udivmoddi4+0xa0>
 8000d1c:	b902      	cbnz	r2, 8000d20 <__udivmoddi4+0xe8>
 8000d1e:	deff      	udf	#255	; 0xff
 8000d20:	fab2 f282 	clz	r2, r2
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f040 808f 	bne.w	8000e48 <__udivmoddi4+0x210>
 8000d2a:	1b49      	subs	r1, r1, r5
 8000d2c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d30:	fa1f f885 	uxth.w	r8, r5
 8000d34:	2701      	movs	r7, #1
 8000d36:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d3a:	0c23      	lsrs	r3, r4, #16
 8000d3c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d44:	fb08 f10c 	mul.w	r1, r8, ip
 8000d48:	4299      	cmp	r1, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x124>
 8000d4c:	18eb      	adds	r3, r5, r3
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x122>
 8000d54:	4299      	cmp	r1, r3
 8000d56:	f200 80cd 	bhi.w	8000ef4 <__udivmoddi4+0x2bc>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1a59      	subs	r1, r3, r1
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d68:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x14c>
 8000d74:	192c      	adds	r4, r5, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x14a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80b6 	bhi.w	8000eee <__udivmoddi4+0x2b6>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e79f      	b.n	8000cce <__udivmoddi4+0x96>
 8000d8e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d92:	40bb      	lsls	r3, r7
 8000d94:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d98:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d9c:	fa01 f407 	lsl.w	r4, r1, r7
 8000da0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000da4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000da8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dac:	4325      	orrs	r5, r4
 8000dae:	fbb3 f9f8 	udiv	r9, r3, r8
 8000db2:	0c2c      	lsrs	r4, r5, #16
 8000db4:	fb08 3319 	mls	r3, r8, r9, r3
 8000db8:	fa1f fa8e 	uxth.w	sl, lr
 8000dbc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000dc0:	fb09 f40a 	mul.w	r4, r9, sl
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dca:	fa00 f107 	lsl.w	r1, r0, r7
 8000dce:	d90b      	bls.n	8000de8 <__udivmoddi4+0x1b0>
 8000dd0:	eb1e 0303 	adds.w	r3, lr, r3
 8000dd4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dd8:	f080 8087 	bcs.w	8000eea <__udivmoddi4+0x2b2>
 8000ddc:	429c      	cmp	r4, r3
 8000dde:	f240 8084 	bls.w	8000eea <__udivmoddi4+0x2b2>
 8000de2:	f1a9 0902 	sub.w	r9, r9, #2
 8000de6:	4473      	add	r3, lr
 8000de8:	1b1b      	subs	r3, r3, r4
 8000dea:	b2ad      	uxth	r5, r5
 8000dec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000df0:	fb08 3310 	mls	r3, r8, r0, r3
 8000df4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000df8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dfc:	45a2      	cmp	sl, r4
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x1da>
 8000e00:	eb1e 0404 	adds.w	r4, lr, r4
 8000e04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e08:	d26b      	bcs.n	8000ee2 <__udivmoddi4+0x2aa>
 8000e0a:	45a2      	cmp	sl, r4
 8000e0c:	d969      	bls.n	8000ee2 <__udivmoddi4+0x2aa>
 8000e0e:	3802      	subs	r0, #2
 8000e10:	4474      	add	r4, lr
 8000e12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e16:	fba0 8902 	umull	r8, r9, r0, r2
 8000e1a:	eba4 040a 	sub.w	r4, r4, sl
 8000e1e:	454c      	cmp	r4, r9
 8000e20:	46c2      	mov	sl, r8
 8000e22:	464b      	mov	r3, r9
 8000e24:	d354      	bcc.n	8000ed0 <__udivmoddi4+0x298>
 8000e26:	d051      	beq.n	8000ecc <__udivmoddi4+0x294>
 8000e28:	2e00      	cmp	r6, #0
 8000e2a:	d069      	beq.n	8000f00 <__udivmoddi4+0x2c8>
 8000e2c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e30:	eb64 0403 	sbc.w	r4, r4, r3
 8000e34:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e38:	40fd      	lsrs	r5, r7
 8000e3a:	40fc      	lsrs	r4, r7
 8000e3c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e40:	e9c6 5400 	strd	r5, r4, [r6]
 8000e44:	2700      	movs	r7, #0
 8000e46:	e747      	b.n	8000cd8 <__udivmoddi4+0xa0>
 8000e48:	f1c2 0320 	rsb	r3, r2, #32
 8000e4c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e50:	4095      	lsls	r5, r2
 8000e52:	fa01 f002 	lsl.w	r0, r1, r2
 8000e56:	fa21 f303 	lsr.w	r3, r1, r3
 8000e5a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e5e:	4338      	orrs	r0, r7
 8000e60:	0c01      	lsrs	r1, r0, #16
 8000e62:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e66:	fa1f f885 	uxth.w	r8, r5
 8000e6a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb07 f308 	mul.w	r3, r7, r8
 8000e76:	428b      	cmp	r3, r1
 8000e78:	fa04 f402 	lsl.w	r4, r4, r2
 8000e7c:	d907      	bls.n	8000e8e <__udivmoddi4+0x256>
 8000e7e:	1869      	adds	r1, r5, r1
 8000e80:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e84:	d22f      	bcs.n	8000ee6 <__udivmoddi4+0x2ae>
 8000e86:	428b      	cmp	r3, r1
 8000e88:	d92d      	bls.n	8000ee6 <__udivmoddi4+0x2ae>
 8000e8a:	3f02      	subs	r7, #2
 8000e8c:	4429      	add	r1, r5
 8000e8e:	1acb      	subs	r3, r1, r3
 8000e90:	b281      	uxth	r1, r0
 8000e92:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e96:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e9e:	fb00 f308 	mul.w	r3, r0, r8
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	d907      	bls.n	8000eb6 <__udivmoddi4+0x27e>
 8000ea6:	1869      	adds	r1, r5, r1
 8000ea8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eac:	d217      	bcs.n	8000ede <__udivmoddi4+0x2a6>
 8000eae:	428b      	cmp	r3, r1
 8000eb0:	d915      	bls.n	8000ede <__udivmoddi4+0x2a6>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	4429      	add	r1, r5
 8000eb6:	1ac9      	subs	r1, r1, r3
 8000eb8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000ebc:	e73b      	b.n	8000d36 <__udivmoddi4+0xfe>
 8000ebe:	4637      	mov	r7, r6
 8000ec0:	4630      	mov	r0, r6
 8000ec2:	e709      	b.n	8000cd8 <__udivmoddi4+0xa0>
 8000ec4:	4607      	mov	r7, r0
 8000ec6:	e6e7      	b.n	8000c98 <__udivmoddi4+0x60>
 8000ec8:	4618      	mov	r0, r3
 8000eca:	e6fb      	b.n	8000cc4 <__udivmoddi4+0x8c>
 8000ecc:	4541      	cmp	r1, r8
 8000ece:	d2ab      	bcs.n	8000e28 <__udivmoddi4+0x1f0>
 8000ed0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ed4:	eb69 020e 	sbc.w	r2, r9, lr
 8000ed8:	3801      	subs	r0, #1
 8000eda:	4613      	mov	r3, r2
 8000edc:	e7a4      	b.n	8000e28 <__udivmoddi4+0x1f0>
 8000ede:	4660      	mov	r0, ip
 8000ee0:	e7e9      	b.n	8000eb6 <__udivmoddi4+0x27e>
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	e795      	b.n	8000e12 <__udivmoddi4+0x1da>
 8000ee6:	4667      	mov	r7, ip
 8000ee8:	e7d1      	b.n	8000e8e <__udivmoddi4+0x256>
 8000eea:	4681      	mov	r9, r0
 8000eec:	e77c      	b.n	8000de8 <__udivmoddi4+0x1b0>
 8000eee:	3802      	subs	r0, #2
 8000ef0:	442c      	add	r4, r5
 8000ef2:	e747      	b.n	8000d84 <__udivmoddi4+0x14c>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	442b      	add	r3, r5
 8000efa:	e72f      	b.n	8000d5c <__udivmoddi4+0x124>
 8000efc:	4638      	mov	r0, r7
 8000efe:	e708      	b.n	8000d12 <__udivmoddi4+0xda>
 8000f00:	4637      	mov	r7, r6
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0xa0>

08000f04 <__aeabi_idiv0>:
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop

08000f08 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f0e:	463b      	mov	r3, r7
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f1a:	4b37      	ldr	r3, [pc, #220]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f1c:	4a37      	ldr	r2, [pc, #220]	; (8000ffc <MX_ADC1_Init+0xf4>)
 8000f1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f20:	4b35      	ldr	r3, [pc, #212]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f22:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f26:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f28:	4b33      	ldr	r3, [pc, #204]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f2e:	4b32      	ldr	r3, [pc, #200]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f34:	4b30      	ldr	r3, [pc, #192]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f3a:	4b2f      	ldr	r3, [pc, #188]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f42:	4b2d      	ldr	r3, [pc, #180]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f48:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8000f4a:	4b2b      	ldr	r3, [pc, #172]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f4c:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000f50:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f52:	4b29      	ldr	r3, [pc, #164]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000f58:	4b27      	ldr	r3, [pc, #156]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f5a:	2204      	movs	r2, #4
 8000f5c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f5e:	4b26      	ldr	r3, [pc, #152]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f66:	4b24      	ldr	r3, [pc, #144]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f6c:	4822      	ldr	r0, [pc, #136]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f6e:	f005 fb53 	bl	8006618 <HAL_ADC_Init>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000f78:	f003 f9ec 	bl	8004354 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f80:	2301      	movs	r3, #1
 8000f82:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f84:	2300      	movs	r3, #0
 8000f86:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f88:	463b      	mov	r3, r7
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	481a      	ldr	r0, [pc, #104]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f8e:	f005 fc8d 	bl	80068ac <HAL_ADC_ConfigChannel>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000f98:	f003 f9dc 	bl	8004354 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa4:	463b      	mov	r3, r7
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4813      	ldr	r0, [pc, #76]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000faa:	f005 fc7f 	bl	80068ac <HAL_ADC_ConfigChannel>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8000fb4:	f003 f9ce 	bl	8004354 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000fb8:	2305      	movs	r3, #5
 8000fba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fc0:	463b      	mov	r3, r7
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	480c      	ldr	r0, [pc, #48]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000fc6:	f005 fc71 	bl	80068ac <HAL_ADC_ConfigChannel>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8000fd0:	f003 f9c0 	bl	8004354 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000fd4:	2306      	movs	r3, #6
 8000fd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000fd8:	2304      	movs	r3, #4
 8000fda:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fdc:	463b      	mov	r3, r7
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4805      	ldr	r0, [pc, #20]	; (8000ff8 <MX_ADC1_Init+0xf0>)
 8000fe2:	f005 fc63 	bl	80068ac <HAL_ADC_ConfigChannel>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8000fec:	f003 f9b2 	bl	8004354 <Error_Handler>
  }

}
 8000ff0:	bf00      	nop
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	200007a8 	.word	0x200007a8
 8000ffc:	40012000 	.word	0x40012000

08001000 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	; 0x28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a2f      	ldr	r2, [pc, #188]	; (80010dc <HAL_ADC_MspInit+0xdc>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d157      	bne.n	80010d2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
 8001026:	4b2e      	ldr	r3, [pc, #184]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 8001028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102a:	4a2d      	ldr	r2, [pc, #180]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 800102c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001030:	6453      	str	r3, [r2, #68]	; 0x44
 8001032:	4b2b      	ldr	r3, [pc, #172]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 8001034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800103a:	613b      	str	r3, [r7, #16]
 800103c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	4b27      	ldr	r3, [pc, #156]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	4a26      	ldr	r2, [pc, #152]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	6313      	str	r3, [r2, #48]	; 0x30
 800104e:	4b24      	ldr	r3, [pc, #144]	; (80010e0 <HAL_ADC_MspInit+0xe0>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = AIN0_Pin|AIN1_Pin|AIN2_Pin|AIN3_Pin;
 800105a:	2378      	movs	r3, #120	; 0x78
 800105c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800105e:	2303      	movs	r3, #3
 8001060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4619      	mov	r1, r3
 800106c:	481d      	ldr	r0, [pc, #116]	; (80010e4 <HAL_ADC_MspInit+0xe4>)
 800106e:	f007 fbd1 	bl	8008814 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001072:	4b1d      	ldr	r3, [pc, #116]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 8001074:	4a1d      	ldr	r2, [pc, #116]	; (80010ec <HAL_ADC_MspInit+0xec>)
 8001076:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001078:	4b1b      	ldr	r3, [pc, #108]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 800107a:	2200      	movs	r2, #0
 800107c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800107e:	4b1a      	ldr	r3, [pc, #104]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001084:	4b18      	ldr	r3, [pc, #96]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 8001086:	2200      	movs	r2, #0
 8001088:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800108a:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 800108c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001090:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001092:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 8001094:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001098:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800109a:	4b13      	ldr	r3, [pc, #76]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 800109c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010a0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010a2:	4b11      	ldr	r3, [pc, #68]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010a8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010aa:	4b0f      	ldr	r3, [pc, #60]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010b0:	4b0d      	ldr	r3, [pc, #52]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010b6:	480c      	ldr	r0, [pc, #48]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010b8:	f005 ff7a 	bl	8006fb0 <HAL_DMA_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80010c2:	f003 f947 	bl	8004354 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a07      	ldr	r2, [pc, #28]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010ca:	639a      	str	r2, [r3, #56]	; 0x38
 80010cc:	4a06      	ldr	r2, [pc, #24]	; (80010e8 <HAL_ADC_MspInit+0xe8>)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010d2:	bf00      	nop
 80010d4:	3728      	adds	r7, #40	; 0x28
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40012000 	.word	0x40012000
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40020000 	.word	0x40020000
 80010e8:	200007f0 	.word	0x200007f0
 80010ec:	40026410 	.word	0x40026410

080010f0 <Conversion_ADC1>:
//	Value = (Value / 60);		//

	return Value;
}
double Conversion_ADC1(uint16_t ADC_value)
{
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	b087      	sub	sp, #28
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	80fb      	strh	r3, [r7, #6]
	double Value = 0;
 80010fa:	f04f 0300 	mov.w	r3, #0
 80010fe:	f04f 0400 	mov.w	r4, #0
 8001102:	e9c7 3404 	strd	r3, r4, [r7, #16]
	const double Resolution = 0.0008056640625;
 8001106:	a416      	add	r4, pc, #88	; (adr r4, 8001160 <Conversion_ADC1+0x70>)
 8001108:	e9d4 3400 	ldrd	r3, r4, [r4]
 800110c:	e9c7 3402 	strd	r3, r4, [r7, #8]

	Value = (ADC_value * Resolution);
 8001110:	88fb      	ldrh	r3, [r7, #6]
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff fa16 	bl	8000544 <__aeabi_i2d>
 8001118:	4603      	mov	r3, r0
 800111a:	460c      	mov	r4, r1
 800111c:	461a      	mov	r2, r3
 800111e:	4623      	mov	r3, r4
 8001120:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001124:	f7ff fa78 	bl	8000618 <__aeabi_dmul>
 8001128:	4603      	mov	r3, r0
 800112a:	460c      	mov	r4, r1
 800112c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	Value = (Value * 3.2323232323232);	//
 8001130:	a30d      	add	r3, pc, #52	; (adr r3, 8001168 <Conversion_ADC1+0x78>)
 8001132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001136:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800113a:	f7ff fa6d 	bl	8000618 <__aeabi_dmul>
 800113e:	4603      	mov	r3, r0
 8001140:	460c      	mov	r4, r1
 8001142:	e9c7 3404 	strd	r3, r4, [r7, #16]

	return Value;
 8001146:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800114a:	ec44 3b17 	vmov	d7, r3, r4
}
 800114e:	eeb0 0a47 	vmov.f32	s0, s14
 8001152:	eef0 0a67 	vmov.f32	s1, s15
 8001156:	371c      	adds	r7, #28
 8001158:	46bd      	mov	sp, r7
 800115a:	bd90      	pop	{r4, r7, pc}
 800115c:	f3af 8000 	nop.w
 8001160:	66666666 	.word	0x66666666
 8001164:	3f4a6666 	.word	0x3f4a6666
 8001168:	48676ee8 	.word	0x48676ee8
 800116c:	4009dbcc 	.word	0x4009dbcc

08001170 <cJSON_strcasecmp>:
static const char *ep;

const char *cJSON_GetErrorPtr(void) {return ep;}

static int cJSON_strcasecmp(const char *s1,const char *s2)
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
	if (!s1) return (s1==s2)?0:1;if (!s2) return 1;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d107      	bne.n	8001190 <cJSON_strcasecmp+0x20>
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	429a      	cmp	r2, r3
 8001186:	bf14      	ite	ne
 8001188:	2301      	movne	r3, #1
 800118a:	2300      	moveq	r3, #0
 800118c:	b2db      	uxtb	r3, r3
 800118e:	e055      	b.n	800123c <cJSON_strcasecmp+0xcc>
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d10d      	bne.n	80011b2 <cJSON_strcasecmp+0x42>
 8001196:	2301      	movs	r3, #1
 8001198:	e050      	b.n	800123c <cJSON_strcasecmp+0xcc>
	for(; tolower(*s1) == tolower(*s2); ++s1, ++s2)	if(*s1 == 0)	return 0;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d101      	bne.n	80011a6 <cJSON_strcasecmp+0x36>
 80011a2:	2300      	movs	r3, #0
 80011a4:	e04a      	b.n	800123c <cJSON_strcasecmp+0xcc>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	3301      	adds	r3, #1
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	3301      	adds	r3, #1
 80011b0:	603b      	str	r3, [r7, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	73fb      	strb	r3, [r7, #15]
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	3301      	adds	r3, #1
 80011bc:	4a22      	ldr	r2, [pc, #136]	; (8001248 <cJSON_strcasecmp+0xd8>)
 80011be:	4413      	add	r3, r2
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	f003 0303 	and.w	r3, r3, #3
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d103      	bne.n	80011d2 <cJSON_strcasecmp+0x62>
 80011ca:	7bfb      	ldrb	r3, [r7, #15]
 80011cc:	f103 0220 	add.w	r2, r3, #32
 80011d0:	e000      	b.n	80011d4 <cJSON_strcasecmp+0x64>
 80011d2:	7bfa      	ldrb	r2, [r7, #15]
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	73bb      	strb	r3, [r7, #14]
 80011da:	7bbb      	ldrb	r3, [r7, #14]
 80011dc:	3301      	adds	r3, #1
 80011de:	491a      	ldr	r1, [pc, #104]	; (8001248 <cJSON_strcasecmp+0xd8>)
 80011e0:	440b      	add	r3, r1
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	f003 0303 	and.w	r3, r3, #3
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d102      	bne.n	80011f2 <cJSON_strcasecmp+0x82>
 80011ec:	7bbb      	ldrb	r3, [r7, #14]
 80011ee:	3320      	adds	r3, #32
 80011f0:	e000      	b.n	80011f4 <cJSON_strcasecmp+0x84>
 80011f2:	7bbb      	ldrb	r3, [r7, #14]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d0d0      	beq.n	800119a <cJSON_strcasecmp+0x2a>
	return tolower(*(const unsigned char *)s1) - tolower(*(const unsigned char *)s2);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	737b      	strb	r3, [r7, #13]
 80011fe:	7b7b      	ldrb	r3, [r7, #13]
 8001200:	3301      	adds	r3, #1
 8001202:	4a11      	ldr	r2, [pc, #68]	; (8001248 <cJSON_strcasecmp+0xd8>)
 8001204:	4413      	add	r3, r2
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	f003 0303 	and.w	r3, r3, #3
 800120c:	2b01      	cmp	r3, #1
 800120e:	d103      	bne.n	8001218 <cJSON_strcasecmp+0xa8>
 8001210:	7b7b      	ldrb	r3, [r7, #13]
 8001212:	f103 0220 	add.w	r2, r3, #32
 8001216:	e000      	b.n	800121a <cJSON_strcasecmp+0xaa>
 8001218:	7b7a      	ldrb	r2, [r7, #13]
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	733b      	strb	r3, [r7, #12]
 8001220:	7b3b      	ldrb	r3, [r7, #12]
 8001222:	3301      	adds	r3, #1
 8001224:	4908      	ldr	r1, [pc, #32]	; (8001248 <cJSON_strcasecmp+0xd8>)
 8001226:	440b      	add	r3, r1
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	f003 0303 	and.w	r3, r3, #3
 800122e:	2b01      	cmp	r3, #1
 8001230:	d102      	bne.n	8001238 <cJSON_strcasecmp+0xc8>
 8001232:	7b3b      	ldrb	r3, [r7, #12]
 8001234:	3320      	adds	r3, #32
 8001236:	e000      	b.n	800123a <cJSON_strcasecmp+0xca>
 8001238:	7b3b      	ldrb	r3, [r7, #12]
 800123a:	1ad3      	subs	r3, r2, r3
}
 800123c:	4618      	mov	r0, r3
 800123e:	3714      	adds	r7, #20
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	08020a76 	.word	0x08020a76

0800124c <cJSON_New_Item>:
	cJSON_free	 = (hooks->free_fn)?hooks->free_fn:free;
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
	cJSON* node = (cJSON*)cJSON_malloc(sizeof(cJSON));
 8001252:	4b09      	ldr	r3, [pc, #36]	; (8001278 <cJSON_New_Item+0x2c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2028      	movs	r0, #40	; 0x28
 8001258:	4798      	blx	r3
 800125a:	6078      	str	r0, [r7, #4]
	if (node) memset(node,0,sizeof(cJSON));
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d004      	beq.n	800126c <cJSON_New_Item+0x20>
 8001262:	2228      	movs	r2, #40	; 0x28
 8001264:	2100      	movs	r1, #0
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f016 fe29 	bl	8017ebe <memset>
	return node;
 800126c:	687b      	ldr	r3, [r7, #4]
}
 800126e:	4618      	mov	r0, r3
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000000 	.word	0x20000000

0800127c <cJSON_Delete>:

/* Delete a cJSON structure. */
void cJSON_Delete(cJSON *c)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	cJSON *next;
	while (c)
 8001284:	e037      	b.n	80012f6 <cJSON_Delete+0x7a>
	{
		next=c->next;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	60fb      	str	r3, [r7, #12]
		if (!(c->type&cJSON_IsReference) && c->child) cJSON_Delete(c->child);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001294:	2b00      	cmp	r3, #0
 8001296:	d108      	bne.n	80012aa <cJSON_Delete+0x2e>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d004      	beq.n	80012aa <cJSON_Delete+0x2e>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff ffe9 	bl	800127c <cJSON_Delete>
		if (!(c->type&cJSON_IsReference) && c->valuestring) cJSON_free(c->valuestring);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d109      	bne.n	80012ca <cJSON_Delete+0x4e>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	691b      	ldr	r3, [r3, #16]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d005      	beq.n	80012ca <cJSON_Delete+0x4e>
 80012be:	4b12      	ldr	r3, [pc, #72]	; (8001308 <cJSON_Delete+0x8c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	6912      	ldr	r2, [r2, #16]
 80012c6:	4610      	mov	r0, r2
 80012c8:	4798      	blx	r3
		if (!(c->type&cJSON_StringIsConst) && c->string) cJSON_free(c->string);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	68db      	ldr	r3, [r3, #12]
 80012ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d109      	bne.n	80012ea <cJSON_Delete+0x6e>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6a1b      	ldr	r3, [r3, #32]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d005      	beq.n	80012ea <cJSON_Delete+0x6e>
 80012de:	4b0a      	ldr	r3, [pc, #40]	; (8001308 <cJSON_Delete+0x8c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	6a12      	ldr	r2, [r2, #32]
 80012e6:	4610      	mov	r0, r2
 80012e8:	4798      	blx	r3
		cJSON_free(c);
 80012ea:	4b07      	ldr	r3, [pc, #28]	; (8001308 <cJSON_Delete+0x8c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	4798      	blx	r3
		c=next;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	607b      	str	r3, [r7, #4]
	while (c)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d1c4      	bne.n	8001286 <cJSON_Delete+0xa>
	}
}
 80012fc:	bf00      	nop
 80012fe:	bf00      	nop
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	20000004 	.word	0x20000004
 800130c:	00000000 	.word	0x00000000

08001310 <parse_number>:

/* Parse the input text to generate a number, and populate the result into item. */
static const char *parse_number(cJSON *item,const char *num)
{
 8001310:	b5b0      	push	{r4, r5, r7, lr}
 8001312:	b08a      	sub	sp, #40	; 0x28
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
	double n=0,sign=1,scale=0;int subscale=0,signsubscale=1;
 800131a:	f04f 0200 	mov.w	r2, #0
 800131e:	f04f 0300 	mov.w	r3, #0
 8001322:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001326:	f04f 0200 	mov.w	r2, #0
 800132a:	4b83      	ldr	r3, [pc, #524]	; (8001538 <parse_number+0x228>)
 800132c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001330:	f04f 0200 	mov.w	r2, #0
 8001334:	f04f 0300 	mov.w	r3, #0
 8001338:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	2301      	movs	r3, #1
 8001342:	60bb      	str	r3, [r7, #8]

	if (*num=='-') sign=-1,num++;	/* Has sign? */
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b2d      	cmp	r3, #45	; 0x2d
 800134a:	d107      	bne.n	800135c <parse_number+0x4c>
 800134c:	f04f 0200 	mov.w	r2, #0
 8001350:	4b7a      	ldr	r3, [pc, #488]	; (800153c <parse_number+0x22c>)
 8001352:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	3301      	adds	r3, #1
 800135a:	603b      	str	r3, [r7, #0]
	if (*num=='0') num++;			/* is zero */
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b30      	cmp	r3, #48	; 0x30
 8001362:	d102      	bne.n	800136a <parse_number+0x5a>
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	3301      	adds	r3, #1
 8001368:	603b      	str	r3, [r7, #0]
	if (*num>='1' && *num<='9')	do	n=(n*10.0)+(*num++ -'0');	while (*num>='0' && *num<='9');	/* Number? */
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b30      	cmp	r3, #48	; 0x30
 8001370:	d928      	bls.n	80013c4 <parse_number+0xb4>
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	2b39      	cmp	r3, #57	; 0x39
 8001378:	d824      	bhi.n	80013c4 <parse_number+0xb4>
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	4b70      	ldr	r3, [pc, #448]	; (8001540 <parse_number+0x230>)
 8001380:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001384:	f7ff f948 	bl	8000618 <__aeabi_dmul>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	4614      	mov	r4, r2
 800138e:	461d      	mov	r5, r3
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	1c5a      	adds	r2, r3, #1
 8001394:	603a      	str	r2, [r7, #0]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	3b30      	subs	r3, #48	; 0x30
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff f8d2 	bl	8000544 <__aeabi_i2d>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	4620      	mov	r0, r4
 80013a6:	4629      	mov	r1, r5
 80013a8:	f7fe ff80 	bl	80002ac <__adddf3>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b2f      	cmp	r3, #47	; 0x2f
 80013ba:	d903      	bls.n	80013c4 <parse_number+0xb4>
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b39      	cmp	r3, #57	; 0x39
 80013c2:	d9da      	bls.n	800137a <parse_number+0x6a>
	if (*num=='.' && num[1]>='0' && num[1]<='9') {num++;		do	n=(n*10.0)+(*num++ -'0'),scale--; while (*num>='0' && *num<='9');}	/* Fractional part? */
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b2e      	cmp	r3, #46	; 0x2e
 80013ca:	d13c      	bne.n	8001446 <parse_number+0x136>
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	3301      	adds	r3, #1
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	2b2f      	cmp	r3, #47	; 0x2f
 80013d4:	d937      	bls.n	8001446 <parse_number+0x136>
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	3301      	adds	r3, #1
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b39      	cmp	r3, #57	; 0x39
 80013de:	d832      	bhi.n	8001446 <parse_number+0x136>
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	3301      	adds	r3, #1
 80013e4:	603b      	str	r3, [r7, #0]
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	4b55      	ldr	r3, [pc, #340]	; (8001540 <parse_number+0x230>)
 80013ec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013f0:	f7ff f912 	bl	8000618 <__aeabi_dmul>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4614      	mov	r4, r2
 80013fa:	461d      	mov	r5, r3
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	603a      	str	r2, [r7, #0]
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	3b30      	subs	r3, #48	; 0x30
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff f89c 	bl	8000544 <__aeabi_i2d>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	4620      	mov	r0, r4
 8001412:	4629      	mov	r1, r5
 8001414:	f7fe ff4a 	bl	80002ac <__adddf3>
 8001418:	4602      	mov	r2, r0
 800141a:	460b      	mov	r3, r1
 800141c:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	4b44      	ldr	r3, [pc, #272]	; (8001538 <parse_number+0x228>)
 8001426:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800142a:	f7fe ff3d 	bl	80002a8 <__aeabi_dsub>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b2f      	cmp	r3, #47	; 0x2f
 800143c:	d903      	bls.n	8001446 <parse_number+0x136>
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b39      	cmp	r3, #57	; 0x39
 8001444:	d9cf      	bls.n	80013e6 <parse_number+0xd6>
	if (*num=='e' || *num=='E')		/* Exponent? */
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	2b65      	cmp	r3, #101	; 0x65
 800144c:	d003      	beq.n	8001456 <parse_number+0x146>
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	2b45      	cmp	r3, #69	; 0x45
 8001454:	d12a      	bne.n	80014ac <parse_number+0x19c>
	{	num++;if (*num=='+') num++;	else if (*num=='-') signsubscale=-1,num++;		/* With sign? */
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	3301      	adds	r3, #1
 800145a:	603b      	str	r3, [r7, #0]
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b2b      	cmp	r3, #43	; 0x2b
 8001462:	d103      	bne.n	800146c <parse_number+0x15c>
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	3301      	adds	r3, #1
 8001468:	603b      	str	r3, [r7, #0]
 800146a:	e017      	b.n	800149c <parse_number+0x18c>
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	2b2d      	cmp	r3, #45	; 0x2d
 8001472:	d113      	bne.n	800149c <parse_number+0x18c>
 8001474:	f04f 33ff 	mov.w	r3, #4294967295
 8001478:	60bb      	str	r3, [r7, #8]
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	3301      	adds	r3, #1
 800147e:	603b      	str	r3, [r7, #0]
		while (*num>='0' && *num<='9') subscale=(subscale*10)+(*num++ - '0');	/* Number? */
 8001480:	e00c      	b.n	800149c <parse_number+0x18c>
 8001482:	68fa      	ldr	r2, [r7, #12]
 8001484:	4613      	mov	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	4619      	mov	r1, r3
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	1c5a      	adds	r2, r3, #1
 8001492:	603a      	str	r2, [r7, #0]
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	3b30      	subs	r3, #48	; 0x30
 8001498:	440b      	add	r3, r1
 800149a:	60fb      	str	r3, [r7, #12]
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b2f      	cmp	r3, #47	; 0x2f
 80014a2:	d903      	bls.n	80014ac <parse_number+0x19c>
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	2b39      	cmp	r3, #57	; 0x39
 80014aa:	d9ea      	bls.n	8001482 <parse_number+0x172>
	}

	n=sign*n*pow(10.0,(scale+subscale*signsubscale));	/* number = +/- number.fraction * 10^+/- exponent */
 80014ac:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80014b0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80014b4:	f7ff f8b0 	bl	8000618 <__aeabi_dmul>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	4614      	mov	r4, r2
 80014be:	461d      	mov	r5, r3
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	68ba      	ldr	r2, [r7, #8]
 80014c4:	fb02 f303 	mul.w	r3, r2, r3
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff f83b 	bl	8000544 <__aeabi_i2d>
 80014ce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80014d2:	f7fe feeb 	bl	80002ac <__adddf3>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	ec43 2b17 	vmov	d7, r2, r3
 80014de:	eeb0 1a47 	vmov.f32	s2, s14
 80014e2:	eef0 1a67 	vmov.f32	s3, s15
 80014e6:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8001530 <parse_number+0x220>
 80014ea:	f01a fd29 	bl	801bf40 <pow>
 80014ee:	ec53 2b10 	vmov	r2, r3, d0
 80014f2:	4620      	mov	r0, r4
 80014f4:	4629      	mov	r1, r5
 80014f6:	f7ff f88f 	bl	8000618 <__aeabi_dmul>
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	item->valuedouble=n;
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001508:	e9c1 2306 	strd	r2, r3, [r1, #24]
	item->valueint=(int)n;
 800150c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001510:	f7ff fb32 	bl	8000b78 <__aeabi_d2iz>
 8001514:	4602      	mov	r2, r0
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	615a      	str	r2, [r3, #20]
	item->type=cJSON_Number;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2203      	movs	r2, #3
 800151e:	60da      	str	r2, [r3, #12]
	return num;
 8001520:	683b      	ldr	r3, [r7, #0]
}
 8001522:	4618      	mov	r0, r3
 8001524:	3728      	adds	r7, #40	; 0x28
 8001526:	46bd      	mov	sp, r7
 8001528:	bdb0      	pop	{r4, r5, r7, pc}
 800152a:	bf00      	nop
 800152c:	f3af 8000 	nop.w
 8001530:	00000000 	.word	0x00000000
 8001534:	40240000 	.word	0x40240000
 8001538:	3ff00000 	.word	0x3ff00000
 800153c:	bff00000 	.word	0xbff00000
 8001540:	40240000 	.word	0x40240000

08001544 <parse_hex4>:
	}
	return str;
}

static unsigned parse_hex4(const char *str)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
	unsigned h=0;
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b2f      	cmp	r3, #47	; 0x2f
 8001556:	d90b      	bls.n	8001570 <parse_hex4+0x2c>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b39      	cmp	r3, #57	; 0x39
 800155e:	d807      	bhi.n	8001570 <parse_hex4+0x2c>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	461a      	mov	r2, r3
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	4413      	add	r3, r2
 800156a:	3b30      	subs	r3, #48	; 0x30
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	e021      	b.n	80015b4 <parse_hex4+0x70>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b40      	cmp	r3, #64	; 0x40
 8001576:	d90b      	bls.n	8001590 <parse_hex4+0x4c>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b46      	cmp	r3, #70	; 0x46
 800157e:	d807      	bhi.n	8001590 <parse_hex4+0x4c>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	461a      	mov	r2, r3
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	4413      	add	r3, r2
 800158a:	3b37      	subs	r3, #55	; 0x37
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	e011      	b.n	80015b4 <parse_hex4+0x70>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	2b60      	cmp	r3, #96	; 0x60
 8001596:	d90b      	bls.n	80015b0 <parse_hex4+0x6c>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b66      	cmp	r3, #102	; 0x66
 800159e:	d807      	bhi.n	80015b0 <parse_hex4+0x6c>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	461a      	mov	r2, r3
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	4413      	add	r3, r2
 80015aa:	3b57      	subs	r3, #87	; 0x57
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	e001      	b.n	80015b4 <parse_hex4+0x70>
 80015b0:	2300      	movs	r3, #0
 80015b2:	e0a8      	b.n	8001706 <parse_hex4+0x1c2>
	h=h<<4;str++;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	011b      	lsls	r3, r3, #4
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	3301      	adds	r3, #1
 80015be:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b2f      	cmp	r3, #47	; 0x2f
 80015c6:	d90b      	bls.n	80015e0 <parse_hex4+0x9c>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b39      	cmp	r3, #57	; 0x39
 80015ce:	d807      	bhi.n	80015e0 <parse_hex4+0x9c>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	461a      	mov	r2, r3
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	4413      	add	r3, r2
 80015da:	3b30      	subs	r3, #48	; 0x30
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	e021      	b.n	8001624 <parse_hex4+0xe0>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b40      	cmp	r3, #64	; 0x40
 80015e6:	d90b      	bls.n	8001600 <parse_hex4+0xbc>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b46      	cmp	r3, #70	; 0x46
 80015ee:	d807      	bhi.n	8001600 <parse_hex4+0xbc>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	461a      	mov	r2, r3
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4413      	add	r3, r2
 80015fa:	3b37      	subs	r3, #55	; 0x37
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	e011      	b.n	8001624 <parse_hex4+0xe0>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	2b60      	cmp	r3, #96	; 0x60
 8001606:	d90b      	bls.n	8001620 <parse_hex4+0xdc>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	2b66      	cmp	r3, #102	; 0x66
 800160e:	d807      	bhi.n	8001620 <parse_hex4+0xdc>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	461a      	mov	r2, r3
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	4413      	add	r3, r2
 800161a:	3b57      	subs	r3, #87	; 0x57
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	e001      	b.n	8001624 <parse_hex4+0xe0>
 8001620:	2300      	movs	r3, #0
 8001622:	e070      	b.n	8001706 <parse_hex4+0x1c2>
	h=h<<4;str++;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	011b      	lsls	r3, r3, #4
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	3301      	adds	r3, #1
 800162e:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b2f      	cmp	r3, #47	; 0x2f
 8001636:	d90b      	bls.n	8001650 <parse_hex4+0x10c>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b39      	cmp	r3, #57	; 0x39
 800163e:	d807      	bhi.n	8001650 <parse_hex4+0x10c>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	4413      	add	r3, r2
 800164a:	3b30      	subs	r3, #48	; 0x30
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	e021      	b.n	8001694 <parse_hex4+0x150>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b40      	cmp	r3, #64	; 0x40
 8001656:	d90b      	bls.n	8001670 <parse_hex4+0x12c>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b46      	cmp	r3, #70	; 0x46
 800165e:	d807      	bhi.n	8001670 <parse_hex4+0x12c>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	461a      	mov	r2, r3
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	4413      	add	r3, r2
 800166a:	3b37      	subs	r3, #55	; 0x37
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	e011      	b.n	8001694 <parse_hex4+0x150>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b60      	cmp	r3, #96	; 0x60
 8001676:	d90b      	bls.n	8001690 <parse_hex4+0x14c>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b66      	cmp	r3, #102	; 0x66
 800167e:	d807      	bhi.n	8001690 <parse_hex4+0x14c>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	461a      	mov	r2, r3
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	4413      	add	r3, r2
 800168a:	3b57      	subs	r3, #87	; 0x57
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	e001      	b.n	8001694 <parse_hex4+0x150>
 8001690:	2300      	movs	r3, #0
 8001692:	e038      	b.n	8001706 <parse_hex4+0x1c2>
	h=h<<4;str++;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	011b      	lsls	r3, r3, #4
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	3301      	adds	r3, #1
 800169e:	607b      	str	r3, [r7, #4]
	if (*str>='0' && *str<='9') h+=(*str)-'0'; else if (*str>='A' && *str<='F') h+=10+(*str)-'A'; else if (*str>='a' && *str<='f') h+=10+(*str)-'a'; else return 0;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	2b2f      	cmp	r3, #47	; 0x2f
 80016a6:	d90b      	bls.n	80016c0 <parse_hex4+0x17c>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2b39      	cmp	r3, #57	; 0x39
 80016ae:	d807      	bhi.n	80016c0 <parse_hex4+0x17c>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	461a      	mov	r2, r3
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	4413      	add	r3, r2
 80016ba:	3b30      	subs	r3, #48	; 0x30
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	e021      	b.n	8001704 <parse_hex4+0x1c0>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b40      	cmp	r3, #64	; 0x40
 80016c6:	d90b      	bls.n	80016e0 <parse_hex4+0x19c>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b46      	cmp	r3, #70	; 0x46
 80016ce:	d807      	bhi.n	80016e0 <parse_hex4+0x19c>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	4413      	add	r3, r2
 80016da:	3b37      	subs	r3, #55	; 0x37
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	e011      	b.n	8001704 <parse_hex4+0x1c0>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b60      	cmp	r3, #96	; 0x60
 80016e6:	d90b      	bls.n	8001700 <parse_hex4+0x1bc>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b66      	cmp	r3, #102	; 0x66
 80016ee:	d807      	bhi.n	8001700 <parse_hex4+0x1bc>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	4413      	add	r3, r2
 80016fa:	3b57      	subs	r3, #87	; 0x57
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	e001      	b.n	8001704 <parse_hex4+0x1c0>
 8001700:	2300      	movs	r3, #0
 8001702:	e000      	b.n	8001706 <parse_hex4+0x1c2>
	return h;
 8001704:	68fb      	ldr	r3, [r7, #12]
}
 8001706:	4618      	mov	r0, r3
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
	...

08001714 <parse_string>:

/* Parse the input text into an unescaped cstring, and populate item. */
static const unsigned char firstByteMark[7] = { 0x00, 0x00, 0xC0, 0xE0, 0xF0, 0xF8, 0xFC };
static const char *parse_string(cJSON *item,const char *str)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b088      	sub	sp, #32
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
	const char *ptr=str+1;char *ptr2;char *out;int len=0;unsigned uc,uc2;
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	3301      	adds	r3, #1
 8001722:	61fb      	str	r3, [r7, #28]
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
	if (*str!='\"') {ep=str;return 0;}	/* not a string! */
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b22      	cmp	r3, #34	; 0x22
 800172e:	d00d      	beq.n	800174c <parse_string+0x38>
 8001730:	4aa3      	ldr	r2, [pc, #652]	; (80019c0 <parse_string+0x2ac>)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	6013      	str	r3, [r2, #0]
 8001736:	2300      	movs	r3, #0
 8001738:	e168      	b.n	8001a0c <parse_string+0x2f8>
	
	while (*ptr!='\"' && *ptr && ++len) if (*ptr++ == '\\') ptr++;	/* Skip escaped quotes. */
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	1c5a      	adds	r2, r3, #1
 800173e:	61fa      	str	r2, [r7, #28]
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b5c      	cmp	r3, #92	; 0x5c
 8001744:	d102      	bne.n	800174c <parse_string+0x38>
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	3301      	adds	r3, #1
 800174a:	61fb      	str	r3, [r7, #28]
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b22      	cmp	r3, #34	; 0x22
 8001752:	d009      	beq.n	8001768 <parse_string+0x54>
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d005      	beq.n	8001768 <parse_string+0x54>
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	3301      	adds	r3, #1
 8001760:	617b      	str	r3, [r7, #20]
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d1e8      	bne.n	800173a <parse_string+0x26>
	
	out=(char*)cJSON_malloc(len+1);	/* This is how long we need for the string, roughly. */
 8001768:	4b96      	ldr	r3, [pc, #600]	; (80019c4 <parse_string+0x2b0>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	697a      	ldr	r2, [r7, #20]
 800176e:	3201      	adds	r2, #1
 8001770:	4610      	mov	r0, r2
 8001772:	4798      	blx	r3
 8001774:	60f8      	str	r0, [r7, #12]
	if (!out) return 0;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d101      	bne.n	8001780 <parse_string+0x6c>
 800177c:	2300      	movs	r3, #0
 800177e:	e145      	b.n	8001a0c <parse_string+0x2f8>
	
	ptr=str+1;ptr2=out;
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	3301      	adds	r3, #1
 8001784:	61fb      	str	r3, [r7, #28]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	61bb      	str	r3, [r7, #24]
	while (*ptr!='\"' && *ptr)
 800178a:	e125      	b.n	80019d8 <parse_string+0x2c4>
	{
		if (*ptr!='\\') *ptr2++=*ptr++;
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	2b5c      	cmp	r3, #92	; 0x5c
 8001792:	d008      	beq.n	80017a6 <parse_string+0x92>
 8001794:	69fa      	ldr	r2, [r7, #28]
 8001796:	1c53      	adds	r3, r2, #1
 8001798:	61fb      	str	r3, [r7, #28]
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	1c59      	adds	r1, r3, #1
 800179e:	61b9      	str	r1, [r7, #24]
 80017a0:	7812      	ldrb	r2, [r2, #0]
 80017a2:	701a      	strb	r2, [r3, #0]
 80017a4:	e118      	b.n	80019d8 <parse_string+0x2c4>
		else
		{
			ptr++;
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	3301      	adds	r3, #1
 80017aa:	61fb      	str	r3, [r7, #28]
			switch (*ptr)
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	3b62      	subs	r3, #98	; 0x62
 80017b2:	2b13      	cmp	r3, #19
 80017b4:	f200 80fc 	bhi.w	80019b0 <parse_string+0x29c>
 80017b8:	a201      	add	r2, pc, #4	; (adr r2, 80017c0 <parse_string+0xac>)
 80017ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017be:	bf00      	nop
 80017c0:	08001811 	.word	0x08001811
 80017c4:	080019b1 	.word	0x080019b1
 80017c8:	080019b1 	.word	0x080019b1
 80017cc:	080019b1 	.word	0x080019b1
 80017d0:	0800181d 	.word	0x0800181d
 80017d4:	080019b1 	.word	0x080019b1
 80017d8:	080019b1 	.word	0x080019b1
 80017dc:	080019b1 	.word	0x080019b1
 80017e0:	080019b1 	.word	0x080019b1
 80017e4:	080019b1 	.word	0x080019b1
 80017e8:	080019b1 	.word	0x080019b1
 80017ec:	080019b1 	.word	0x080019b1
 80017f0:	08001829 	.word	0x08001829
 80017f4:	080019b1 	.word	0x080019b1
 80017f8:	080019b1 	.word	0x080019b1
 80017fc:	080019b1 	.word	0x080019b1
 8001800:	08001835 	.word	0x08001835
 8001804:	080019b1 	.word	0x080019b1
 8001808:	08001841 	.word	0x08001841
 800180c:	0800184d 	.word	0x0800184d
			{
				case 'b': *ptr2++='\b';	break;
 8001810:	69bb      	ldr	r3, [r7, #24]
 8001812:	1c5a      	adds	r2, r3, #1
 8001814:	61ba      	str	r2, [r7, #24]
 8001816:	2208      	movs	r2, #8
 8001818:	701a      	strb	r2, [r3, #0]
 800181a:	e0da      	b.n	80019d2 <parse_string+0x2be>
				case 'f': *ptr2++='\f';	break;
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	1c5a      	adds	r2, r3, #1
 8001820:	61ba      	str	r2, [r7, #24]
 8001822:	220c      	movs	r2, #12
 8001824:	701a      	strb	r2, [r3, #0]
 8001826:	e0d4      	b.n	80019d2 <parse_string+0x2be>
				case 'n': *ptr2++='\n';	break;
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	1c5a      	adds	r2, r3, #1
 800182c:	61ba      	str	r2, [r7, #24]
 800182e:	220a      	movs	r2, #10
 8001830:	701a      	strb	r2, [r3, #0]
 8001832:	e0ce      	b.n	80019d2 <parse_string+0x2be>
				case 'r': *ptr2++='\r';	break;
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	1c5a      	adds	r2, r3, #1
 8001838:	61ba      	str	r2, [r7, #24]
 800183a:	220d      	movs	r2, #13
 800183c:	701a      	strb	r2, [r3, #0]
 800183e:	e0c8      	b.n	80019d2 <parse_string+0x2be>
				case 't': *ptr2++='\t';	break;
 8001840:	69bb      	ldr	r3, [r7, #24]
 8001842:	1c5a      	adds	r2, r3, #1
 8001844:	61ba      	str	r2, [r7, #24]
 8001846:	2209      	movs	r2, #9
 8001848:	701a      	strb	r2, [r3, #0]
 800184a:	e0c2      	b.n	80019d2 <parse_string+0x2be>
				case 'u':	 /* transcode utf16 to utf8. */
					uc=parse_hex4(ptr+1);ptr+=4;	/* get the unicode char. */
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	3301      	adds	r3, #1
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff fe77 	bl	8001544 <parse_hex4>
 8001856:	6138      	str	r0, [r7, #16]
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	3304      	adds	r3, #4
 800185c:	61fb      	str	r3, [r7, #28]

					if ((uc>=0xDC00 && uc<=0xDFFF) || uc==0)	break;	/* check for invalid.	*/
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001864:	d304      	bcc.n	8001870 <parse_string+0x15c>
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 800186c:	f0c0 80b0 	bcc.w	80019d0 <parse_string+0x2bc>
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	2b00      	cmp	r3, #0
 8001874:	f000 80ac 	beq.w	80019d0 <parse_string+0x2bc>

					if (uc>=0xD800 && uc<=0xDBFF)	/* UTF16 surrogate pairs.	*/
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 800187e:	d32d      	bcc.n	80018dc <parse_string+0x1c8>
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001886:	d229      	bcs.n	80018dc <parse_string+0x1c8>
					{
						if (ptr[1]!='\\' || ptr[2]!='u')	break;	/* missing second-half of surrogate.	*/
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	3301      	adds	r3, #1
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b5c      	cmp	r3, #92	; 0x5c
 8001890:	f040 809e 	bne.w	80019d0 <parse_string+0x2bc>
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	3302      	adds	r3, #2
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	2b75      	cmp	r3, #117	; 0x75
 800189c:	f040 8098 	bne.w	80019d0 <parse_string+0x2bc>
						uc2=parse_hex4(ptr+3);ptr+=6;
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	3303      	adds	r3, #3
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff fe4d 	bl	8001544 <parse_hex4>
 80018aa:	60b8      	str	r0, [r7, #8]
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	3306      	adds	r3, #6
 80018b0:	61fb      	str	r3, [r7, #28]
						if (uc2<0xDC00 || uc2>0xDFFF)		break;	/* invalid second-half of surrogate.	*/
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80018b8:	f0c0 808a 	bcc.w	80019d0 <parse_string+0x2bc>
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 80018c2:	f080 8085 	bcs.w	80019d0 <parse_string+0x2bc>
						uc=0x10000 + (((uc&0x3FF)<<10) | (uc2&0x3FF));
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	029a      	lsls	r2, r3, #10
 80018ca:	4b3f      	ldr	r3, [pc, #252]	; (80019c8 <parse_string+0x2b4>)
 80018cc:	4013      	ands	r3, r2
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80018d4:	4313      	orrs	r3, r2
 80018d6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80018da:	613b      	str	r3, [r7, #16]
					}

					len=4;if (uc<0x80) len=1;else if (uc<0x800) len=2;else if (uc<0x10000) len=3; ptr2+=len;
 80018dc:	2304      	movs	r3, #4
 80018de:	617b      	str	r3, [r7, #20]
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	2b7f      	cmp	r3, #127	; 0x7f
 80018e4:	d802      	bhi.n	80018ec <parse_string+0x1d8>
 80018e6:	2301      	movs	r3, #1
 80018e8:	617b      	str	r3, [r7, #20]
 80018ea:	e00c      	b.n	8001906 <parse_string+0x1f2>
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018f2:	d202      	bcs.n	80018fa <parse_string+0x1e6>
 80018f4:	2302      	movs	r3, #2
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	e005      	b.n	8001906 <parse_string+0x1f2>
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001900:	d201      	bcs.n	8001906 <parse_string+0x1f2>
 8001902:	2303      	movs	r3, #3
 8001904:	617b      	str	r3, [r7, #20]
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	4413      	add	r3, r2
 800190c:	61bb      	str	r3, [r7, #24]
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	3b01      	subs	r3, #1
 8001912:	2b03      	cmp	r3, #3
 8001914:	d847      	bhi.n	80019a6 <parse_string+0x292>
 8001916:	a201      	add	r2, pc, #4	; (adr r2, 800191c <parse_string+0x208>)
 8001918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191c:	0800198d 	.word	0x0800198d
 8001920:	0800196d 	.word	0x0800196d
 8001924:	0800194d 	.word	0x0800194d
 8001928:	0800192d 	.word	0x0800192d
					
					switch (len) {
						case 4: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	b2db      	uxtb	r3, r3
 8001930:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001934:	b2db      	uxtb	r3, r3
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	3a01      	subs	r2, #1
 800193a:	61ba      	str	r2, [r7, #24]
 800193c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001940:	b2da      	uxtb	r2, r3
 8001942:	69bb      	ldr	r3, [r7, #24]
 8001944:	701a      	strb	r2, [r3, #0]
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	099b      	lsrs	r3, r3, #6
 800194a:	613b      	str	r3, [r7, #16]
						case 3: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	b2db      	uxtb	r3, r3
 8001950:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001954:	b2db      	uxtb	r3, r3
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	3a01      	subs	r2, #1
 800195a:	61ba      	str	r2, [r7, #24]
 800195c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001960:	b2da      	uxtb	r2, r3
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	701a      	strb	r2, [r3, #0]
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	099b      	lsrs	r3, r3, #6
 800196a:	613b      	str	r3, [r7, #16]
						case 2: *--ptr2 =((uc | 0x80) & 0xBF); uc >>= 6;
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	b2db      	uxtb	r3, r3
 8001970:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001974:	b2db      	uxtb	r3, r3
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	3a01      	subs	r2, #1
 800197a:	61ba      	str	r2, [r7, #24]
 800197c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001980:	b2da      	uxtb	r2, r3
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	701a      	strb	r2, [r3, #0]
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	099b      	lsrs	r3, r3, #6
 800198a:	613b      	str	r3, [r7, #16]
						case 1: *--ptr2 =(uc | firstByteMark[len]);
 800198c:	4a0f      	ldr	r2, [pc, #60]	; (80019cc <parse_string+0x2b8>)
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	4413      	add	r3, r2
 8001992:	781a      	ldrb	r2, [r3, #0]
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	b2db      	uxtb	r3, r3
 8001998:	69b9      	ldr	r1, [r7, #24]
 800199a:	3901      	subs	r1, #1
 800199c:	61b9      	str	r1, [r7, #24]
 800199e:	4313      	orrs	r3, r2
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	701a      	strb	r2, [r3, #0]
					}
					ptr2+=len;
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	4413      	add	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
					break;
 80019ae:	e010      	b.n	80019d2 <parse_string+0x2be>
				default:  *ptr2++=*ptr; break;
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	1c5a      	adds	r2, r3, #1
 80019b4:	61ba      	str	r2, [r7, #24]
 80019b6:	69fa      	ldr	r2, [r7, #28]
 80019b8:	7812      	ldrb	r2, [r2, #0]
 80019ba:	701a      	strb	r2, [r3, #0]
 80019bc:	e009      	b.n	80019d2 <parse_string+0x2be>
 80019be:	bf00      	nop
 80019c0:	20000264 	.word	0x20000264
 80019c4:	20000000 	.word	0x20000000
 80019c8:	000ffc00 	.word	0x000ffc00
 80019cc:	08020958 	.word	0x08020958
			}
			ptr++;
 80019d0:	bf00      	nop
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3301      	adds	r3, #1
 80019d6:	61fb      	str	r3, [r7, #28]
	while (*ptr!='\"' && *ptr)
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b22      	cmp	r3, #34	; 0x22
 80019de:	d004      	beq.n	80019ea <parse_string+0x2d6>
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f47f aed1 	bne.w	800178c <parse_string+0x78>
		}
	}
	*ptr2=0;
 80019ea:	69bb      	ldr	r3, [r7, #24]
 80019ec:	2200      	movs	r2, #0
 80019ee:	701a      	strb	r2, [r3, #0]
	if (*ptr=='\"') ptr++;
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b22      	cmp	r3, #34	; 0x22
 80019f6:	d102      	bne.n	80019fe <parse_string+0x2ea>
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	3301      	adds	r3, #1
 80019fc:	61fb      	str	r3, [r7, #28]
	item->valuestring=out;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	68fa      	ldr	r2, [r7, #12]
 8001a02:	611a      	str	r2, [r3, #16]
	item->type=cJSON_String;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2204      	movs	r2, #4
 8001a08:	60da      	str	r2, [r3, #12]
	return ptr;
 8001a0a:	69fb      	ldr	r3, [r7, #28]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3720      	adds	r7, #32
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <skip>:
static char *print_array(cJSON *item,int depth,int fmt,printbuffer *p);
static const char *parse_object(cJSON *item,const char *value);
static char *print_object(cJSON *item,int depth,int fmt,printbuffer *p);

/* Utility to jump whitespace and cr/lf */
static const char *skip(const char *in) {while (in && *in && (unsigned char)*in<=32) in++; return in;}
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	e002      	b.n	8001a24 <skip+0x10>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	3301      	adds	r3, #1
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d007      	beq.n	8001a3a <skip+0x26>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <skip+0x26>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2b20      	cmp	r3, #32
 8001a38:	d9f1      	bls.n	8001a1e <skip+0xa>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <cJSON_ParseWithOpts>:

/* Parse an object - create a new root, and populate. */
cJSON *cJSON_ParseWithOpts(const char *value,const char **return_parse_end,int require_null_terminated)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
	const char *end=0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]
	cJSON *c=cJSON_New_Item();
 8001a58:	f7ff fbf8 	bl	800124c <cJSON_New_Item>
 8001a5c:	6138      	str	r0, [r7, #16]
	ep=0;
 8001a5e:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <cJSON_ParseWithOpts+0x84>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
	if (!c) return 0;       /* memory fail */
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d101      	bne.n	8001a6e <cJSON_ParseWithOpts+0x26>
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	e02a      	b.n	8001ac4 <cJSON_ParseWithOpts+0x7c>

	end=parse_value(c,skip(value));
 8001a6e:	68f8      	ldr	r0, [r7, #12]
 8001a70:	f7ff ffd0 	bl	8001a14 <skip>
 8001a74:	4603      	mov	r3, r0
 8001a76:	4619      	mov	r1, r3
 8001a78:	6938      	ldr	r0, [r7, #16]
 8001a7a:	f000 f837 	bl	8001aec <parse_value>
 8001a7e:	6178      	str	r0, [r7, #20]
	if (!end)	{cJSON_Delete(c);return 0;}	/* parse failure. ep is set. */
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d104      	bne.n	8001a90 <cJSON_ParseWithOpts+0x48>
 8001a86:	6938      	ldr	r0, [r7, #16]
 8001a88:	f7ff fbf8 	bl	800127c <cJSON_Delete>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	e019      	b.n	8001ac4 <cJSON_ParseWithOpts+0x7c>

	/* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
	if (require_null_terminated) {end=skip(end);if (*end) {cJSON_Delete(c);ep=end;return 0;}}
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d00f      	beq.n	8001ab6 <cJSON_ParseWithOpts+0x6e>
 8001a96:	6978      	ldr	r0, [r7, #20]
 8001a98:	f7ff ffbc 	bl	8001a14 <skip>
 8001a9c:	6178      	str	r0, [r7, #20]
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d007      	beq.n	8001ab6 <cJSON_ParseWithOpts+0x6e>
 8001aa6:	6938      	ldr	r0, [r7, #16]
 8001aa8:	f7ff fbe8 	bl	800127c <cJSON_Delete>
 8001aac:	4a07      	ldr	r2, [pc, #28]	; (8001acc <cJSON_ParseWithOpts+0x84>)
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	6013      	str	r3, [r2, #0]
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e006      	b.n	8001ac4 <cJSON_ParseWithOpts+0x7c>
	if (return_parse_end) *return_parse_end=end;
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d002      	beq.n	8001ac2 <cJSON_ParseWithOpts+0x7a>
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	697a      	ldr	r2, [r7, #20]
 8001ac0:	601a      	str	r2, [r3, #0]
	return c;
 8001ac2:	693b      	ldr	r3, [r7, #16]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3718      	adds	r7, #24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	20000264 	.word	0x20000264

08001ad0 <cJSON_Parse>:
/* Default options for cJSON_Parse */
cJSON *cJSON_Parse(const char *value) {return cJSON_ParseWithOpts(value,0,0);}
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	2100      	movs	r1, #0
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f7ff ffb3 	bl	8001a48 <cJSON_ParseWithOpts>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <parse_value>:
}


/* Parser core - when encountering text, process appropriately. */
static const char *parse_value(cJSON *item,const char *value)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
	if (!value)						return 0;	/* Fail on null. */
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d101      	bne.n	8001b00 <parse_value+0x14>
 8001afc:	2300      	movs	r3, #0
 8001afe:	e060      	b.n	8001bc2 <parse_value+0xd6>
	if (!strncmp(value,"null",4))	{ item->type=cJSON_NULL;  return value+4; }
 8001b00:	2204      	movs	r2, #4
 8001b02:	4932      	ldr	r1, [pc, #200]	; (8001bcc <parse_value+0xe0>)
 8001b04:	6838      	ldr	r0, [r7, #0]
 8001b06:	f016 ff97 	bl	8018a38 <strncmp>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d105      	bne.n	8001b1c <parse_value+0x30>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2202      	movs	r2, #2
 8001b14:	60da      	str	r2, [r3, #12]
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	e052      	b.n	8001bc2 <parse_value+0xd6>
	if (!strncmp(value,"false",5))	{ item->type=cJSON_False; return value+5; }
 8001b1c:	2205      	movs	r2, #5
 8001b1e:	492c      	ldr	r1, [pc, #176]	; (8001bd0 <parse_value+0xe4>)
 8001b20:	6838      	ldr	r0, [r7, #0]
 8001b22:	f016 ff89 	bl	8018a38 <strncmp>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d105      	bne.n	8001b38 <parse_value+0x4c>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	3305      	adds	r3, #5
 8001b36:	e044      	b.n	8001bc2 <parse_value+0xd6>
	if (!strncmp(value,"true",4))	{ item->type=cJSON_True; item->valueint=1;	return value+4; }
 8001b38:	2204      	movs	r2, #4
 8001b3a:	4926      	ldr	r1, [pc, #152]	; (8001bd4 <parse_value+0xe8>)
 8001b3c:	6838      	ldr	r0, [r7, #0]
 8001b3e:	f016 ff7b 	bl	8018a38 <strncmp>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d108      	bne.n	8001b5a <parse_value+0x6e>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	60da      	str	r2, [r3, #12]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2201      	movs	r2, #1
 8001b52:	615a      	str	r2, [r3, #20]
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	3304      	adds	r3, #4
 8001b58:	e033      	b.n	8001bc2 <parse_value+0xd6>
	if (*value=='\"')				{ return parse_string(item,value); }
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b22      	cmp	r3, #34	; 0x22
 8001b60:	d105      	bne.n	8001b6e <parse_value+0x82>
 8001b62:	6839      	ldr	r1, [r7, #0]
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7ff fdd5 	bl	8001714 <parse_string>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	e029      	b.n	8001bc2 <parse_value+0xd6>
	if (*value=='-' || (*value>='0' && *value<='9'))	{ return parse_number(item,value); }
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b2d      	cmp	r3, #45	; 0x2d
 8001b74:	d007      	beq.n	8001b86 <parse_value+0x9a>
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b2f      	cmp	r3, #47	; 0x2f
 8001b7c:	d909      	bls.n	8001b92 <parse_value+0xa6>
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	2b39      	cmp	r3, #57	; 0x39
 8001b84:	d805      	bhi.n	8001b92 <parse_value+0xa6>
 8001b86:	6839      	ldr	r1, [r7, #0]
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f7ff fbc1 	bl	8001310 <parse_number>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	e017      	b.n	8001bc2 <parse_value+0xd6>
	if (*value=='[')				{ return parse_array(item,value); }
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	2b5b      	cmp	r3, #91	; 0x5b
 8001b98:	d105      	bne.n	8001ba6 <parse_value+0xba>
 8001b9a:	6839      	ldr	r1, [r7, #0]
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f000 f81d 	bl	8001bdc <parse_array>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	e00d      	b.n	8001bc2 <parse_value+0xd6>
	if (*value=='{')				{ return parse_object(item,value); }
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b7b      	cmp	r3, #123	; 0x7b
 8001bac:	d105      	bne.n	8001bba <parse_value+0xce>
 8001bae:	6839      	ldr	r1, [r7, #0]
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f000 f889 	bl	8001cc8 <parse_object>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	e003      	b.n	8001bc2 <parse_value+0xd6>

	ep=value;return 0;	/* failure. */
 8001bba:	4a07      	ldr	r2, [pc, #28]	; (8001bd8 <parse_value+0xec>)
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	6013      	str	r3, [r2, #0]
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	0801d03c 	.word	0x0801d03c
 8001bd0:	0801d044 	.word	0x0801d044
 8001bd4:	0801d04c 	.word	0x0801d04c
 8001bd8:	20000264 	.word	0x20000264

08001bdc <parse_array>:
	return out;
}

/* Build an array from input text. */
static const char *parse_array(cJSON *item,const char *value)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
	cJSON *child;
	if (*value!='[')	{ep=value;return 0;}	/* not an array! */
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2b5b      	cmp	r3, #91	; 0x5b
 8001bec:	d004      	beq.n	8001bf8 <parse_array+0x1c>
 8001bee:	4a35      	ldr	r2, [pc, #212]	; (8001cc4 <parse_array+0xe8>)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	6013      	str	r3, [r2, #0]
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	e060      	b.n	8001cba <parse_array+0xde>

	item->type=cJSON_Array;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2205      	movs	r2, #5
 8001bfc:	60da      	str	r2, [r3, #12]
	value=skip(value+1);
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	3301      	adds	r3, #1
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff ff06 	bl	8001a14 <skip>
 8001c08:	6038      	str	r0, [r7, #0]
	if (*value==']') return value+1;	/* empty array. */
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2b5d      	cmp	r3, #93	; 0x5d
 8001c10:	d102      	bne.n	8001c18 <parse_array+0x3c>
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	3301      	adds	r3, #1
 8001c16:	e050      	b.n	8001cba <parse_array+0xde>

	item->child=child=cJSON_New_Item();
 8001c18:	f7ff fb18 	bl	800124c <cJSON_New_Item>
 8001c1c:	60f8      	str	r0, [r7, #12]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	609a      	str	r2, [r3, #8]
	if (!item->child) return 0;		 /* memory fail */
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d101      	bne.n	8001c30 <parse_array+0x54>
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	e044      	b.n	8001cba <parse_array+0xde>
	value=skip(parse_value(child,skip(value)));	/* skip any spacing, get the value. */
 8001c30:	6838      	ldr	r0, [r7, #0]
 8001c32:	f7ff feef 	bl	8001a14 <skip>
 8001c36:	4603      	mov	r3, r0
 8001c38:	4619      	mov	r1, r3
 8001c3a:	68f8      	ldr	r0, [r7, #12]
 8001c3c:	f7ff ff56 	bl	8001aec <parse_value>
 8001c40:	4603      	mov	r3, r0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff fee6 	bl	8001a14 <skip>
 8001c48:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d125      	bne.n	8001c9c <parse_array+0xc0>
 8001c50:	2300      	movs	r3, #0
 8001c52:	e032      	b.n	8001cba <parse_array+0xde>

	while (*value==',')
	{
		cJSON *new_item;
		if (!(new_item=cJSON_New_Item())) return 0; 	/* memory fail */
 8001c54:	f7ff fafa 	bl	800124c <cJSON_New_Item>
 8001c58:	60b8      	str	r0, [r7, #8]
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d101      	bne.n	8001c64 <parse_array+0x88>
 8001c60:	2300      	movs	r3, #0
 8001c62:	e02a      	b.n	8001cba <parse_array+0xde>
		child->next=new_item;new_item->prev=child;child=new_item;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	68ba      	ldr	r2, [r7, #8]
 8001c68:	601a      	str	r2, [r3, #0]
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	68fa      	ldr	r2, [r7, #12]
 8001c6e:	605a      	str	r2, [r3, #4]
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	60fb      	str	r3, [r7, #12]
		value=skip(parse_value(child,skip(value+1)));
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	3301      	adds	r3, #1
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff fecb 	bl	8001a14 <skip>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	4619      	mov	r1, r3
 8001c82:	68f8      	ldr	r0, [r7, #12]
 8001c84:	f7ff ff32 	bl	8001aec <parse_value>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff fec2 	bl	8001a14 <skip>
 8001c90:	6038      	str	r0, [r7, #0]
		if (!value) return 0;	/* memory fail */
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d101      	bne.n	8001c9c <parse_array+0xc0>
 8001c98:	2300      	movs	r3, #0
 8001c9a:	e00e      	b.n	8001cba <parse_array+0xde>
	while (*value==',')
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	2b2c      	cmp	r3, #44	; 0x2c
 8001ca2:	d0d7      	beq.n	8001c54 <parse_array+0x78>
	}

	if (*value==']') return value+1;	/* end of array */
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b5d      	cmp	r3, #93	; 0x5d
 8001caa:	d102      	bne.n	8001cb2 <parse_array+0xd6>
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	e003      	b.n	8001cba <parse_array+0xde>
	ep=value;return 0;	/* malformed. */
 8001cb2:	4a04      	ldr	r2, [pc, #16]	; (8001cc4 <parse_array+0xe8>)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	6013      	str	r3, [r2, #0]
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3710      	adds	r7, #16
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000264 	.word	0x20000264

08001cc8 <parse_object>:
	return out;	
}

/* Build an object from the text. */
static const char *parse_object(cJSON *item,const char *value)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
	cJSON *child;
	if (*value!='{')	{ep=value;return 0;}	/* not an object! */
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b7b      	cmp	r3, #123	; 0x7b
 8001cd8:	d004      	beq.n	8001ce4 <parse_object+0x1c>
 8001cda:	4a59      	ldr	r2, [pc, #356]	; (8001e40 <parse_object+0x178>)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	6013      	str	r3, [r2, #0]
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	e0a8      	b.n	8001e36 <parse_object+0x16e>
	
	item->type=cJSON_Object;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2206      	movs	r2, #6
 8001ce8:	60da      	str	r2, [r3, #12]
	value=skip(value+1);
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	3301      	adds	r3, #1
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff fe90 	bl	8001a14 <skip>
 8001cf4:	6038      	str	r0, [r7, #0]
	if (*value=='}') return value+1;	/* empty array. */
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	2b7d      	cmp	r3, #125	; 0x7d
 8001cfc:	d102      	bne.n	8001d04 <parse_object+0x3c>
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	3301      	adds	r3, #1
 8001d02:	e098      	b.n	8001e36 <parse_object+0x16e>
	
	item->child=child=cJSON_New_Item();
 8001d04:	f7ff faa2 	bl	800124c <cJSON_New_Item>
 8001d08:	60f8      	str	r0, [r7, #12]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	68fa      	ldr	r2, [r7, #12]
 8001d0e:	609a      	str	r2, [r3, #8]
	if (!item->child) return 0;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d101      	bne.n	8001d1c <parse_object+0x54>
 8001d18:	2300      	movs	r3, #0
 8001d1a:	e08c      	b.n	8001e36 <parse_object+0x16e>
	value=skip(parse_string(child,skip(value)));
 8001d1c:	6838      	ldr	r0, [r7, #0]
 8001d1e:	f7ff fe79 	bl	8001a14 <skip>
 8001d22:	4603      	mov	r3, r0
 8001d24:	4619      	mov	r1, r3
 8001d26:	68f8      	ldr	r0, [r7, #12]
 8001d28:	f7ff fcf4 	bl	8001714 <parse_string>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff fe70 	bl	8001a14 <skip>
 8001d34:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d101      	bne.n	8001d40 <parse_object+0x78>
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	e07a      	b.n	8001e36 <parse_object+0x16e>
	child->string=child->valuestring;child->valuestring=0;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	691a      	ldr	r2, [r3, #16]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	621a      	str	r2, [r3, #32]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	611a      	str	r2, [r3, #16]
	if (*value!=':') {ep=value;return 0;}	/* fail! */
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2b3a      	cmp	r3, #58	; 0x3a
 8001d54:	d004      	beq.n	8001d60 <parse_object+0x98>
 8001d56:	4a3a      	ldr	r2, [pc, #232]	; (8001e40 <parse_object+0x178>)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	6013      	str	r3, [r2, #0]
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	e06a      	b.n	8001e36 <parse_object+0x16e>
	value=skip(parse_value(child,skip(value+1)));	/* skip any spacing, get the value. */
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	3301      	adds	r3, #1
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff fe55 	bl	8001a14 <skip>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	f7ff febc 	bl	8001aec <parse_value>
 8001d74:	4603      	mov	r3, r0
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff fe4c 	bl	8001a14 <skip>
 8001d7c:	6038      	str	r0, [r7, #0]
	if (!value) return 0;
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d149      	bne.n	8001e18 <parse_object+0x150>
 8001d84:	2300      	movs	r3, #0
 8001d86:	e056      	b.n	8001e36 <parse_object+0x16e>
	
	while (*value==',')
	{
		cJSON *new_item;
		if (!(new_item=cJSON_New_Item()))	return 0; /* memory fail */
 8001d88:	f7ff fa60 	bl	800124c <cJSON_New_Item>
 8001d8c:	60b8      	str	r0, [r7, #8]
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <parse_object+0xd0>
 8001d94:	2300      	movs	r3, #0
 8001d96:	e04e      	b.n	8001e36 <parse_object+0x16e>
		child->next=new_item;new_item->prev=child;child=new_item;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	68ba      	ldr	r2, [r7, #8]
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	605a      	str	r2, [r3, #4]
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	60fb      	str	r3, [r7, #12]
		value=skip(parse_string(child,skip(value+1)));
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	3301      	adds	r3, #1
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff fe31 	bl	8001a14 <skip>
 8001db2:	4603      	mov	r3, r0
 8001db4:	4619      	mov	r1, r3
 8001db6:	68f8      	ldr	r0, [r7, #12]
 8001db8:	f7ff fcac 	bl	8001714 <parse_string>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff fe28 	bl	8001a14 <skip>
 8001dc4:	6038      	str	r0, [r7, #0]
		if (!value) return 0;
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d101      	bne.n	8001dd0 <parse_object+0x108>
 8001dcc:	2300      	movs	r3, #0
 8001dce:	e032      	b.n	8001e36 <parse_object+0x16e>
		child->string=child->valuestring;child->valuestring=0;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	691a      	ldr	r2, [r3, #16]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	621a      	str	r2, [r3, #32]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	611a      	str	r2, [r3, #16]
		if (*value!=':') {ep=value;return 0;}	/* fail! */
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b3a      	cmp	r3, #58	; 0x3a
 8001de4:	d004      	beq.n	8001df0 <parse_object+0x128>
 8001de6:	4a16      	ldr	r2, [pc, #88]	; (8001e40 <parse_object+0x178>)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	6013      	str	r3, [r2, #0]
 8001dec:	2300      	movs	r3, #0
 8001dee:	e022      	b.n	8001e36 <parse_object+0x16e>
		value=skip(parse_value(child,skip(value+1)));	/* skip any spacing, get the value. */
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	3301      	adds	r3, #1
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fe0d 	bl	8001a14 <skip>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	68f8      	ldr	r0, [r7, #12]
 8001e00:	f7ff fe74 	bl	8001aec <parse_value>
 8001e04:	4603      	mov	r3, r0
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff fe04 	bl	8001a14 <skip>
 8001e0c:	6038      	str	r0, [r7, #0]
		if (!value) return 0;
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d101      	bne.n	8001e18 <parse_object+0x150>
 8001e14:	2300      	movs	r3, #0
 8001e16:	e00e      	b.n	8001e36 <parse_object+0x16e>
	while (*value==',')
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b2c      	cmp	r3, #44	; 0x2c
 8001e1e:	d0b3      	beq.n	8001d88 <parse_object+0xc0>
	}
	
	if (*value=='}') return value+1;	/* end of array */
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b7d      	cmp	r3, #125	; 0x7d
 8001e26:	d102      	bne.n	8001e2e <parse_object+0x166>
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	e003      	b.n	8001e36 <parse_object+0x16e>
	ep=value;return 0;	/* malformed. */
 8001e2e:	4a04      	ldr	r2, [pc, #16]	; (8001e40 <parse_object+0x178>)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	6013      	str	r3, [r2, #0]
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000264 	.word	0x20000264

08001e44 <cJSON_GetObjectItem>:
}

/* Get Array size/item / object item. */
int    cJSON_GetArraySize(cJSON *array)							{cJSON *c=array->child; int i=0;while(c)i++,c=c->next;return i;}
cJSON *cJSON_GetArrayItem(cJSON *array,int item)				{cJSON *c=array->child; while (c && item>0) item--,c=c->next; return c;}
cJSON *cJSON_GetObjectItem(cJSON *object,const char *string)	{cJSON *c=object->child; while (c && cJSON_strcasecmp(c->string,string)) c=c->next; return c;}
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	e002      	b.n	8001e5c <cJSON_GetObjectItem+0x18>
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d008      	beq.n	8001e74 <cJSON_GetObjectItem+0x30>
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	6a1b      	ldr	r3, [r3, #32]
 8001e66:	6839      	ldr	r1, [r7, #0]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff f981 	bl	8001170 <cJSON_strcasecmp>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1f0      	bne.n	8001e56 <cJSON_GetObjectItem+0x12>
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4618      	mov	r0, r3
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <USART_Tx>:
char DBG_buf[DBG_RX_BUFFER_SIZE] = {0,};
char DBG_str[DBG_RX_BUFFER_SIZE] = {0,};

//    USART3
void USART_Tx(unsigned char Data)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	71fb      	strb	r3, [r7, #7]
	while(!(USART3->SR & USART_SR_TC));
 8001e8a:	bf00      	nop
 8001e8c:	4b07      	ldr	r3, [pc, #28]	; (8001eac <USART_Tx+0x2c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0f9      	beq.n	8001e8c <USART_Tx+0xc>
	USART3->DR = Data;
 8001e98:	4a04      	ldr	r2, [pc, #16]	; (8001eac <USART_Tx+0x2c>)
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	6053      	str	r3, [r2, #4]
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	40004800 	.word	0x40004800

08001eb0 <SEND_str>:
//  
//   
void SEND_str(char * string)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	73fb      	strb	r3, [r7, #15]
	while(string[i])
 8001ebc:	e009      	b.n	8001ed2 <SEND_str+0x22>
	{
		USART_Tx(string[i]);
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff ffda 	bl	8001e80 <USART_Tx>
		i++;
 8001ecc:	7bfb      	ldrb	r3, [r7, #15]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	73fb      	strb	r3, [r7, #15]
	while(string[i])
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1ef      	bne.n	8001ebe <SEND_str+0xe>
	}
}
 8001ede:	bf00      	nop
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
	...

08001ee8 <DEBUG_main>:
void DEBUG_main(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
	if(dbg_available()) //    - ,     
 8001eee:	f004 fa99 	bl	8006424 <dbg_available>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	f000 80d5 	beq.w	80020a4 <DEBUG_main+0x1bc>
	{
		uint16_t i = 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	80fb      	strh	r3, [r7, #6]
		uint8_t fdbg = 1;
 8001efe:	2301      	movs	r3, #1
 8001f00:	717b      	strb	r3, [r7, #5]
		memset(DBG_buf, 0, DBG_RX_BUFFER_SIZE);
 8001f02:	2240      	movs	r2, #64	; 0x40
 8001f04:	2100      	movs	r1, #0
 8001f06:	4869      	ldr	r0, [pc, #420]	; (80020ac <DEBUG_main+0x1c4>)
 8001f08:	f015 ffd9 	bl	8017ebe <memset>
		HAL_Delay(50);
 8001f0c:	2032      	movs	r0, #50	; 0x32
 8001f0e:	f004 fb61 	bl	80065d4 <HAL_Delay>

		while(dbg_available())
 8001f12:	e010      	b.n	8001f36 <DEBUG_main+0x4e>
		{
			DBG_buf[i++] = dbg_read();
 8001f14:	f004 fa9e 	bl	8006454 <dbg_read>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	88fb      	ldrh	r3, [r7, #6]
 8001f1e:	1c5a      	adds	r2, r3, #1
 8001f20:	80fa      	strh	r2, [r7, #6]
 8001f22:	461a      	mov	r2, r3
 8001f24:	b2c9      	uxtb	r1, r1
 8001f26:	4b61      	ldr	r3, [pc, #388]	; (80020ac <DEBUG_main+0x1c4>)
 8001f28:	5499      	strb	r1, [r3, r2]
			if(i > DBG_RX_BUFFER_SIZE - 1)
 8001f2a:	88fb      	ldrh	r3, [r7, #6]
 8001f2c:	2b3f      	cmp	r3, #63	; 0x3f
 8001f2e:	d808      	bhi.n	8001f42 <DEBUG_main+0x5a>
				break;
			HAL_Delay(1);
 8001f30:	2001      	movs	r0, #1
 8001f32:	f004 fb4f 	bl	80065d4 <HAL_Delay>
		while(dbg_available())
 8001f36:	f004 fa75 	bl	8006424 <dbg_available>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d1e9      	bne.n	8001f14 <DEBUG_main+0x2c>
 8001f40:	e000      	b.n	8001f44 <DEBUG_main+0x5c>
				break;
 8001f42:	bf00      	nop
		}
		clear_string(DBG_buf);
 8001f44:	4859      	ldr	r0, [pc, #356]	; (80020ac <DEBUG_main+0x1c4>)
 8001f46:	f000 faa1 	bl	800248c <clear_string>
		if(strstr(DBG_buf, "test") != NULL)
 8001f4a:	4959      	ldr	r1, [pc, #356]	; (80020b0 <DEBUG_main+0x1c8>)
 8001f4c:	4857      	ldr	r0, [pc, #348]	; (80020ac <DEBUG_main+0x1c4>)
 8001f4e:	f016 fd85 	bl	8018a5c <strstr>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d003      	beq.n	8001f60 <DEBUG_main+0x78>
		{
			SEND_str("respone\n");
 8001f58:	4856      	ldr	r0, [pc, #344]	; (80020b4 <DEBUG_main+0x1cc>)
 8001f5a:	f7ff ffa9 	bl	8001eb0 <SEND_str>
 8001f5e:	e098      	b.n	8002092 <DEBUG_main+0x1aa>
//		clear_string(DBG_buf);
//		snprintf(DBG_str, DBG_RX_BUFFER_SIZE, "%s\r\n", DBG_buf);
//		c = strchr(DBG_str, '.') - DBG_str;
//		HAL_UART_Transmit(&huart2, (uint8_t*)DBG_str, c, 1000);	//strlen(DBG_str)

		else if(strstr(DBG_buf, "AIN") != NULL)
 8001f60:	4955      	ldr	r1, [pc, #340]	; (80020b8 <DEBUG_main+0x1d0>)
 8001f62:	4852      	ldr	r0, [pc, #328]	; (80020ac <DEBUG_main+0x1c4>)
 8001f64:	f016 fd7a 	bl	8018a5c <strstr>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <DEBUG_main+0x8e>
		{
			json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"ANALOG\",\"SET\":\"[1,1,0,0,1,1,0,0]\"},\"TIME\":\"1122334455\"}");
 8001f6e:	4853      	ldr	r0, [pc, #332]	; (80020bc <DEBUG_main+0x1d4>)
 8001f70:	f000 fafa 	bl	8002568 <json_input>
 8001f74:	e08d      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		else if(strstr(DBG_buf, "DIN") != NULL)
 8001f76:	4952      	ldr	r1, [pc, #328]	; (80020c0 <DEBUG_main+0x1d8>)
 8001f78:	484c      	ldr	r0, [pc, #304]	; (80020ac <DEBUG_main+0x1c4>)
 8001f7a:	f016 fd6f 	bl	8018a5c <strstr>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <DEBUG_main+0xa4>
		{
			json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"DIGITAL\",\"SET\":\"[0,0,1,1,0,0,1,1]\"},\"TIME\":\"1122334455\"}");
 8001f84:	484f      	ldr	r0, [pc, #316]	; (80020c4 <DEBUG_main+0x1dc>)
 8001f86:	f000 faef 	bl	8002568 <json_input>
 8001f8a:	e082      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		else if(strstr(DBG_buf, "OCD") != NULL)
 8001f8c:	494e      	ldr	r1, [pc, #312]	; (80020c8 <DEBUG_main+0x1e0>)
 8001f8e:	4847      	ldr	r0, [pc, #284]	; (80020ac <DEBUG_main+0x1c4>)
 8001f90:	f016 fd64 	bl	8018a5c <strstr>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d003      	beq.n	8001fa2 <DEBUG_main+0xba>
		{
			json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"OCD\",\"SET\":\"[0,1,1,0,0,1,1,0]\"},\"TIME\":\"1122334455\"}");
 8001f9a:	484c      	ldr	r0, [pc, #304]	; (80020cc <DEBUG_main+0x1e4>)
 8001f9c:	f000 fae4 	bl	8002568 <json_input>
 8001fa0:	e077      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		//------------------------------------------------Digital-----------------------------------------------
		else if(strstr(DBG_buf, "SP1") != NULL)
 8001fa2:	494b      	ldr	r1, [pc, #300]	; (80020d0 <DEBUG_main+0x1e8>)
 8001fa4:	4841      	ldr	r0, [pc, #260]	; (80020ac <DEBUG_main+0x1c4>)
 8001fa6:	f016 fd59 	bl	8018a5c <strstr>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <DEBUG_main+0xd0>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_DIDO\",\"D_IN\":\"VHOD1\",\"VAR_IN\":\"0\",\"D_OUT\":\"VIHOD1\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 8001fb0:	4848      	ldr	r0, [pc, #288]	; (80020d4 <DEBUG_main+0x1ec>)
 8001fb2:	f000 fad9 	bl	8002568 <json_input>
 8001fb6:	e06c      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		else if(strstr(DBG_buf, "SP2") != NULL)
 8001fb8:	4947      	ldr	r1, [pc, #284]	; (80020d8 <DEBUG_main+0x1f0>)
 8001fba:	483c      	ldr	r0, [pc, #240]	; (80020ac <DEBUG_main+0x1c4>)
 8001fbc:	f016 fd4e 	bl	8018a5c <strstr>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <DEBUG_main+0xe6>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_DIDO\",\"D_IN\":\"VHOD1\",\"VAR_IN\":\"0\",\"D_OUT\":\"VIHOD8\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 8001fc6:	4845      	ldr	r0, [pc, #276]	; (80020dc <DEBUG_main+0x1f4>)
 8001fc8:	f000 face 	bl	8002568 <json_input>
 8001fcc:	e061      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		//----------------------------------------------End_Digital---------------------------------------------
		//------------------------------------------------Analog------------------------------------------------
		else if(strstr(DBG_buf, "SP3") != NULL)
 8001fce:	4944      	ldr	r1, [pc, #272]	; (80020e0 <DEBUG_main+0x1f8>)
 8001fd0:	4836      	ldr	r0, [pc, #216]	; (80020ac <DEBUG_main+0x1c4>)
 8001fd2:	f016 fd43 	bl	8018a5c <strstr>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d003      	beq.n	8001fe4 <DEBUG_main+0xfc>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_VAIDO\",\"A_IN\":\"VHOD1\",\"RANGE_LOW\":\"2.5\",\"RANGE_HIGH\":\"3.5\",\"D_OUT\":\"VIHOD3\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 8001fdc:	4841      	ldr	r0, [pc, #260]	; (80020e4 <DEBUG_main+0x1fc>)
 8001fde:	f000 fac3 	bl	8002568 <json_input>
 8001fe2:	e056      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		else if(strstr(DBG_buf, "SP4") != NULL)
 8001fe4:	4940      	ldr	r1, [pc, #256]	; (80020e8 <DEBUG_main+0x200>)
 8001fe6:	4831      	ldr	r0, [pc, #196]	; (80020ac <DEBUG_main+0x1c4>)
 8001fe8:	f016 fd38 	bl	8018a5c <strstr>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <DEBUG_main+0x112>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_VAIDO\",\"A_IN\":\"VHOD1\",\"RANGE_LOW\":\"0\",\"RANGE_HIGH\":\"1\",\"D_OUT\":\"VIHOD4\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 8001ff2:	483e      	ldr	r0, [pc, #248]	; (80020ec <DEBUG_main+0x204>)
 8001ff4:	f000 fab8 	bl	8002568 <json_input>
 8001ff8:	e04b      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		//----------------------------------------------End_Analog----------------------------------------------
		//--------------------------------------------------PWM-------------------------------------------------
		else if(strstr(DBG_buf, "SP5") != NULL)
 8001ffa:	493d      	ldr	r1, [pc, #244]	; (80020f0 <DEBUG_main+0x208>)
 8001ffc:	482b      	ldr	r0, [pc, #172]	; (80020ac <DEBUG_main+0x1c4>)
 8001ffe:	f016 fd2d 	bl	8018a5c <strstr>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <DEBUG_main+0x128>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM1\",\"D_CYCLE\":\"10\"},\"TIME\":\"1122334455\"}");
 8002008:	483a      	ldr	r0, [pc, #232]	; (80020f4 <DEBUG_main+0x20c>)
 800200a:	f000 faad 	bl	8002568 <json_input>
 800200e:	e040      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		else if(strstr(DBG_buf, "SP6") != NULL)
 8002010:	4939      	ldr	r1, [pc, #228]	; (80020f8 <DEBUG_main+0x210>)
 8002012:	4826      	ldr	r0, [pc, #152]	; (80020ac <DEBUG_main+0x1c4>)
 8002014:	f016 fd22 	bl	8018a5c <strstr>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <DEBUG_main+0x13e>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM2\",\"D_CYCLE\":\"25\"},\"TIME\":\"1122334455\"}");
 800201e:	4837      	ldr	r0, [pc, #220]	; (80020fc <DEBUG_main+0x214>)
 8002020:	f000 faa2 	bl	8002568 <json_input>
 8002024:	e035      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		else if(strstr(DBG_buf, "SP7") != NULL)
 8002026:	4936      	ldr	r1, [pc, #216]	; (8002100 <DEBUG_main+0x218>)
 8002028:	4820      	ldr	r0, [pc, #128]	; (80020ac <DEBUG_main+0x1c4>)
 800202a:	f016 fd17 	bl	8018a5c <strstr>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d003      	beq.n	800203c <DEBUG_main+0x154>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM3\",\"D_CYCLE\":\"50\"},\"TIME\":\"1122334455\"}");
 8002034:	4833      	ldr	r0, [pc, #204]	; (8002104 <DEBUG_main+0x21c>)
 8002036:	f000 fa97 	bl	8002568 <json_input>
 800203a:	e02a      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		else if(strstr(DBG_buf, "SP8") != NULL)
 800203c:	4932      	ldr	r1, [pc, #200]	; (8002108 <DEBUG_main+0x220>)
 800203e:	481b      	ldr	r0, [pc, #108]	; (80020ac <DEBUG_main+0x1c4>)
 8002040:	f016 fd0c 	bl	8018a5c <strstr>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <DEBUG_main+0x16a>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM4\",\"D_CYCLE\":\"90\"},\"TIME\":\"1122334455\"}");
 800204a:	4830      	ldr	r0, [pc, #192]	; (800210c <DEBUG_main+0x224>)
 800204c:	f000 fa8c 	bl	8002568 <json_input>
 8002050:	e01f      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		else if(strstr(DBG_buf, "SP9") != NULL)
 8002052:	492f      	ldr	r1, [pc, #188]	; (8002110 <DEBUG_main+0x228>)
 8002054:	4815      	ldr	r0, [pc, #84]	; (80020ac <DEBUG_main+0x1c4>)
 8002056:	f016 fd01 	bl	8018a5c <strstr>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <DEBUG_main+0x180>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_PWM\",\"PWM_OUT\":\"PWM1\",\"D_CYCLE\":\"50\"},\"TIME\":\"1122334455\"}");
 8002060:	482c      	ldr	r0, [pc, #176]	; (8002114 <DEBUG_main+0x22c>)
 8002062:	f000 fa81 	bl	8002568 <json_input>
 8002066:	e014      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		//------------------------------------------------End_PWM-----------------------------------------------
		//----------------------------------------------TEMPERATURE---------------------------------------------
		else if(strstr(DBG_buf, "TP1") != NULL)
 8002068:	492b      	ldr	r1, [pc, #172]	; (8002118 <DEBUG_main+0x230>)
 800206a:	4810      	ldr	r0, [pc, #64]	; (80020ac <DEBUG_main+0x1c4>)
 800206c:	f016 fcf6 	bl	8018a5c <strstr>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d003      	beq.n	800207e <DEBUG_main+0x196>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_TEMP_PROFILE\",\"ROM_RAW\":\"28BF1E930C000031\",\"RANGE_TEMP_LOW\":\"+28\",\"RANGE_TEMP_HIGH\":\"+50\",\"D_OUT\":\"VIHOD3\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 8002076:	4829      	ldr	r0, [pc, #164]	; (800211c <DEBUG_main+0x234>)
 8002078:	f000 fa76 	bl	8002568 <json_input>
 800207c:	e009      	b.n	8002092 <DEBUG_main+0x1aa>
		}
		else if(strstr(DBG_buf, "TP2") != NULL)
 800207e:	4928      	ldr	r1, [pc, #160]	; (8002120 <DEBUG_main+0x238>)
 8002080:	480a      	ldr	r0, [pc, #40]	; (80020ac <DEBUG_main+0x1c4>)
 8002082:	f016 fceb 	bl	8018a5c <strstr>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d002      	beq.n	8002092 <DEBUG_main+0x1aa>
		{
			json_input("{\"INSTRUCTION\":\"SET_PROGRAMM\",\"COMMAND\":{\"TYPE\":\"SET_TEMP_PROFILE\",\"ROM_RAW\":\"28790E950C000069\",\"RANGE_TEMP_LOW\":\"+28\",\"RANGE_TEMP_HIGH\":\"+50\",\"D_OUT\":\"VIHOD4\",\"VAR_OUT\":\"1\"},\"TIME\":\"1122334455\"}");
 800208c:	4825      	ldr	r0, [pc, #148]	; (8002124 <DEBUG_main+0x23c>)
 800208e:	f000 fa6b 	bl	8002568 <json_input>
		}
		//--------------------------------------------End_TEMPERATURE-------------------------------------------
		if(fdbg)
 8002092:	797b      	ldrb	r3, [r7, #5]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d005      	beq.n	80020a4 <DEBUG_main+0x1bc>
		{
			snprintf(DBG_str, DBG_RX_BUFFER_SIZE, "%s\n", DBG_buf);
 8002098:	4b04      	ldr	r3, [pc, #16]	; (80020ac <DEBUG_main+0x1c4>)
 800209a:	4a23      	ldr	r2, [pc, #140]	; (8002128 <DEBUG_main+0x240>)
 800209c:	2140      	movs	r1, #64	; 0x40
 800209e:	4823      	ldr	r0, [pc, #140]	; (800212c <DEBUG_main+0x244>)
 80020a0:	f016 fc76 	bl	8018990 <sniprintf>

			//json_input("{\"INSTRUCTION\":\"SET_PERIPHERALS\",\"COMMAND\":{\"TYPE\":\"DIGITAL\",\"SET\":\"[0,1,1,0,0,0,0,1]\"},\"TIME\":\"1122334455\"}");
		}
	}
}
 80020a4:	bf00      	nop
 80020a6:	3708      	adds	r7, #8
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	20000268 	.word	0x20000268
 80020b0:	0801d058 	.word	0x0801d058
 80020b4:	0801d060 	.word	0x0801d060
 80020b8:	0801d06c 	.word	0x0801d06c
 80020bc:	0801d070 	.word	0x0801d070
 80020c0:	0801d0dc 	.word	0x0801d0dc
 80020c4:	0801d0e0 	.word	0x0801d0e0
 80020c8:	0801d150 	.word	0x0801d150
 80020cc:	0801d154 	.word	0x0801d154
 80020d0:	0801d1c0 	.word	0x0801d1c0
 80020d4:	0801d1c4 	.word	0x0801d1c4
 80020d8:	0801d250 	.word	0x0801d250
 80020dc:	0801d254 	.word	0x0801d254
 80020e0:	0801d2e0 	.word	0x0801d2e0
 80020e4:	0801d2e4 	.word	0x0801d2e4
 80020e8:	0801d38c 	.word	0x0801d38c
 80020ec:	0801d390 	.word	0x0801d390
 80020f0:	0801d434 	.word	0x0801d434
 80020f4:	0801d438 	.word	0x0801d438
 80020f8:	0801d4a8 	.word	0x0801d4a8
 80020fc:	0801d4ac 	.word	0x0801d4ac
 8002100:	0801d51c 	.word	0x0801d51c
 8002104:	0801d520 	.word	0x0801d520
 8002108:	0801d590 	.word	0x0801d590
 800210c:	0801d594 	.word	0x0801d594
 8002110:	0801d604 	.word	0x0801d604
 8002114:	0801d608 	.word	0x0801d608
 8002118:	0801d678 	.word	0x0801d678
 800211c:	0801d67c 	.word	0x0801d67c
 8002120:	0801d740 	.word	0x0801d740
 8002124:	0801d744 	.word	0x0801d744
 8002128:	0801d808 	.word	0x0801d808
 800212c:	200002a8 	.word	0x200002a8

08002130 <DWT_Init>:
 *      Author: mmorozov
 */
#include "main.h"

void DWT_Init(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
    SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 8002134:	4b08      	ldr	r3, [pc, #32]	; (8002158 <DWT_Init+0x28>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a07      	ldr	r2, [pc, #28]	; (8002158 <DWT_Init+0x28>)
 800213a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800213e:	6013      	str	r3, [r2, #0]
    DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 8002140:	4b06      	ldr	r3, [pc, #24]	; (800215c <DWT_Init+0x2c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a05      	ldr	r2, [pc, #20]	; (800215c <DWT_Init+0x2c>)
 8002146:	f043 0301 	orr.w	r3, r3, #1
 800214a:	6013      	str	r3, [r2, #0]
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	e000edfc 	.word	0xe000edfc
 800215c:	e0001000 	.word	0xe0001000

08002160 <delay_micros>:

void delay_micros(uint32_t us)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
    uint32_t us_count_tic =  us * (SystemCoreClock / 1000000); //  -   1      
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <delay_micros+0x3c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a0c      	ldr	r2, [pc, #48]	; (80021a0 <delay_micros+0x40>)
 800216e:	fba2 2303 	umull	r2, r3, r2, r3
 8002172:	0c9a      	lsrs	r2, r3, #18
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	fb02 f303 	mul.w	r3, r2, r3
 800217a:	60fb      	str	r3, [r7, #12]
    DWT->CYCCNT = 0U; //  
 800217c:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <delay_micros+0x44>)
 800217e:	2200      	movs	r2, #0
 8002180:	605a      	str	r2, [r3, #4]
    while(DWT->CYCCNT < us_count_tic);
 8002182:	bf00      	nop
 8002184:	4b07      	ldr	r3, [pc, #28]	; (80021a4 <delay_micros+0x44>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	429a      	cmp	r2, r3
 800218c:	d8fa      	bhi.n	8002184 <delay_micros+0x24>
}
 800218e:	bf00      	nop
 8002190:	3714      	adds	r7, #20
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	2000005c 	.word	0x2000005c
 80021a0:	431bde83 	.word	0x431bde83
 80021a4:	e0001000 	.word	0xe0001000

080021a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	607b      	str	r3, [r7, #4]
 80021b2:	4b23      	ldr	r3, [pc, #140]	; (8002240 <MX_DMA_Init+0x98>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	4a22      	ldr	r2, [pc, #136]	; (8002240 <MX_DMA_Init+0x98>)
 80021b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021bc:	6313      	str	r3, [r2, #48]	; 0x30
 80021be:	4b20      	ldr	r3, [pc, #128]	; (8002240 <MX_DMA_Init+0x98>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021c6:	607b      	str	r3, [r7, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021ca:	2300      	movs	r3, #0
 80021cc:	603b      	str	r3, [r7, #0]
 80021ce:	4b1c      	ldr	r3, [pc, #112]	; (8002240 <MX_DMA_Init+0x98>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d2:	4a1b      	ldr	r2, [pc, #108]	; (8002240 <MX_DMA_Init+0x98>)
 80021d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021d8:	6313      	str	r3, [r2, #48]	; 0x30
 80021da:	4b19      	ldr	r3, [pc, #100]	; (8002240 <MX_DMA_Init+0x98>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021e2:	603b      	str	r3, [r7, #0]
 80021e4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2100      	movs	r1, #0
 80021ea:	200d      	movs	r0, #13
 80021ec:	f004 feb6 	bl	8006f5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80021f0:	200d      	movs	r0, #13
 80021f2:	f004 fecf 	bl	8006f94 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80021f6:	2200      	movs	r2, #0
 80021f8:	2100      	movs	r1, #0
 80021fa:	200f      	movs	r0, #15
 80021fc:	f004 feae 	bl	8006f5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002200:	200f      	movs	r0, #15
 8002202:	f004 fec7 	bl	8006f94 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002206:	2200      	movs	r2, #0
 8002208:	2100      	movs	r1, #0
 800220a:	2010      	movs	r0, #16
 800220c:	f004 fea6 	bl	8006f5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002210:	2010      	movs	r0, #16
 8002212:	f004 febf 	bl	8006f94 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8002216:	2200      	movs	r2, #0
 8002218:	2100      	movs	r1, #0
 800221a:	202f      	movs	r0, #47	; 0x2f
 800221c:	f004 fe9e 	bl	8006f5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8002220:	202f      	movs	r0, #47	; 0x2f
 8002222:	f004 feb7 	bl	8006f94 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002226:	2200      	movs	r2, #0
 8002228:	2100      	movs	r1, #0
 800222a:	2038      	movs	r0, #56	; 0x38
 800222c:	f004 fe96 	bl	8006f5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002230:	2038      	movs	r0, #56	; 0x38
 8002232:	f004 feaf 	bl	8006f94 <HAL_NVIC_EnableIRQ>

}
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	40023800 	.word	0x40023800

08002244 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08c      	sub	sp, #48	; 0x30
 8002248:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224a:	f107 031c 	add.w	r3, r7, #28
 800224e:	2200      	movs	r2, #0
 8002250:	601a      	str	r2, [r3, #0]
 8002252:	605a      	str	r2, [r3, #4]
 8002254:	609a      	str	r2, [r3, #8]
 8002256:	60da      	str	r2, [r3, #12]
 8002258:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	61bb      	str	r3, [r7, #24]
 800225e:	4b84      	ldr	r3, [pc, #528]	; (8002470 <MX_GPIO_Init+0x22c>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	4a83      	ldr	r2, [pc, #524]	; (8002470 <MX_GPIO_Init+0x22c>)
 8002264:	f043 0310 	orr.w	r3, r3, #16
 8002268:	6313      	str	r3, [r2, #48]	; 0x30
 800226a:	4b81      	ldr	r3, [pc, #516]	; (8002470 <MX_GPIO_Init+0x22c>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	f003 0310 	and.w	r3, r3, #16
 8002272:	61bb      	str	r3, [r7, #24]
 8002274:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	617b      	str	r3, [r7, #20]
 800227a:	4b7d      	ldr	r3, [pc, #500]	; (8002470 <MX_GPIO_Init+0x22c>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	4a7c      	ldr	r2, [pc, #496]	; (8002470 <MX_GPIO_Init+0x22c>)
 8002280:	f043 0304 	orr.w	r3, r3, #4
 8002284:	6313      	str	r3, [r2, #48]	; 0x30
 8002286:	4b7a      	ldr	r3, [pc, #488]	; (8002470 <MX_GPIO_Init+0x22c>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	f003 0304 	and.w	r3, r3, #4
 800228e:	617b      	str	r3, [r7, #20]
 8002290:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	613b      	str	r3, [r7, #16]
 8002296:	4b76      	ldr	r3, [pc, #472]	; (8002470 <MX_GPIO_Init+0x22c>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229a:	4a75      	ldr	r2, [pc, #468]	; (8002470 <MX_GPIO_Init+0x22c>)
 800229c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022a0:	6313      	str	r3, [r2, #48]	; 0x30
 80022a2:	4b73      	ldr	r3, [pc, #460]	; (8002470 <MX_GPIO_Init+0x22c>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022aa:	613b      	str	r3, [r7, #16]
 80022ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	4b6f      	ldr	r3, [pc, #444]	; (8002470 <MX_GPIO_Init+0x22c>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	4a6e      	ldr	r2, [pc, #440]	; (8002470 <MX_GPIO_Init+0x22c>)
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	6313      	str	r3, [r2, #48]	; 0x30
 80022be:	4b6c      	ldr	r3, [pc, #432]	; (8002470 <MX_GPIO_Init+0x22c>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	60fb      	str	r3, [r7, #12]
 80022c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	4b68      	ldr	r3, [pc, #416]	; (8002470 <MX_GPIO_Init+0x22c>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	4a67      	ldr	r2, [pc, #412]	; (8002470 <MX_GPIO_Init+0x22c>)
 80022d4:	f043 0302 	orr.w	r3, r3, #2
 80022d8:	6313      	str	r3, [r2, #48]	; 0x30
 80022da:	4b65      	ldr	r3, [pc, #404]	; (8002470 <MX_GPIO_Init+0x22c>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	60bb      	str	r3, [r7, #8]
 80022e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	607b      	str	r3, [r7, #4]
 80022ea:	4b61      	ldr	r3, [pc, #388]	; (8002470 <MX_GPIO_Init+0x22c>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	4a60      	ldr	r2, [pc, #384]	; (8002470 <MX_GPIO_Init+0x22c>)
 80022f0:	f043 0308 	orr.w	r3, r3, #8
 80022f4:	6313      	str	r3, [r2, #48]	; 0x30
 80022f6:	4b5e      	ldr	r3, [pc, #376]	; (8002470 <MX_GPIO_Init+0x22c>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	f003 0308 	and.w	r3, r3, #8
 80022fe:	607b      	str	r3, [r7, #4]
 8002300:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLAG_MCU_GPIO_Port, FLAG_MCU_Pin, GPIO_PIN_SET);
 8002302:	2201      	movs	r2, #1
 8002304:	2140      	movs	r1, #64	; 0x40
 8002306:	485b      	ldr	r0, [pc, #364]	; (8002474 <MX_GPIO_Init+0x230>)
 8002308:	f006 fc38 	bl	8008b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWRON_GPIO_Port, PWRON_Pin, GPIO_PIN_RESET);
 800230c:	2200      	movs	r2, #0
 800230e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002312:	4859      	ldr	r0, [pc, #356]	; (8002478 <MX_GPIO_Init+0x234>)
 8002314:	f006 fc32 	bl	8008b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, GPIO_PIN_RESET);
 8002318:	2200      	movs	r2, #0
 800231a:	2101      	movs	r1, #1
 800231c:	4857      	ldr	r0, [pc, #348]	; (800247c <MX_GPIO_Init+0x238>)
 800231e:	f006 fc2d 	bl	8008b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O1_Pin|O2_Pin|CS1__Pin, GPIO_PIN_RESET);
 8002322:	2200      	movs	r2, #0
 8002324:	2143      	movs	r1, #67	; 0x43
 8002326:	4856      	ldr	r0, [pc, #344]	; (8002480 <MX_GPIO_Init+0x23c>)
 8002328:	f006 fc28 	bl	8008b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O3_Pin|O4_Pin|O5_Pin|O6_Pin
 800232c:	2200      	movs	r2, #0
 800232e:	f64f 7183 	movw	r1, #65411	; 0xff83
 8002332:	4850      	ldr	r0, [pc, #320]	; (8002474 <MX_GPIO_Init+0x230>)
 8002334:	f006 fc22 	bl	8008b7c <HAL_GPIO_WritePin>
                          |O7_Pin|S2_Pin|S3_Pin|S4_Pin
                          |S1_Pin|WP__Pin|CS2__Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PKEY_GPIO_Port, PKEY_Pin, GPIO_PIN_SET);
 8002338:	2201      	movs	r2, #1
 800233a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800233e:	484f      	ldr	r0, [pc, #316]	; (800247c <MX_GPIO_Init+0x238>)
 8002340:	f006 fc1c 	bl	8008b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, WR0_Pin|WR1_Pin|PWR1_Pin|RS485_DE_Pin
 8002344:	2200      	movs	r2, #0
 8002346:	219b      	movs	r1, #155	; 0x9b
 8002348:	484e      	ldr	r0, [pc, #312]	; (8002484 <MX_GPIO_Init+0x240>)
 800234a:	f006 fc17 	bl	8008b7c <HAL_GPIO_WritePin>
                          |RS485_RE__Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = FLAG_MCU_Pin|O3_Pin|O4_Pin|O5_Pin
 800234e:	f64f 73c3 	movw	r3, #65475	; 0xffc3
 8002352:	61fb      	str	r3, [r7, #28]
                          |O6_Pin|O7_Pin|S2_Pin|S3_Pin
                          |S4_Pin|S1_Pin|WP__Pin|CS2__Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002354:	2301      	movs	r3, #1
 8002356:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002358:	2300      	movs	r3, #0
 800235a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235c:	2303      	movs	r3, #3
 800235e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002360:	f107 031c 	add.w	r3, r7, #28
 8002364:	4619      	mov	r1, r3
 8002366:	4843      	ldr	r0, [pc, #268]	; (8002474 <MX_GPIO_Init+0x230>)
 8002368:	f006 fa54 	bl	8008814 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWRON_Pin;
 800236c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002370:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002372:	2301      	movs	r3, #1
 8002374:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002376:	2300      	movs	r3, #0
 8002378:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237a:	2300      	movs	r3, #0
 800237c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(PWRON_GPIO_Port, &GPIO_InitStruct);
 800237e:	f107 031c 	add.w	r3, r7, #28
 8002382:	4619      	mov	r1, r3
 8002384:	483c      	ldr	r0, [pc, #240]	; (8002478 <MX_GPIO_Init+0x234>)
 8002386:	f006 fa45 	bl	8008814 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS__M_Pin;
 800238a:	2301      	movs	r3, #1
 800238c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800238e:	2300      	movs	r3, #0
 8002390:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002392:	2300      	movs	r3, #0
 8002394:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CS__M_GPIO_Port, &GPIO_InitStruct);
 8002396:	f107 031c 	add.w	r3, r7, #28
 800239a:	4619      	mov	r1, r3
 800239c:	4836      	ldr	r0, [pc, #216]	; (8002478 <MX_GPIO_Init+0x234>)
 800239e:	f006 fa39 	bl	8008814 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = O0_Pin|PKEY_Pin;
 80023a2:	f640 0301 	movw	r3, #2049	; 0x801
 80023a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023a8:	2301      	movs	r3, #1
 80023aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b0:	2303      	movs	r3, #3
 80023b2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023b4:	f107 031c 	add.w	r3, r7, #28
 80023b8:	4619      	mov	r1, r3
 80023ba:	4830      	ldr	r0, [pc, #192]	; (800247c <MX_GPIO_Init+0x238>)
 80023bc:	f006 fa2a 	bl	8008814 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = O1_Pin|O2_Pin|CS1__Pin;
 80023c0:	2343      	movs	r3, #67	; 0x43
 80023c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023c4:	2301      	movs	r3, #1
 80023c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023cc:	2303      	movs	r3, #3
 80023ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d0:	f107 031c 	add.w	r3, r7, #28
 80023d4:	4619      	mov	r1, r3
 80023d6:	482a      	ldr	r0, [pc, #168]	; (8002480 <MX_GPIO_Init+0x23c>)
 80023d8:	f006 fa1c 	bl	8008814 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = IN7_Pin|IN6_Pin|IN5_Pin|IN4_Pin
 80023dc:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80023e0:	61fb      	str	r3, [r7, #28]
                          |IN3_Pin|IN2_Pin|IN1_Pin|IN0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80023e2:	4b29      	ldr	r3, [pc, #164]	; (8002488 <MX_GPIO_Init+0x244>)
 80023e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023ea:	f107 031c 	add.w	r3, r7, #28
 80023ee:	4619      	mov	r1, r3
 80023f0:	4824      	ldr	r0, [pc, #144]	; (8002484 <MX_GPIO_Init+0x240>)
 80023f2:	f006 fa0f 	bl	8008814 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WR0_Pin;
 80023f6:	2301      	movs	r3, #1
 80023f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80023fa:	2311      	movs	r3, #17
 80023fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fe:	2300      	movs	r3, #0
 8002400:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002402:	2302      	movs	r3, #2
 8002404:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(WR0_GPIO_Port, &GPIO_InitStruct);
 8002406:	f107 031c 	add.w	r3, r7, #28
 800240a:	4619      	mov	r1, r3
 800240c:	481d      	ldr	r0, [pc, #116]	; (8002484 <MX_GPIO_Init+0x240>)
 800240e:	f006 fa01 	bl	8008814 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = WR1_Pin|PWR1_Pin|RS485_DE_Pin|RS485_RE__Pin;
 8002412:	239a      	movs	r3, #154	; 0x9a
 8002414:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002416:	2301      	movs	r3, #1
 8002418:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800241e:	2303      	movs	r3, #3
 8002420:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002422:	f107 031c 	add.w	r3, r7, #28
 8002426:	4619      	mov	r1, r3
 8002428:	4816      	ldr	r0, [pc, #88]	; (8002484 <MX_GPIO_Init+0x240>)
 800242a:	f006 f9f3 	bl	8008814 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CD_Pin;
 800242e:	2380      	movs	r3, #128	; 0x80
 8002430:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002432:	2300      	movs	r3, #0
 8002434:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 800243a:	f107 031c 	add.w	r3, r7, #28
 800243e:	4619      	mov	r1, r3
 8002440:	480f      	ldr	r0, [pc, #60]	; (8002480 <MX_GPIO_Init+0x23c>)
 8002442:	f006 f9e7 	bl	8008814 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002446:	2200      	movs	r2, #0
 8002448:	2100      	movs	r1, #0
 800244a:	2017      	movs	r0, #23
 800244c:	f004 fd86 	bl	8006f5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002450:	2017      	movs	r0, #23
 8002452:	f004 fd9f 	bl	8006f94 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002456:	2200      	movs	r2, #0
 8002458:	2100      	movs	r1, #0
 800245a:	2028      	movs	r0, #40	; 0x28
 800245c:	f004 fd7e 	bl	8006f5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002460:	2028      	movs	r0, #40	; 0x28
 8002462:	f004 fd97 	bl	8006f94 <HAL_NVIC_EnableIRQ>

}
 8002466:	bf00      	nop
 8002468:	3730      	adds	r7, #48	; 0x30
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40023800 	.word	0x40023800
 8002474:	40021000 	.word	0x40021000
 8002478:	40020800 	.word	0x40020800
 800247c:	40020000 	.word	0x40020000
 8002480:	40020400 	.word	0x40020400
 8002484:	40020c00 	.word	0x40020c00
 8002488:	10310000 	.word	0x10310000

0800248c <clear_string>:
	  }
  }
}
//   \r  \n  
void clear_string(char *src)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
	char *dst = NULL;
 8002494:	2300      	movs	r3, #0
 8002496:	60fb      	str	r3, [r7, #12]
	if(!src) return;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d02f      	beq.n	80024fe <clear_string+0x72>
	uint8_t i = 0;
 800249e:	2300      	movs	r3, #0
 80024a0:	72fb      	strb	r3, [r7, #11]

	for(dst = src; *src; src++)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	e022      	b.n	80024ee <clear_string+0x62>
	{
		if(i < 2 && (*src == '\n' || *src == '\r'))
 80024a8:	7afb      	ldrb	r3, [r7, #11]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d80b      	bhi.n	80024c6 <clear_string+0x3a>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	2b0a      	cmp	r3, #10
 80024b4:	d003      	beq.n	80024be <clear_string+0x32>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	2b0d      	cmp	r3, #13
 80024bc:	d103      	bne.n	80024c6 <clear_string+0x3a>
		{
			i++;
 80024be:	7afb      	ldrb	r3, [r7, #11]
 80024c0:	3301      	adds	r3, #1
 80024c2:	72fb      	strb	r3, [r7, #11]
			continue;
 80024c4:	e010      	b.n	80024e8 <clear_string+0x5c>
		}
		else if(*src == '\n' || *src == '\r') *src = ' ';
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	2b0a      	cmp	r3, #10
 80024cc:	d003      	beq.n	80024d6 <clear_string+0x4a>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	2b0d      	cmp	r3, #13
 80024d4:	d102      	bne.n	80024dc <clear_string+0x50>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2220      	movs	r2, #32
 80024da:	701a      	strb	r2, [r3, #0]

		*dst++ = *src;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	1c5a      	adds	r2, r3, #1
 80024e0:	60fa      	str	r2, [r7, #12]
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	7812      	ldrb	r2, [r2, #0]
 80024e6:	701a      	strb	r2, [r3, #0]
	for(dst = src; *src; src++)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3301      	adds	r3, #1
 80024ec:	607b      	str	r3, [r7, #4]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d1d8      	bne.n	80024a8 <clear_string+0x1c>
	}

	*dst = 0;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2200      	movs	r2, #0
 80024fa:	701a      	strb	r2, [r3, #0]
 80024fc:	e000      	b.n	8002500 <clear_string+0x74>
	if(!src) return;
 80024fe:	bf00      	nop
}
 8002500:	3714      	adds	r7, #20
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
	...

0800250c <parseValue>:

//    
//       
//        
char *parseValue(char *value)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
	char *tmp;
	for(int i = 1, j = 0; i < strlen(value); i++)
 8002514:	2301      	movs	r3, #1
 8002516:	617b      	str	r3, [r7, #20]
 8002518:	2300      	movs	r3, #0
 800251a:	613b      	str	r3, [r7, #16]
 800251c:	e013      	b.n	8002546 <parseValue+0x3a>
	{
		if(i % 2)
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00b      	beq.n	8002540 <parseValue+0x34>
		{
			paramValue[j] = value[i];
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	4413      	add	r3, r2
 800252e:	7819      	ldrb	r1, [r3, #0]
 8002530:	4a0c      	ldr	r2, [pc, #48]	; (8002564 <parseValue+0x58>)
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	4413      	add	r3, r2
 8002536:	460a      	mov	r2, r1
 8002538:	701a      	strb	r2, [r3, #0]
			j++;
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	3301      	adds	r3, #1
 800253e:	613b      	str	r3, [r7, #16]
	for(int i = 1, j = 0; i < strlen(value); i++)
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	3301      	adds	r3, #1
 8002544:	617b      	str	r3, [r7, #20]
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f7fd fe4c 	bl	80001e4 <strlen>
 800254c:	4602      	mov	r2, r0
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	429a      	cmp	r2, r3
 8002552:	d8e4      	bhi.n	800251e <parseValue+0x12>
		}
	}
	tmp = paramValue;
 8002554:	4b03      	ldr	r3, [pc, #12]	; (8002564 <parseValue+0x58>)
 8002556:	60fb      	str	r3, [r7, #12]

	return tmp;
 8002558:	68fb      	ldr	r3, [r7, #12]
}
 800255a:	4618      	mov	r0, r3
 800255c:	3718      	adds	r7, #24
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	200009e8 	.word	0x200009e8

08002568 <json_input>:
//   
void json_input(char *text)
{
 8002568:	b5f0      	push	{r4, r5, r6, r7, lr}
 800256a:	ed2d 8b04 	vpush	{d8-d9}
 800256e:	b0a3      	sub	sp, #140	; 0x8c
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
	cJSON *json = cJSON_Parse(text);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff faab 	bl	8001ad0 <cJSON_Parse>
 800257a:	67b8      	str	r0, [r7, #120]	; 0x78

	cJSON *stime = cJSON_GetObjectItem(json, "TIME");
 800257c:	49a5      	ldr	r1, [pc, #660]	; (8002814 <json_input+0x2ac>)
 800257e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002580:	f7ff fc60 	bl	8001e44 <cJSON_GetObjectItem>
 8002584:	6778      	str	r0, [r7, #116]	; 0x74
	TIME = stime->valuestring;
 8002586:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	4aa3      	ldr	r2, [pc, #652]	; (8002818 <json_input+0x2b0>)
 800258c:	6013      	str	r3, [r2, #0]
	Time_Server = atoi(TIME);
 800258e:	4ba2      	ldr	r3, [pc, #648]	; (8002818 <json_input+0x2b0>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f015 fc11 	bl	8017dba <atoi>
 8002598:	4602      	mov	r2, r0
 800259a:	4ba0      	ldr	r3, [pc, #640]	; (800281c <json_input+0x2b4>)
 800259c:	601a      	str	r2, [r3, #0]
	if(Time_Server > Time_Client)
 800259e:	4b9f      	ldr	r3, [pc, #636]	; (800281c <json_input+0x2b4>)
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	4b9f      	ldr	r3, [pc, #636]	; (8002820 <json_input+0x2b8>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	f340 856b 	ble.w	8003082 <json_input+0xb1a>
	{
		cJSON *sInstruction = cJSON_GetObjectItem(json, "INSTRUCTION");
 80025ac:	499d      	ldr	r1, [pc, #628]	; (8002824 <json_input+0x2bc>)
 80025ae:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80025b0:	f7ff fc48 	bl	8001e44 <cJSON_GetObjectItem>
 80025b4:	6738      	str	r0, [r7, #112]	; 0x70
		INSTRUCTION = sInstruction->valuestring;
 80025b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	4a9b      	ldr	r2, [pc, #620]	; (8002828 <json_input+0x2c0>)
 80025bc:	6013      	str	r3, [r2, #0]

		if(strcmp(INSTRUCTION, "SET_PROGRAMM") == 0)
 80025be:	4b9a      	ldr	r3, [pc, #616]	; (8002828 <json_input+0x2c0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	499a      	ldr	r1, [pc, #616]	; (800282c <json_input+0x2c4>)
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7fd fe03 	bl	80001d0 <strcmp>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f040 8419 	bne.w	8002e04 <json_input+0x89c>
		{
			cJSON *sType = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "TYPE");
 80025d2:	4997      	ldr	r1, [pc, #604]	; (8002830 <json_input+0x2c8>)
 80025d4:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80025d6:	f7ff fc35 	bl	8001e44 <cJSON_GetObjectItem>
 80025da:	4603      	mov	r3, r0
 80025dc:	4995      	ldr	r1, [pc, #596]	; (8002834 <json_input+0x2cc>)
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff fc30 	bl	8001e44 <cJSON_GetObjectItem>
 80025e4:	65f8      	str	r0, [r7, #92]	; 0x5c
			TYPE = sType->valuestring;
 80025e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025e8:	691b      	ldr	r3, [r3, #16]
 80025ea:	4a93      	ldr	r2, [pc, #588]	; (8002838 <json_input+0x2d0>)
 80025ec:	6013      	str	r3, [r2, #0]

			if(strcmp(TYPE, "SET_DIDO") == 0)	///      = ()
 80025ee:	4b92      	ldr	r3, [pc, #584]	; (8002838 <json_input+0x2d0>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4992      	ldr	r1, [pc, #584]	; (800283c <json_input+0x2d4>)
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7fd fdeb 	bl	80001d0 <strcmp>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f040 80a8 	bne.w	8002752 <json_input+0x1ea>
			{
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_IN");
 8002602:	498b      	ldr	r1, [pc, #556]	; (8002830 <json_input+0x2c8>)
 8002604:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002606:	f7ff fc1d 	bl	8001e44 <cJSON_GetObjectItem>
 800260a:	4603      	mov	r3, r0
 800260c:	498c      	ldr	r1, [pc, #560]	; (8002840 <json_input+0x2d8>)
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff fc18 	bl	8001e44 <cJSON_GetObjectItem>
 8002614:	6178      	str	r0, [r7, #20]
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_IN");
 8002616:	4986      	ldr	r1, [pc, #536]	; (8002830 <json_input+0x2c8>)
 8002618:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800261a:	f7ff fc13 	bl	8001e44 <cJSON_GetObjectItem>
 800261e:	4603      	mov	r3, r0
 8002620:	4988      	ldr	r1, [pc, #544]	; (8002844 <json_input+0x2dc>)
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fc0e 	bl	8001e44 <cJSON_GetObjectItem>
 8002628:	6138      	str	r0, [r7, #16]
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_OUT");
 800262a:	4981      	ldr	r1, [pc, #516]	; (8002830 <json_input+0x2c8>)
 800262c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800262e:	f7ff fc09 	bl	8001e44 <cJSON_GetObjectItem>
 8002632:	4603      	mov	r3, r0
 8002634:	4984      	ldr	r1, [pc, #528]	; (8002848 <json_input+0x2e0>)
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff fc04 	bl	8001e44 <cJSON_GetObjectItem>
 800263c:	60f8      	str	r0, [r7, #12]
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 800263e:	497c      	ldr	r1, [pc, #496]	; (8002830 <json_input+0x2c8>)
 8002640:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002642:	f7ff fbff 	bl	8001e44 <cJSON_GetObjectItem>
 8002646:	4603      	mov	r3, r0
 8002648:	4980      	ldr	r1, [pc, #512]	; (800284c <json_input+0x2e4>)
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff fbfa 	bl	8001e44 <cJSON_GetObjectItem>
 8002650:	60b8      	str	r0, [r7, #8]

				D_IN = s1->valuestring;
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	4a7e      	ldr	r2, [pc, #504]	; (8002850 <json_input+0x2e8>)
 8002658:	6013      	str	r3, [r2, #0]
				VAR_IN = s2->valuestring;
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	4a7d      	ldr	r2, [pc, #500]	; (8002854 <json_input+0x2ec>)
 8002660:	6013      	str	r3, [r2, #0]
				D_OUT = s3->valuestring;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	4a7c      	ldr	r2, [pc, #496]	; (8002858 <json_input+0x2f0>)
 8002668:	6013      	str	r3, [r2, #0]
				VAR_OUT = s4->valuestring;
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	4a7b      	ldr	r2, [pc, #492]	; (800285c <json_input+0x2f4>)
 8002670:	6013      	str	r3, [r2, #0]

				set_dido(D_IN, (uint8_t)(atoi(VAR_IN)), D_OUT, (uint8_t)(atoi(VAR_OUT)));
 8002672:	4b77      	ldr	r3, [pc, #476]	; (8002850 <json_input+0x2e8>)
 8002674:	681c      	ldr	r4, [r3, #0]
 8002676:	4b77      	ldr	r3, [pc, #476]	; (8002854 <json_input+0x2ec>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4618      	mov	r0, r3
 800267c:	f015 fb9d 	bl	8017dba <atoi>
 8002680:	4603      	mov	r3, r0
 8002682:	b2dd      	uxtb	r5, r3
 8002684:	4b74      	ldr	r3, [pc, #464]	; (8002858 <json_input+0x2f0>)
 8002686:	681e      	ldr	r6, [r3, #0]
 8002688:	4b74      	ldr	r3, [pc, #464]	; (800285c <json_input+0x2f4>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4618      	mov	r0, r3
 800268e:	f015 fb94 	bl	8017dba <atoi>
 8002692:	4603      	mov	r3, r0
 8002694:	b2db      	uxtb	r3, r3
 8002696:	4632      	mov	r2, r6
 8002698:	4629      	mov	r1, r5
 800269a:	4620      	mov	r0, r4
 800269c:	f000 ff80 	bl	80035a0 <set_dido>

				//---------------------------------QA---------------------------------
				SEND_str("\n");
 80026a0:	486f      	ldr	r0, [pc, #444]	; (8002860 <json_input+0x2f8>)
 80026a2:	f7ff fc05 	bl	8001eb0 <SEND_str>
				SEND_str(TYPE);
 80026a6:	4b64      	ldr	r3, [pc, #400]	; (8002838 <json_input+0x2d0>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7ff fc00 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 80026b0:	486b      	ldr	r0, [pc, #428]	; (8002860 <json_input+0x2f8>)
 80026b2:	f7ff fbfd 	bl	8001eb0 <SEND_str>
				SEND_str(D_IN);
 80026b6:	4b66      	ldr	r3, [pc, #408]	; (8002850 <json_input+0x2e8>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff fbf8 	bl	8001eb0 <SEND_str>
				SEND_str(": ");
 80026c0:	4868      	ldr	r0, [pc, #416]	; (8002864 <json_input+0x2fc>)
 80026c2:	f7ff fbf5 	bl	8001eb0 <SEND_str>
				USART_Tx(D_IN[4]);
 80026c6:	4b62      	ldr	r3, [pc, #392]	; (8002850 <json_input+0x2e8>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	3304      	adds	r3, #4
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7ff fbd6 	bl	8001e80 <USART_Tx>
				SEND_str("\n");
 80026d4:	4862      	ldr	r0, [pc, #392]	; (8002860 <json_input+0x2f8>)
 80026d6:	f7ff fbeb 	bl	8001eb0 <SEND_str>
				SEND_str(VAR_IN);
 80026da:	4b5e      	ldr	r3, [pc, #376]	; (8002854 <json_input+0x2ec>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fbe6 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 80026e4:	485e      	ldr	r0, [pc, #376]	; (8002860 <json_input+0x2f8>)
 80026e6:	f7ff fbe3 	bl	8001eb0 <SEND_str>
				SEND_str(D_OUT);
 80026ea:	4b5b      	ldr	r3, [pc, #364]	; (8002858 <json_input+0x2f0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff fbde 	bl	8001eb0 <SEND_str>
				SEND_str(": ");
 80026f4:	485b      	ldr	r0, [pc, #364]	; (8002864 <json_input+0x2fc>)
 80026f6:	f7ff fbdb 	bl	8001eb0 <SEND_str>
				USART_Tx(D_OUT[5]);
 80026fa:	4b57      	ldr	r3, [pc, #348]	; (8002858 <json_input+0x2f0>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	3305      	adds	r3, #5
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff fbbc 	bl	8001e80 <USART_Tx>
				SEND_str("\n");
 8002708:	4855      	ldr	r0, [pc, #340]	; (8002860 <json_input+0x2f8>)
 800270a:	f7ff fbd1 	bl	8001eb0 <SEND_str>
				SEND_str(VAR_OUT);
 800270e:	4b53      	ldr	r3, [pc, #332]	; (800285c <json_input+0x2f4>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff fbcc 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002718:	4851      	ldr	r0, [pc, #324]	; (8002860 <json_input+0x2f8>)
 800271a:	f7ff fbc9 	bl	8001eb0 <SEND_str>
				//------------------------------------------------------------------

				cJSON_Delete(json);
 800271e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002720:	f7fe fdac 	bl	800127c <cJSON_Delete>
				free(stime);
 8002724:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002726:	f015 fb7d 	bl	8017e24 <free>
				free(sInstruction);
 800272a:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800272c:	f015 fb7a 	bl	8017e24 <free>
				free(sType);
 8002730:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002732:	f015 fb77 	bl	8017e24 <free>
				free(s1);
 8002736:	6978      	ldr	r0, [r7, #20]
 8002738:	f015 fb74 	bl	8017e24 <free>
				free(s2);
 800273c:	6938      	ldr	r0, [r7, #16]
 800273e:	f015 fb71 	bl	8017e24 <free>
				free(s3);
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f015 fb6e 	bl	8017e24 <free>
				free(s4);
 8002748:	68b8      	ldr	r0, [r7, #8]
 800274a:	f015 fb6b 	bl	8017e24 <free>
	else
	{
		cJSON_Delete(json);
		free(stime);
	}
}
 800274e:	f000 bc9e 	b.w	800308e <json_input+0xb26>
			else if(strcmp(TYPE, "SET_VAIDO") == 0)	///         
 8002752:	4b39      	ldr	r3, [pc, #228]	; (8002838 <json_input+0x2d0>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4944      	ldr	r1, [pc, #272]	; (8002868 <json_input+0x300>)
 8002758:	4618      	mov	r0, r3
 800275a:	f7fd fd39 	bl	80001d0 <strcmp>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	f040 813b 	bne.w	80029dc <json_input+0x474>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "A_IN");
 8002766:	4932      	ldr	r1, [pc, #200]	; (8002830 <json_input+0x2c8>)
 8002768:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800276a:	f7ff fb6b 	bl	8001e44 <cJSON_GetObjectItem>
 800276e:	4603      	mov	r3, r0
 8002770:	493e      	ldr	r1, [pc, #248]	; (800286c <json_input+0x304>)
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff fb66 	bl	8001e44 <cJSON_GetObjectItem>
 8002778:	62b8      	str	r0, [r7, #40]	; 0x28
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_LOW");
 800277a:	492d      	ldr	r1, [pc, #180]	; (8002830 <json_input+0x2c8>)
 800277c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800277e:	f7ff fb61 	bl	8001e44 <cJSON_GetObjectItem>
 8002782:	4603      	mov	r3, r0
 8002784:	493a      	ldr	r1, [pc, #232]	; (8002870 <json_input+0x308>)
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff fb5c 	bl	8001e44 <cJSON_GetObjectItem>
 800278c:	6278      	str	r0, [r7, #36]	; 0x24
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_HIGH");
 800278e:	4928      	ldr	r1, [pc, #160]	; (8002830 <json_input+0x2c8>)
 8002790:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002792:	f7ff fb57 	bl	8001e44 <cJSON_GetObjectItem>
 8002796:	4603      	mov	r3, r0
 8002798:	4936      	ldr	r1, [pc, #216]	; (8002874 <json_input+0x30c>)
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff fb52 	bl	8001e44 <cJSON_GetObjectItem>
 80027a0:	6238      	str	r0, [r7, #32]
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_OUT");
 80027a2:	4923      	ldr	r1, [pc, #140]	; (8002830 <json_input+0x2c8>)
 80027a4:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80027a6:	f7ff fb4d 	bl	8001e44 <cJSON_GetObjectItem>
 80027aa:	4603      	mov	r3, r0
 80027ac:	4926      	ldr	r1, [pc, #152]	; (8002848 <json_input+0x2e0>)
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fb48 	bl	8001e44 <cJSON_GetObjectItem>
 80027b4:	61f8      	str	r0, [r7, #28]
				cJSON *s5 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 80027b6:	491e      	ldr	r1, [pc, #120]	; (8002830 <json_input+0x2c8>)
 80027b8:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80027ba:	f7ff fb43 	bl	8001e44 <cJSON_GetObjectItem>
 80027be:	4603      	mov	r3, r0
 80027c0:	4922      	ldr	r1, [pc, #136]	; (800284c <json_input+0x2e4>)
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff fb3e 	bl	8001e44 <cJSON_GetObjectItem>
 80027c8:	61b8      	str	r0, [r7, #24]
				A_IN = s1->valuestring;
 80027ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	4a2a      	ldr	r2, [pc, #168]	; (8002878 <json_input+0x310>)
 80027d0:	6013      	str	r3, [r2, #0]
				RANGE_LOW = s2->valuestring;
 80027d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	4a29      	ldr	r2, [pc, #164]	; (800287c <json_input+0x314>)
 80027d8:	6013      	str	r3, [r2, #0]
				RANGE_HIGH = s3->valuestring;
 80027da:	6a3b      	ldr	r3, [r7, #32]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	4a28      	ldr	r2, [pc, #160]	; (8002880 <json_input+0x318>)
 80027e0:	6013      	str	r3, [r2, #0]
				D_OUT = s4->valuestring;
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	4a1c      	ldr	r2, [pc, #112]	; (8002858 <json_input+0x2f0>)
 80027e8:	6013      	str	r3, [r2, #0]
				VAR_OUT = s5->valuestring;
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	4a1b      	ldr	r2, [pc, #108]	; (800285c <json_input+0x2f4>)
 80027f0:	6013      	str	r3, [r2, #0]
				if(strcmp(A_IN, "VHOD1") == 0)
 80027f2:	4b21      	ldr	r3, [pc, #132]	; (8002878 <json_input+0x310>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4923      	ldr	r1, [pc, #140]	; (8002884 <json_input+0x31c>)
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7fd fce9 	bl	80001d0 <strcmp>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d143      	bne.n	800288c <json_input+0x324>
					SelectChannelOne;
 8002804:	2201      	movs	r2, #1
 8002806:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800280a:	481f      	ldr	r0, [pc, #124]	; (8002888 <json_input+0x320>)
 800280c:	f006 f9b6 	bl	8008b7c <HAL_GPIO_WritePin>
 8002810:	e06b      	b.n	80028ea <json_input+0x382>
 8002812:	bf00      	nop
 8002814:	0801d80c 	.word	0x0801d80c
 8002818:	200009c0 	.word	0x200009c0
 800281c:	200002e8 	.word	0x200002e8
 8002820:	200002ec 	.word	0x200002ec
 8002824:	0801d814 	.word	0x0801d814
 8002828:	20000a10 	.word	0x20000a10
 800282c:	0801d820 	.word	0x0801d820
 8002830:	0801d830 	.word	0x0801d830
 8002834:	0801d838 	.word	0x0801d838
 8002838:	200009b4 	.word	0x200009b4
 800283c:	0801d840 	.word	0x0801d840
 8002840:	0801d84c 	.word	0x0801d84c
 8002844:	0801d854 	.word	0x0801d854
 8002848:	0801d85c 	.word	0x0801d85c
 800284c:	0801d864 	.word	0x0801d864
 8002850:	20000a04 	.word	0x20000a04
 8002854:	200009c8 	.word	0x200009c8
 8002858:	200009f4 	.word	0x200009f4
 800285c:	200009d4 	.word	0x200009d4
 8002860:	0801d86c 	.word	0x0801d86c
 8002864:	0801d870 	.word	0x0801d870
 8002868:	0801d874 	.word	0x0801d874
 800286c:	0801d880 	.word	0x0801d880
 8002870:	0801d888 	.word	0x0801d888
 8002874:	0801d894 	.word	0x0801d894
 8002878:	20000a0c 	.word	0x20000a0c
 800287c:	200009d8 	.word	0x200009d8
 8002880:	200009f8 	.word	0x200009f8
 8002884:	0801d8a0 	.word	0x0801d8a0
 8002888:	40021000 	.word	0x40021000
				else if(strcmp(A_IN, "VHOD2") == 0)
 800288c:	4b83      	ldr	r3, [pc, #524]	; (8002a9c <json_input+0x534>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4983      	ldr	r1, [pc, #524]	; (8002aa0 <json_input+0x538>)
 8002892:	4618      	mov	r0, r3
 8002894:	f7fd fc9c 	bl	80001d0 <strcmp>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d106      	bne.n	80028ac <json_input+0x344>
					SelectChannelTwo;
 800289e:	2201      	movs	r2, #1
 80028a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028a4:	487f      	ldr	r0, [pc, #508]	; (8002aa4 <json_input+0x53c>)
 80028a6:	f006 f969 	bl	8008b7c <HAL_GPIO_WritePin>
 80028aa:	e01e      	b.n	80028ea <json_input+0x382>
				else if(strcmp(A_IN, "VHOD3") == 0)
 80028ac:	4b7b      	ldr	r3, [pc, #492]	; (8002a9c <json_input+0x534>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	497d      	ldr	r1, [pc, #500]	; (8002aa8 <json_input+0x540>)
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7fd fc8c 	bl	80001d0 <strcmp>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d106      	bne.n	80028cc <json_input+0x364>
					SelectChannelThree;
 80028be:	2201      	movs	r2, #1
 80028c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028c4:	4877      	ldr	r0, [pc, #476]	; (8002aa4 <json_input+0x53c>)
 80028c6:	f006 f959 	bl	8008b7c <HAL_GPIO_WritePin>
 80028ca:	e00e      	b.n	80028ea <json_input+0x382>
				else if(strcmp(A_IN, "VHOD4") == 0)
 80028cc:	4b73      	ldr	r3, [pc, #460]	; (8002a9c <json_input+0x534>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4976      	ldr	r1, [pc, #472]	; (8002aac <json_input+0x544>)
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7fd fc7c 	bl	80001d0 <strcmp>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d105      	bne.n	80028ea <json_input+0x382>
					SelectChannelFour;
 80028de:	2201      	movs	r2, #1
 80028e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028e4:	486f      	ldr	r0, [pc, #444]	; (8002aa4 <json_input+0x53c>)
 80028e6:	f006 f949 	bl	8008b7c <HAL_GPIO_WritePin>
				set_vaido(A_IN, atof(RANGE_LOW), atof(RANGE_HIGH), D_OUT, (uint8_t)(atoi(VAR_OUT)));
 80028ea:	4b6c      	ldr	r3, [pc, #432]	; (8002a9c <json_input+0x534>)
 80028ec:	681c      	ldr	r4, [r3, #0]
 80028ee:	4b70      	ldr	r3, [pc, #448]	; (8002ab0 <json_input+0x548>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f015 fa5e 	bl	8017db4 <atof>
 80028f8:	eeb0 8a40 	vmov.f32	s16, s0
 80028fc:	eef0 8a60 	vmov.f32	s17, s1
 8002900:	4b6c      	ldr	r3, [pc, #432]	; (8002ab4 <json_input+0x54c>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4618      	mov	r0, r3
 8002906:	f015 fa55 	bl	8017db4 <atof>
 800290a:	eeb0 9a40 	vmov.f32	s18, s0
 800290e:	eef0 9a60 	vmov.f32	s19, s1
 8002912:	4b69      	ldr	r3, [pc, #420]	; (8002ab8 <json_input+0x550>)
 8002914:	681d      	ldr	r5, [r3, #0]
 8002916:	4b69      	ldr	r3, [pc, #420]	; (8002abc <json_input+0x554>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4618      	mov	r0, r3
 800291c:	f015 fa4d 	bl	8017dba <atoi>
 8002920:	4603      	mov	r3, r0
 8002922:	b2db      	uxtb	r3, r3
 8002924:	461a      	mov	r2, r3
 8002926:	4629      	mov	r1, r5
 8002928:	eeb0 1a49 	vmov.f32	s2, s18
 800292c:	eef0 1a69 	vmov.f32	s3, s19
 8002930:	eeb0 0a48 	vmov.f32	s0, s16
 8002934:	eef0 0a68 	vmov.f32	s1, s17
 8002938:	4620      	mov	r0, r4
 800293a:	f001 f801 	bl	8003940 <set_vaido>
				SEND_str("\n");
 800293e:	4860      	ldr	r0, [pc, #384]	; (8002ac0 <json_input+0x558>)
 8002940:	f7ff fab6 	bl	8001eb0 <SEND_str>
				SEND_str(TYPE);
 8002944:	4b5f      	ldr	r3, [pc, #380]	; (8002ac4 <json_input+0x55c>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff fab1 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 800294e:	485c      	ldr	r0, [pc, #368]	; (8002ac0 <json_input+0x558>)
 8002950:	f7ff faae 	bl	8001eb0 <SEND_str>
				SEND_str(A_IN);
 8002954:	4b51      	ldr	r3, [pc, #324]	; (8002a9c <json_input+0x534>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff faa9 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 800295e:	4858      	ldr	r0, [pc, #352]	; (8002ac0 <json_input+0x558>)
 8002960:	f7ff faa6 	bl	8001eb0 <SEND_str>
				SEND_str(RANGE_LOW);
 8002964:	4b52      	ldr	r3, [pc, #328]	; (8002ab0 <json_input+0x548>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff faa1 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 800296e:	4854      	ldr	r0, [pc, #336]	; (8002ac0 <json_input+0x558>)
 8002970:	f7ff fa9e 	bl	8001eb0 <SEND_str>
				SEND_str(RANGE_HIGH);
 8002974:	4b4f      	ldr	r3, [pc, #316]	; (8002ab4 <json_input+0x54c>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fa99 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 800297e:	4850      	ldr	r0, [pc, #320]	; (8002ac0 <json_input+0x558>)
 8002980:	f7ff fa96 	bl	8001eb0 <SEND_str>
				SEND_str(D_OUT);
 8002984:	4b4c      	ldr	r3, [pc, #304]	; (8002ab8 <json_input+0x550>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff fa91 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 800298e:	484c      	ldr	r0, [pc, #304]	; (8002ac0 <json_input+0x558>)
 8002990:	f7ff fa8e 	bl	8001eb0 <SEND_str>
				SEND_str(VAR_OUT);
 8002994:	4b49      	ldr	r3, [pc, #292]	; (8002abc <json_input+0x554>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff fa89 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 800299e:	4848      	ldr	r0, [pc, #288]	; (8002ac0 <json_input+0x558>)
 80029a0:	f7ff fa86 	bl	8001eb0 <SEND_str>
				cJSON_Delete(json);
 80029a4:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80029a6:	f7fe fc69 	bl	800127c <cJSON_Delete>
				free(stime);
 80029aa:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80029ac:	f015 fa3a 	bl	8017e24 <free>
				free(sInstruction);
 80029b0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80029b2:	f015 fa37 	bl	8017e24 <free>
				free(sType);
 80029b6:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80029b8:	f015 fa34 	bl	8017e24 <free>
				free(s1);
 80029bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029be:	f015 fa31 	bl	8017e24 <free>
				free(s2);
 80029c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029c4:	f015 fa2e 	bl	8017e24 <free>
				free(s3);
 80029c8:	6a38      	ldr	r0, [r7, #32]
 80029ca:	f015 fa2b 	bl	8017e24 <free>
				free(s4);
 80029ce:	69f8      	ldr	r0, [r7, #28]
 80029d0:	f015 fa28 	bl	8017e24 <free>
				free(s5);
 80029d4:	69b8      	ldr	r0, [r7, #24]
 80029d6:	f015 fa25 	bl	8017e24 <free>
}
 80029da:	e358      	b.n	800308e <json_input+0xb26>
			else if(strcmp(TYPE, "SET_PWM") == 0)	//    
 80029dc:	4b39      	ldr	r3, [pc, #228]	; (8002ac4 <json_input+0x55c>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4939      	ldr	r1, [pc, #228]	; (8002ac8 <json_input+0x560>)
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fd fbf4 	bl	80001d0 <strcmp>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d178      	bne.n	8002ae0 <json_input+0x578>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "PWM_OUT");
 80029ee:	4937      	ldr	r1, [pc, #220]	; (8002acc <json_input+0x564>)
 80029f0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80029f2:	f7ff fa27 	bl	8001e44 <cJSON_GetObjectItem>
 80029f6:	4603      	mov	r3, r0
 80029f8:	4935      	ldr	r1, [pc, #212]	; (8002ad0 <json_input+0x568>)
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff fa22 	bl	8001e44 <cJSON_GetObjectItem>
 8002a00:	6338      	str	r0, [r7, #48]	; 0x30
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_CYCLE");
 8002a02:	4932      	ldr	r1, [pc, #200]	; (8002acc <json_input+0x564>)
 8002a04:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002a06:	f7ff fa1d 	bl	8001e44 <cJSON_GetObjectItem>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	4931      	ldr	r1, [pc, #196]	; (8002ad4 <json_input+0x56c>)
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff fa18 	bl	8001e44 <cJSON_GetObjectItem>
 8002a14:	62f8      	str	r0, [r7, #44]	; 0x2c
				PWM_OUT = s1->valuestring;
 8002a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a18:	691b      	ldr	r3, [r3, #16]
 8002a1a:	4a2f      	ldr	r2, [pc, #188]	; (8002ad8 <json_input+0x570>)
 8002a1c:	6013      	str	r3, [r2, #0]
				D_CYCLE = s2->valuestring;
 8002a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	4a2e      	ldr	r2, [pc, #184]	; (8002adc <json_input+0x574>)
 8002a24:	6013      	str	r3, [r2, #0]
				set_pwm(PWM_OUT, (uint32_t)(atoi(D_CYCLE)));
 8002a26:	4b2c      	ldr	r3, [pc, #176]	; (8002ad8 <json_input+0x570>)
 8002a28:	681c      	ldr	r4, [r3, #0]
 8002a2a:	4b2c      	ldr	r3, [pc, #176]	; (8002adc <json_input+0x574>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f015 f9c3 	bl	8017dba <atoi>
 8002a34:	4603      	mov	r3, r0
 8002a36:	4619      	mov	r1, r3
 8002a38:	4620      	mov	r0, r4
 8002a3a:	f001 f8d1 	bl	8003be0 <set_pwm>
				SEND_str("\n");
 8002a3e:	4820      	ldr	r0, [pc, #128]	; (8002ac0 <json_input+0x558>)
 8002a40:	f7ff fa36 	bl	8001eb0 <SEND_str>
				SEND_str(TYPE);
 8002a44:	4b1f      	ldr	r3, [pc, #124]	; (8002ac4 <json_input+0x55c>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff fa31 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002a4e:	481c      	ldr	r0, [pc, #112]	; (8002ac0 <json_input+0x558>)
 8002a50:	f7ff fa2e 	bl	8001eb0 <SEND_str>
				SEND_str(PWM_OUT);
 8002a54:	4b20      	ldr	r3, [pc, #128]	; (8002ad8 <json_input+0x570>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7ff fa29 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002a5e:	4818      	ldr	r0, [pc, #96]	; (8002ac0 <json_input+0x558>)
 8002a60:	f7ff fa26 	bl	8001eb0 <SEND_str>
				SEND_str(D_CYCLE);
 8002a64:	4b1d      	ldr	r3, [pc, #116]	; (8002adc <json_input+0x574>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff fa21 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002a6e:	4814      	ldr	r0, [pc, #80]	; (8002ac0 <json_input+0x558>)
 8002a70:	f7ff fa1e 	bl	8001eb0 <SEND_str>
				cJSON_Delete(json);
 8002a74:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002a76:	f7fe fc01 	bl	800127c <cJSON_Delete>
				free(stime);
 8002a7a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002a7c:	f015 f9d2 	bl	8017e24 <free>
				free(sInstruction);
 8002a80:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002a82:	f015 f9cf 	bl	8017e24 <free>
				free(sType);
 8002a86:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002a88:	f015 f9cc 	bl	8017e24 <free>
				free(s1);
 8002a8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a8e:	f015 f9c9 	bl	8017e24 <free>
				free(s2);
 8002a92:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002a94:	f015 f9c6 	bl	8017e24 <free>
}
 8002a98:	e2f9      	b.n	800308e <json_input+0xb26>
 8002a9a:	bf00      	nop
 8002a9c:	20000a0c 	.word	0x20000a0c
 8002aa0:	0801d8a8 	.word	0x0801d8a8
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	0801d8b0 	.word	0x0801d8b0
 8002aac:	0801d8b8 	.word	0x0801d8b8
 8002ab0:	200009d8 	.word	0x200009d8
 8002ab4:	200009f8 	.word	0x200009f8
 8002ab8:	200009f4 	.word	0x200009f4
 8002abc:	200009d4 	.word	0x200009d4
 8002ac0:	0801d86c 	.word	0x0801d86c
 8002ac4:	200009b4 	.word	0x200009b4
 8002ac8:	0801d8c0 	.word	0x0801d8c0
 8002acc:	0801d830 	.word	0x0801d830
 8002ad0:	0801d8c8 	.word	0x0801d8c8
 8002ad4:	0801d8d0 	.word	0x0801d8d0
 8002ad8:	200009bc 	.word	0x200009bc
 8002adc:	200009fc 	.word	0x200009fc
			else if(strcmp(TYPE, "SET_TEMP_PROFILE") == 0)	//  :         (OCD)
 8002ae0:	4b64      	ldr	r3, [pc, #400]	; (8002c74 <json_input+0x70c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4964      	ldr	r1, [pc, #400]	; (8002c78 <json_input+0x710>)
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7fd fb72 	bl	80001d0 <strcmp>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f040 80dc 	bne.w	8002cac <json_input+0x744>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "ROM_RAW");
 8002af4:	4961      	ldr	r1, [pc, #388]	; (8002c7c <json_input+0x714>)
 8002af6:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002af8:	f7ff f9a4 	bl	8001e44 <cJSON_GetObjectItem>
 8002afc:	4603      	mov	r3, r0
 8002afe:	4960      	ldr	r1, [pc, #384]	; (8002c80 <json_input+0x718>)
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff f99f 	bl	8001e44 <cJSON_GetObjectItem>
 8002b06:	6478      	str	r0, [r7, #68]	; 0x44
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_TEMP_LOW");
 8002b08:	495c      	ldr	r1, [pc, #368]	; (8002c7c <json_input+0x714>)
 8002b0a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002b0c:	f7ff f99a 	bl	8001e44 <cJSON_GetObjectItem>
 8002b10:	4603      	mov	r3, r0
 8002b12:	495c      	ldr	r1, [pc, #368]	; (8002c84 <json_input+0x71c>)
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff f995 	bl	8001e44 <cJSON_GetObjectItem>
 8002b1a:	6438      	str	r0, [r7, #64]	; 0x40
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_TEMP_HIGH");
 8002b1c:	4957      	ldr	r1, [pc, #348]	; (8002c7c <json_input+0x714>)
 8002b1e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002b20:	f7ff f990 	bl	8001e44 <cJSON_GetObjectItem>
 8002b24:	4603      	mov	r3, r0
 8002b26:	4958      	ldr	r1, [pc, #352]	; (8002c88 <json_input+0x720>)
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff f98b 	bl	8001e44 <cJSON_GetObjectItem>
 8002b2e:	63f8      	str	r0, [r7, #60]	; 0x3c
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "D_OUT");
 8002b30:	4952      	ldr	r1, [pc, #328]	; (8002c7c <json_input+0x714>)
 8002b32:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002b34:	f7ff f986 	bl	8001e44 <cJSON_GetObjectItem>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	4954      	ldr	r1, [pc, #336]	; (8002c8c <json_input+0x724>)
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff f981 	bl	8001e44 <cJSON_GetObjectItem>
 8002b42:	63b8      	str	r0, [r7, #56]	; 0x38
				cJSON *s5 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 8002b44:	494d      	ldr	r1, [pc, #308]	; (8002c7c <json_input+0x714>)
 8002b46:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002b48:	f7ff f97c 	bl	8001e44 <cJSON_GetObjectItem>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	4950      	ldr	r1, [pc, #320]	; (8002c90 <json_input+0x728>)
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff f977 	bl	8001e44 <cJSON_GetObjectItem>
 8002b56:	6378      	str	r0, [r7, #52]	; 0x34
				ROM_RAW = s1->valuestring;
 8002b58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b5a:	691b      	ldr	r3, [r3, #16]
 8002b5c:	4a4d      	ldr	r2, [pc, #308]	; (8002c94 <json_input+0x72c>)
 8002b5e:	6013      	str	r3, [r2, #0]
				RANGE_TEMP_LOW = s2->valuestring;
 8002b60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	4a4c      	ldr	r2, [pc, #304]	; (8002c98 <json_input+0x730>)
 8002b66:	6013      	str	r3, [r2, #0]
				RANGE_TEMP_HIGH = s3->valuestring;
 8002b68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	4a4b      	ldr	r2, [pc, #300]	; (8002c9c <json_input+0x734>)
 8002b6e:	6013      	str	r3, [r2, #0]
				D_OUT = s4->valuestring;
 8002b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	4a4a      	ldr	r2, [pc, #296]	; (8002ca0 <json_input+0x738>)
 8002b76:	6013      	str	r3, [r2, #0]
				VAR_OUT = s5->valuestring;
 8002b78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b7a:	691b      	ldr	r3, [r3, #16]
 8002b7c:	4a49      	ldr	r2, [pc, #292]	; (8002ca4 <json_input+0x73c>)
 8002b7e:	6013      	str	r3, [r2, #0]
				set_temperature(ROM_RAW, atof(RANGE_TEMP_LOW), atof(RANGE_TEMP_HIGH), D_OUT, (uint8_t)(atoi(VAR_OUT)));
 8002b80:	4b44      	ldr	r3, [pc, #272]	; (8002c94 <json_input+0x72c>)
 8002b82:	681c      	ldr	r4, [r3, #0]
 8002b84:	4b44      	ldr	r3, [pc, #272]	; (8002c98 <json_input+0x730>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f015 f913 	bl	8017db4 <atof>
 8002b8e:	eeb0 8a40 	vmov.f32	s16, s0
 8002b92:	eef0 8a60 	vmov.f32	s17, s1
 8002b96:	4b41      	ldr	r3, [pc, #260]	; (8002c9c <json_input+0x734>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f015 f90a 	bl	8017db4 <atof>
 8002ba0:	eeb0 9a40 	vmov.f32	s18, s0
 8002ba4:	eef0 9a60 	vmov.f32	s19, s1
 8002ba8:	4b3d      	ldr	r3, [pc, #244]	; (8002ca0 <json_input+0x738>)
 8002baa:	681d      	ldr	r5, [r3, #0]
 8002bac:	4b3d      	ldr	r3, [pc, #244]	; (8002ca4 <json_input+0x73c>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f015 f902 	bl	8017dba <atoi>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	461a      	mov	r2, r3
 8002bbc:	4629      	mov	r1, r5
 8002bbe:	eeb0 1a49 	vmov.f32	s2, s18
 8002bc2:	eef0 1a69 	vmov.f32	s3, s19
 8002bc6:	eeb0 0a48 	vmov.f32	s0, s16
 8002bca:	eef0 0a68 	vmov.f32	s1, s17
 8002bce:	4620      	mov	r0, r4
 8002bd0:	f001 f8b4 	bl	8003d3c <set_temperature>
				SEND_str("\n");
 8002bd4:	4834      	ldr	r0, [pc, #208]	; (8002ca8 <json_input+0x740>)
 8002bd6:	f7ff f96b 	bl	8001eb0 <SEND_str>
				SEND_str(TYPE);
 8002bda:	4b26      	ldr	r3, [pc, #152]	; (8002c74 <json_input+0x70c>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7ff f966 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002be4:	4830      	ldr	r0, [pc, #192]	; (8002ca8 <json_input+0x740>)
 8002be6:	f7ff f963 	bl	8001eb0 <SEND_str>
				SEND_str(ROM_RAW);
 8002bea:	4b2a      	ldr	r3, [pc, #168]	; (8002c94 <json_input+0x72c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff f95e 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002bf4:	482c      	ldr	r0, [pc, #176]	; (8002ca8 <json_input+0x740>)
 8002bf6:	f7ff f95b 	bl	8001eb0 <SEND_str>
				SEND_str(RANGE_TEMP_LOW);
 8002bfa:	4b27      	ldr	r3, [pc, #156]	; (8002c98 <json_input+0x730>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7ff f956 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002c04:	4828      	ldr	r0, [pc, #160]	; (8002ca8 <json_input+0x740>)
 8002c06:	f7ff f953 	bl	8001eb0 <SEND_str>
				SEND_str(RANGE_TEMP_HIGH);
 8002c0a:	4b24      	ldr	r3, [pc, #144]	; (8002c9c <json_input+0x734>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff f94e 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002c14:	4824      	ldr	r0, [pc, #144]	; (8002ca8 <json_input+0x740>)
 8002c16:	f7ff f94b 	bl	8001eb0 <SEND_str>
				SEND_str(D_OUT);
 8002c1a:	4b21      	ldr	r3, [pc, #132]	; (8002ca0 <json_input+0x738>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff f946 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002c24:	4820      	ldr	r0, [pc, #128]	; (8002ca8 <json_input+0x740>)
 8002c26:	f7ff f943 	bl	8001eb0 <SEND_str>
				SEND_str(VAR_OUT);
 8002c2a:	4b1e      	ldr	r3, [pc, #120]	; (8002ca4 <json_input+0x73c>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff f93e 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002c34:	481c      	ldr	r0, [pc, #112]	; (8002ca8 <json_input+0x740>)
 8002c36:	f7ff f93b 	bl	8001eb0 <SEND_str>
				cJSON_Delete(json);
 8002c3a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002c3c:	f7fe fb1e 	bl	800127c <cJSON_Delete>
				free(stime);
 8002c40:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002c42:	f015 f8ef 	bl	8017e24 <free>
				free(sInstruction);
 8002c46:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002c48:	f015 f8ec 	bl	8017e24 <free>
				free(sType);
 8002c4c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002c4e:	f015 f8e9 	bl	8017e24 <free>
				free(s1);
 8002c52:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002c54:	f015 f8e6 	bl	8017e24 <free>
				free(s2);
 8002c58:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002c5a:	f015 f8e3 	bl	8017e24 <free>
				free(s3);
 8002c5e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002c60:	f015 f8e0 	bl	8017e24 <free>
				free(s4);
 8002c64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002c66:	f015 f8dd 	bl	8017e24 <free>
				free(s5);
 8002c6a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002c6c:	f015 f8da 	bl	8017e24 <free>
}
 8002c70:	e20d      	b.n	800308e <json_input+0xb26>
 8002c72:	bf00      	nop
 8002c74:	200009b4 	.word	0x200009b4
 8002c78:	0801d8d8 	.word	0x0801d8d8
 8002c7c:	0801d830 	.word	0x0801d830
 8002c80:	0801d8ec 	.word	0x0801d8ec
 8002c84:	0801d8f4 	.word	0x0801d8f4
 8002c88:	0801d904 	.word	0x0801d904
 8002c8c:	0801d85c 	.word	0x0801d85c
 8002c90:	0801d864 	.word	0x0801d864
 8002c94:	20000a18 	.word	0x20000a18
 8002c98:	200009b0 	.word	0x200009b0
 8002c9c:	20000a14 	.word	0x20000a14
 8002ca0:	200009f4 	.word	0x200009f4
 8002ca4:	200009d4 	.word	0x200009d4
 8002ca8:	0801d86c 	.word	0x0801d86c
			else if(strcmp(TYPE, "SET_AIAO") == 0)	//        = 
 8002cac:	4b9d      	ldr	r3, [pc, #628]	; (8002f24 <json_input+0x9bc>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	499d      	ldr	r1, [pc, #628]	; (8002f28 <json_input+0x9c0>)
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7fd fa8c 	bl	80001d0 <strcmp>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f040 8095 	bne.w	8002dea <json_input+0x882>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "A_IN");
 8002cc0:	499a      	ldr	r1, [pc, #616]	; (8002f2c <json_input+0x9c4>)
 8002cc2:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002cc4:	f7ff f8be 	bl	8001e44 <cJSON_GetObjectItem>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	4999      	ldr	r1, [pc, #612]	; (8002f30 <json_input+0x9c8>)
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff f8b9 	bl	8001e44 <cJSON_GetObjectItem>
 8002cd2:	65b8      	str	r0, [r7, #88]	; 0x58
				cJSON *s2 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_LOW");
 8002cd4:	4995      	ldr	r1, [pc, #596]	; (8002f2c <json_input+0x9c4>)
 8002cd6:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002cd8:	f7ff f8b4 	bl	8001e44 <cJSON_GetObjectItem>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	4995      	ldr	r1, [pc, #596]	; (8002f34 <json_input+0x9cc>)
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff f8af 	bl	8001e44 <cJSON_GetObjectItem>
 8002ce6:	6578      	str	r0, [r7, #84]	; 0x54
				cJSON *s3 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "RANGE_HIGH");
 8002ce8:	4990      	ldr	r1, [pc, #576]	; (8002f2c <json_input+0x9c4>)
 8002cea:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002cec:	f7ff f8aa 	bl	8001e44 <cJSON_GetObjectItem>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	4991      	ldr	r1, [pc, #580]	; (8002f38 <json_input+0x9d0>)
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7ff f8a5 	bl	8001e44 <cJSON_GetObjectItem>
 8002cfa:	6538      	str	r0, [r7, #80]	; 0x50
				cJSON *s4 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "A_OUT");
 8002cfc:	498b      	ldr	r1, [pc, #556]	; (8002f2c <json_input+0x9c4>)
 8002cfe:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002d00:	f7ff f8a0 	bl	8001e44 <cJSON_GetObjectItem>
 8002d04:	4603      	mov	r3, r0
 8002d06:	498d      	ldr	r1, [pc, #564]	; (8002f3c <json_input+0x9d4>)
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff f89b 	bl	8001e44 <cJSON_GetObjectItem>
 8002d0e:	64f8      	str	r0, [r7, #76]	; 0x4c
				cJSON *s5 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "VAR_OUT");
 8002d10:	4986      	ldr	r1, [pc, #536]	; (8002f2c <json_input+0x9c4>)
 8002d12:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002d14:	f7ff f896 	bl	8001e44 <cJSON_GetObjectItem>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	4989      	ldr	r1, [pc, #548]	; (8002f40 <json_input+0x9d8>)
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff f891 	bl	8001e44 <cJSON_GetObjectItem>
 8002d22:	64b8      	str	r0, [r7, #72]	; 0x48
				A_IN = s1->valuestring;
 8002d24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	4a86      	ldr	r2, [pc, #536]	; (8002f44 <json_input+0x9dc>)
 8002d2a:	6013      	str	r3, [r2, #0]
				RANGE_LOW = s2->valuestring;
 8002d2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d2e:	691b      	ldr	r3, [r3, #16]
 8002d30:	4a85      	ldr	r2, [pc, #532]	; (8002f48 <json_input+0x9e0>)
 8002d32:	6013      	str	r3, [r2, #0]
				RANGE_HIGH = s3->valuestring;
 8002d34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d36:	691b      	ldr	r3, [r3, #16]
 8002d38:	4a84      	ldr	r2, [pc, #528]	; (8002f4c <json_input+0x9e4>)
 8002d3a:	6013      	str	r3, [r2, #0]
				A_OUT = s4->valuestring;
 8002d3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	4a83      	ldr	r2, [pc, #524]	; (8002f50 <json_input+0x9e8>)
 8002d42:	6013      	str	r3, [r2, #0]
				VAR_OUT = s5->valuestring;
 8002d44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	4a82      	ldr	r2, [pc, #520]	; (8002f54 <json_input+0x9ec>)
 8002d4a:	6013      	str	r3, [r2, #0]
				SEND_str("\n");
 8002d4c:	4882      	ldr	r0, [pc, #520]	; (8002f58 <json_input+0x9f0>)
 8002d4e:	f7ff f8af 	bl	8001eb0 <SEND_str>
				SEND_str(TYPE);
 8002d52:	4b74      	ldr	r3, [pc, #464]	; (8002f24 <json_input+0x9bc>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7ff f8aa 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002d5c:	487e      	ldr	r0, [pc, #504]	; (8002f58 <json_input+0x9f0>)
 8002d5e:	f7ff f8a7 	bl	8001eb0 <SEND_str>
				SEND_str(A_IN);
 8002d62:	4b78      	ldr	r3, [pc, #480]	; (8002f44 <json_input+0x9dc>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7ff f8a2 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002d6c:	487a      	ldr	r0, [pc, #488]	; (8002f58 <json_input+0x9f0>)
 8002d6e:	f7ff f89f 	bl	8001eb0 <SEND_str>
				SEND_str(RANGE_LOW);
 8002d72:	4b75      	ldr	r3, [pc, #468]	; (8002f48 <json_input+0x9e0>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff f89a 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002d7c:	4876      	ldr	r0, [pc, #472]	; (8002f58 <json_input+0x9f0>)
 8002d7e:	f7ff f897 	bl	8001eb0 <SEND_str>
				SEND_str(RANGE_HIGH);
 8002d82:	4b72      	ldr	r3, [pc, #456]	; (8002f4c <json_input+0x9e4>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff f892 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002d8c:	4872      	ldr	r0, [pc, #456]	; (8002f58 <json_input+0x9f0>)
 8002d8e:	f7ff f88f 	bl	8001eb0 <SEND_str>
				SEND_str(A_OUT);
 8002d92:	4b6f      	ldr	r3, [pc, #444]	; (8002f50 <json_input+0x9e8>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7ff f88a 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002d9c:	486e      	ldr	r0, [pc, #440]	; (8002f58 <json_input+0x9f0>)
 8002d9e:	f7ff f887 	bl	8001eb0 <SEND_str>
				SEND_str(VAR_OUT);
 8002da2:	4b6c      	ldr	r3, [pc, #432]	; (8002f54 <json_input+0x9ec>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff f882 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002dac:	486a      	ldr	r0, [pc, #424]	; (8002f58 <json_input+0x9f0>)
 8002dae:	f7ff f87f 	bl	8001eb0 <SEND_str>
				cJSON_Delete(json);
 8002db2:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002db4:	f7fe fa62 	bl	800127c <cJSON_Delete>
				free(stime);
 8002db8:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002dba:	f015 f833 	bl	8017e24 <free>
				free(sInstruction);
 8002dbe:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002dc0:	f015 f830 	bl	8017e24 <free>
				free(sType);
 8002dc4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002dc6:	f015 f82d 	bl	8017e24 <free>
				free(s1);
 8002dca:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002dcc:	f015 f82a 	bl	8017e24 <free>
				free(s2);
 8002dd0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002dd2:	f015 f827 	bl	8017e24 <free>
				free(s3);
 8002dd6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002dd8:	f015 f824 	bl	8017e24 <free>
				free(s4);
 8002ddc:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002dde:	f015 f821 	bl	8017e24 <free>
				free(s5);
 8002de2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002de4:	f015 f81e 	bl	8017e24 <free>
}
 8002de8:	e151      	b.n	800308e <json_input+0xb26>
				cJSON_Delete(json);
 8002dea:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002dec:	f7fe fa46 	bl	800127c <cJSON_Delete>
				free(stime);
 8002df0:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002df2:	f015 f817 	bl	8017e24 <free>
				free(sInstruction);
 8002df6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002df8:	f015 f814 	bl	8017e24 <free>
				free(sType);
 8002dfc:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002dfe:	f015 f811 	bl	8017e24 <free>
}
 8002e02:	e144      	b.n	800308e <json_input+0xb26>
		else if(strcmp(INSTRUCTION, "SET_PERIPHERALS") == 0)
 8002e04:	4b55      	ldr	r3, [pc, #340]	; (8002f5c <json_input+0x9f4>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4955      	ldr	r1, [pc, #340]	; (8002f60 <json_input+0x9f8>)
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7fd f9e0 	bl	80001d0 <strcmp>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f040 812e 	bne.w	8003074 <json_input+0xb0c>
			cJSON *sType = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "TYPE");
 8002e18:	4944      	ldr	r1, [pc, #272]	; (8002f2c <json_input+0x9c4>)
 8002e1a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002e1c:	f7ff f812 	bl	8001e44 <cJSON_GetObjectItem>
 8002e20:	4603      	mov	r3, r0
 8002e22:	4950      	ldr	r1, [pc, #320]	; (8002f64 <json_input+0x9fc>)
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7ff f80d 	bl	8001e44 <cJSON_GetObjectItem>
 8002e2a:	66f8      	str	r0, [r7, #108]	; 0x6c
			TYPE = sType->valuestring;
 8002e2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	4a3c      	ldr	r2, [pc, #240]	; (8002f24 <json_input+0x9bc>)
 8002e32:	6013      	str	r3, [r2, #0]
			if(strcmp(TYPE, "DIGITAL") == 0)
 8002e34:	4b3b      	ldr	r3, [pc, #236]	; (8002f24 <json_input+0x9bc>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	494b      	ldr	r1, [pc, #300]	; (8002f68 <json_input+0xa00>)
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7fd f9c8 	bl	80001d0 <strcmp>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d14b      	bne.n	8002ede <json_input+0x976>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "SET");
 8002e46:	4939      	ldr	r1, [pc, #228]	; (8002f2c <json_input+0x9c4>)
 8002e48:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002e4a:	f7fe fffb 	bl	8001e44 <cJSON_GetObjectItem>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	4946      	ldr	r1, [pc, #280]	; (8002f6c <json_input+0xa04>)
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7fe fff6 	bl	8001e44 <cJSON_GetObjectItem>
 8002e58:	6638      	str	r0, [r7, #96]	; 0x60
				DigitalParamMass = s1->valuestring;
 8002e5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	4a44      	ldr	r2, [pc, #272]	; (8002f70 <json_input+0xa08>)
 8002e60:	6013      	str	r3, [r2, #0]
				test = parseValue(DigitalParamMass);
 8002e62:	4b43      	ldr	r3, [pc, #268]	; (8002f70 <json_input+0xa08>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7ff fb50 	bl	800250c <parseValue>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	4b41      	ldr	r3, [pc, #260]	; (8002f74 <json_input+0xa0c>)
 8002e70:	601a      	str	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 8002e72:	2300      	movs	r3, #0
 8002e74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002e78:	e012      	b.n	8002ea0 <json_input+0x938>
					Status_DIN[i] = (test[i] - 0x30);
 8002e7a:	4b3e      	ldr	r3, [pc, #248]	; (8002f74 <json_input+0xa0c>)
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e82:	4413      	add	r3, r2
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	3b30      	subs	r3, #48	; 0x30
 8002e88:	b2d9      	uxtb	r1, r3
 8002e8a:	4a3b      	ldr	r2, [pc, #236]	; (8002f78 <json_input+0xa10>)
 8002e8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e90:	4413      	add	r3, r2
 8002e92:	460a      	mov	r2, r1
 8002e94:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 8002e96:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002ea0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ea4:	2b07      	cmp	r3, #7
 8002ea6:	dde8      	ble.n	8002e7a <json_input+0x912>
				SEND_str("\n");
 8002ea8:	482b      	ldr	r0, [pc, #172]	; (8002f58 <json_input+0x9f0>)
 8002eaa:	f7ff f801 	bl	8001eb0 <SEND_str>
				SEND_str(TYPE);
 8002eae:	4b1d      	ldr	r3, [pc, #116]	; (8002f24 <json_input+0x9bc>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7fe fffc 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002eb8:	4827      	ldr	r0, [pc, #156]	; (8002f58 <json_input+0x9f0>)
 8002eba:	f7fe fff9 	bl	8001eb0 <SEND_str>
				cJSON_Delete(json);
 8002ebe:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002ec0:	f7fe f9dc 	bl	800127c <cJSON_Delete>
				free(stime);
 8002ec4:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002ec6:	f014 ffad 	bl	8017e24 <free>
				free(sInstruction);
 8002eca:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002ecc:	f014 ffaa 	bl	8017e24 <free>
				free(sType);
 8002ed0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002ed2:	f014 ffa7 	bl	8017e24 <free>
				free(s1);
 8002ed6:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002ed8:	f014 ffa4 	bl	8017e24 <free>
}
 8002edc:	e0d7      	b.n	800308e <json_input+0xb26>
			else if(strcmp(TYPE, "ANALOG") == 0)
 8002ede:	4b11      	ldr	r3, [pc, #68]	; (8002f24 <json_input+0x9bc>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4926      	ldr	r1, [pc, #152]	; (8002f7c <json_input+0xa14>)
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7fd f973 	bl	80001d0 <strcmp>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d17b      	bne.n	8002fe8 <json_input+0xa80>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "SET");
 8002ef0:	490e      	ldr	r1, [pc, #56]	; (8002f2c <json_input+0x9c4>)
 8002ef2:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002ef4:	f7fe ffa6 	bl	8001e44 <cJSON_GetObjectItem>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	491c      	ldr	r1, [pc, #112]	; (8002f6c <json_input+0xa04>)
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7fe ffa1 	bl	8001e44 <cJSON_GetObjectItem>
 8002f02:	6678      	str	r0, [r7, #100]	; 0x64
				AnalogParamMass = s1->valuestring;
 8002f04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	4a1d      	ldr	r2, [pc, #116]	; (8002f80 <json_input+0xa18>)
 8002f0a:	6013      	str	r3, [r2, #0]
				test = parseValue(AnalogParamMass);
 8002f0c:	4b1c      	ldr	r3, [pc, #112]	; (8002f80 <json_input+0xa18>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7ff fafb 	bl	800250c <parseValue>
 8002f16:	4602      	mov	r2, r0
 8002f18:	4b16      	ldr	r3, [pc, #88]	; (8002f74 <json_input+0xa0c>)
 8002f1a:	601a      	str	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002f22:	e042      	b.n	8002faa <json_input+0xa42>
 8002f24:	200009b4 	.word	0x200009b4
 8002f28:	0801d914 	.word	0x0801d914
 8002f2c:	0801d830 	.word	0x0801d830
 8002f30:	0801d880 	.word	0x0801d880
 8002f34:	0801d888 	.word	0x0801d888
 8002f38:	0801d894 	.word	0x0801d894
 8002f3c:	0801d920 	.word	0x0801d920
 8002f40:	0801d864 	.word	0x0801d864
 8002f44:	20000a0c 	.word	0x20000a0c
 8002f48:	200009d8 	.word	0x200009d8
 8002f4c:	200009f8 	.word	0x200009f8
 8002f50:	200009f0 	.word	0x200009f0
 8002f54:	200009d4 	.word	0x200009d4
 8002f58:	0801d86c 	.word	0x0801d86c
 8002f5c:	20000a10 	.word	0x20000a10
 8002f60:	0801d928 	.word	0x0801d928
 8002f64:	0801d838 	.word	0x0801d838
 8002f68:	0801d938 	.word	0x0801d938
 8002f6c:	0801d940 	.word	0x0801d940
 8002f70:	200009b8 	.word	0x200009b8
 8002f74:	20000a08 	.word	0x20000a08
 8002f78:	20000364 	.word	0x20000364
 8002f7c:	0801d944 	.word	0x0801d944
 8002f80:	200009e4 	.word	0x200009e4
					Status_AIN[i] = (test[i] - 0x30);
 8002f84:	4b45      	ldr	r3, [pc, #276]	; (800309c <json_input+0xb34>)
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002f8c:	4413      	add	r3, r2
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	3b30      	subs	r3, #48	; 0x30
 8002f92:	b2d9      	uxtb	r1, r3
 8002f94:	4a42      	ldr	r2, [pc, #264]	; (80030a0 <json_input+0xb38>)
 8002f96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002f9a:	4413      	add	r3, r2
 8002f9c:	460a      	mov	r2, r1
 8002f9e:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 8002fa0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002faa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002fae:	2b07      	cmp	r3, #7
 8002fb0:	dde8      	ble.n	8002f84 <json_input+0xa1c>
				SEND_str("\n");
 8002fb2:	483c      	ldr	r0, [pc, #240]	; (80030a4 <json_input+0xb3c>)
 8002fb4:	f7fe ff7c 	bl	8001eb0 <SEND_str>
				SEND_str(TYPE);
 8002fb8:	4b3b      	ldr	r3, [pc, #236]	; (80030a8 <json_input+0xb40>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7fe ff77 	bl	8001eb0 <SEND_str>
				SEND_str("\n");
 8002fc2:	4838      	ldr	r0, [pc, #224]	; (80030a4 <json_input+0xb3c>)
 8002fc4:	f7fe ff74 	bl	8001eb0 <SEND_str>
				cJSON_Delete(json);
 8002fc8:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002fca:	f7fe f957 	bl	800127c <cJSON_Delete>
				free(stime);
 8002fce:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002fd0:	f014 ff28 	bl	8017e24 <free>
				free(sInstruction);
 8002fd4:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002fd6:	f014 ff25 	bl	8017e24 <free>
				free(sType);
 8002fda:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002fdc:	f014 ff22 	bl	8017e24 <free>
				free(s1);
 8002fe0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8002fe2:	f014 ff1f 	bl	8017e24 <free>
}
 8002fe6:	e052      	b.n	800308e <json_input+0xb26>
			else if(strcmp(TYPE, "OCD") == 0)
 8002fe8:	4b2f      	ldr	r3, [pc, #188]	; (80030a8 <json_input+0xb40>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	492f      	ldr	r1, [pc, #188]	; (80030ac <json_input+0xb44>)
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7fd f8ee 	bl	80001d0 <strcmp>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d149      	bne.n	800308e <json_input+0xb26>
				cJSON *s1 = cJSON_GetObjectItem(cJSON_GetObjectItem(json, "COMMAND"), "SET");
 8002ffa:	492d      	ldr	r1, [pc, #180]	; (80030b0 <json_input+0xb48>)
 8002ffc:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002ffe:	f7fe ff21 	bl	8001e44 <cJSON_GetObjectItem>
 8003002:	4603      	mov	r3, r0
 8003004:	492b      	ldr	r1, [pc, #172]	; (80030b4 <json_input+0xb4c>)
 8003006:	4618      	mov	r0, r3
 8003008:	f7fe ff1c 	bl	8001e44 <cJSON_GetObjectItem>
 800300c:	66b8      	str	r0, [r7, #104]	; 0x68
				OpenCollectorDrainParamMass = s1->valuestring;
 800300e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	4a29      	ldr	r2, [pc, #164]	; (80030b8 <json_input+0xb50>)
 8003014:	6013      	str	r3, [r2, #0]
				test = parseValue(OpenCollectorDrainParamMass);
 8003016:	4b28      	ldr	r3, [pc, #160]	; (80030b8 <json_input+0xb50>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4618      	mov	r0, r3
 800301c:	f7ff fa76 	bl	800250c <parseValue>
 8003020:	4602      	mov	r2, r0
 8003022:	4b1e      	ldr	r3, [pc, #120]	; (800309c <json_input+0xb34>)
 8003024:	601a      	str	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 8003026:	2300      	movs	r3, #0
 8003028:	67fb      	str	r3, [r7, #124]	; 0x7c
 800302a:	e00e      	b.n	800304a <json_input+0xae2>
					Status_OCD[i] = (test[i] - 0x30);
 800302c:	4b1b      	ldr	r3, [pc, #108]	; (800309c <json_input+0xb34>)
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003032:	4413      	add	r3, r2
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	3b30      	subs	r3, #48	; 0x30
 8003038:	b2d9      	uxtb	r1, r3
 800303a:	4a20      	ldr	r2, [pc, #128]	; (80030bc <json_input+0xb54>)
 800303c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800303e:	4413      	add	r3, r2
 8003040:	460a      	mov	r2, r1
 8003042:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < 8; i++)
 8003044:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003046:	3301      	adds	r3, #1
 8003048:	67fb      	str	r3, [r7, #124]	; 0x7c
 800304a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800304c:	2b07      	cmp	r3, #7
 800304e:	dded      	ble.n	800302c <json_input+0xac4>
				ReWriteOCD();
 8003050:	f001 fb04 	bl	800465c <ReWriteOCD>
				cJSON_Delete(json);
 8003054:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8003056:	f7fe f911 	bl	800127c <cJSON_Delete>
				free(stime);
 800305a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800305c:	f014 fee2 	bl	8017e24 <free>
				free(sInstruction);
 8003060:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8003062:	f014 fedf 	bl	8017e24 <free>
				free(sType);
 8003066:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003068:	f014 fedc 	bl	8017e24 <free>
				free(s1);
 800306c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800306e:	f014 fed9 	bl	8017e24 <free>
}
 8003072:	e00c      	b.n	800308e <json_input+0xb26>
			free(stime);
 8003074:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8003076:	f014 fed5 	bl	8017e24 <free>
			free(sInstruction);
 800307a:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800307c:	f014 fed2 	bl	8017e24 <free>
}
 8003080:	e005      	b.n	800308e <json_input+0xb26>
		cJSON_Delete(json);
 8003082:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8003084:	f7fe f8fa 	bl	800127c <cJSON_Delete>
		free(stime);
 8003088:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800308a:	f014 fecb 	bl	8017e24 <free>
}
 800308e:	bf00      	nop
 8003090:	378c      	adds	r7, #140	; 0x8c
 8003092:	46bd      	mov	sp, r7
 8003094:	ecbd 8b04 	vpop	{d8-d9}
 8003098:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800309a:	bf00      	nop
 800309c:	20000a08 	.word	0x20000a08
 80030a0:	2000035c 	.word	0x2000035c
 80030a4:	0801d86c 	.word	0x0801d86c
 80030a8:	200009b4 	.word	0x200009b4
 80030ac:	0801d94c 	.word	0x0801d94c
 80030b0:	0801d830 	.word	0x0801d830
 80030b4:	0801d940 	.word	0x0801d940
 80030b8:	20000a20 	.word	0x20000a20
 80030bc:	20000374 	.word	0x20000374

080030c0 <CheckReWriteDiDo>:
uint16_t OCD_Pin[8] = {O0_Pin, O1_Pin, O2_Pin, O3_Pin, O4_Pin, O5_Pin, O6_Pin, O7_Pin};

//       
//	*( 1 == 0  3 = 1)     
void CheckReWriteDiDo(void)
{
 80030c0:	b590      	push	{r4, r7, lr}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
	for(int i = 0; i < 8; i++)
 80030c6:	2300      	movs	r3, #0
 80030c8:	607b      	str	r3, [r7, #4]
 80030ca:	e0aa      	b.n	8003222 <CheckReWriteDiDo+0x162>
	{
		if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) != DiDo[i].VAR_IN)
 80030cc:	4959      	ldr	r1, [pc, #356]	; (8003234 <CheckReWriteDiDo+0x174>)
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	6818      	ldr	r0, [r3, #0]
 80030dc:	4955      	ldr	r1, [pc, #340]	; (8003234 <CheckReWriteDiDo+0x174>)
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	4613      	mov	r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4413      	add	r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	440b      	add	r3, r1
 80030ea:	3306      	adds	r3, #6
 80030ec:	881b      	ldrh	r3, [r3, #0]
 80030ee:	4619      	mov	r1, r3
 80030f0:	f005 fd2c 	bl	8008b4c <HAL_GPIO_ReadPin>
 80030f4:	4603      	mov	r3, r0
 80030f6:	4618      	mov	r0, r3
 80030f8:	494e      	ldr	r1, [pc, #312]	; (8003234 <CheckReWriteDiDo+0x174>)
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	4613      	mov	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	4413      	add	r3, r2
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	440b      	add	r3, r1
 8003106:	3304      	adds	r3, #4
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	4298      	cmp	r0, r3
 800310c:	d02d      	beq.n	800316a <CheckReWriteDiDo+0xaa>
		{
			Status_OCD[i] = DiDo[i].VAR_OUT;
 800310e:	4949      	ldr	r1, [pc, #292]	; (8003234 <CheckReWriteDiDo+0x174>)
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	4613      	mov	r3, r2
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	4413      	add	r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	440b      	add	r3, r1
 800311c:	330c      	adds	r3, #12
 800311e:	7819      	ldrb	r1, [r3, #0]
 8003120:	4a45      	ldr	r2, [pc, #276]	; (8003238 <CheckReWriteDiDo+0x178>)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4413      	add	r3, r2
 8003126:	460a      	mov	r2, r1
 8003128:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, DiDo[i].VAR_OUT);
 800312a:	4942      	ldr	r1, [pc, #264]	; (8003234 <CheckReWriteDiDo+0x174>)
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	4613      	mov	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4413      	add	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	440b      	add	r3, r1
 8003138:	3308      	adds	r3, #8
 800313a:	6818      	ldr	r0, [r3, #0]
 800313c:	493d      	ldr	r1, [pc, #244]	; (8003234 <CheckReWriteDiDo+0x174>)
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	4613      	mov	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4413      	add	r3, r2
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	440b      	add	r3, r1
 800314a:	330e      	adds	r3, #14
 800314c:	881c      	ldrh	r4, [r3, #0]
 800314e:	4939      	ldr	r1, [pc, #228]	; (8003234 <CheckReWriteDiDo+0x174>)
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	4613      	mov	r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	4413      	add	r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	330c      	adds	r3, #12
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	461a      	mov	r2, r3
 8003162:	4621      	mov	r1, r4
 8003164:	f005 fd0a 	bl	8008b7c <HAL_GPIO_WritePin>
 8003168:	e058      	b.n	800321c <CheckReWriteDiDo+0x15c>
		}
		else if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) == DiDo[i].VAR_IN)
 800316a:	4932      	ldr	r1, [pc, #200]	; (8003234 <CheckReWriteDiDo+0x174>)
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	4613      	mov	r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	4413      	add	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	440b      	add	r3, r1
 8003178:	6818      	ldr	r0, [r3, #0]
 800317a:	492e      	ldr	r1, [pc, #184]	; (8003234 <CheckReWriteDiDo+0x174>)
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	4613      	mov	r3, r2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	4413      	add	r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	440b      	add	r3, r1
 8003188:	3306      	adds	r3, #6
 800318a:	881b      	ldrh	r3, [r3, #0]
 800318c:	4619      	mov	r1, r3
 800318e:	f005 fcdd 	bl	8008b4c <HAL_GPIO_ReadPin>
 8003192:	4603      	mov	r3, r0
 8003194:	4618      	mov	r0, r3
 8003196:	4927      	ldr	r1, [pc, #156]	; (8003234 <CheckReWriteDiDo+0x174>)
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	4413      	add	r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	3304      	adds	r3, #4
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	4298      	cmp	r0, r3
 80031aa:	d137      	bne.n	800321c <CheckReWriteDiDo+0x15c>
		{
			Status_OCD[i] = !DiDo[i].VAR_OUT;
 80031ac:	4921      	ldr	r1, [pc, #132]	; (8003234 <CheckReWriteDiDo+0x174>)
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	4613      	mov	r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	4413      	add	r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	330c      	adds	r3, #12
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	bf0c      	ite	eq
 80031c2:	2301      	moveq	r3, #1
 80031c4:	2300      	movne	r3, #0
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	4619      	mov	r1, r3
 80031ca:	4a1b      	ldr	r2, [pc, #108]	; (8003238 <CheckReWriteDiDo+0x178>)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4413      	add	r3, r2
 80031d0:	460a      	mov	r2, r1
 80031d2:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, !DiDo[i].VAR_OUT);
 80031d4:	4917      	ldr	r1, [pc, #92]	; (8003234 <CheckReWriteDiDo+0x174>)
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	4613      	mov	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	4413      	add	r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	440b      	add	r3, r1
 80031e2:	3308      	adds	r3, #8
 80031e4:	6818      	ldr	r0, [r3, #0]
 80031e6:	4913      	ldr	r1, [pc, #76]	; (8003234 <CheckReWriteDiDo+0x174>)
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	4613      	mov	r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4413      	add	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	440b      	add	r3, r1
 80031f4:	330e      	adds	r3, #14
 80031f6:	881c      	ldrh	r4, [r3, #0]
 80031f8:	490e      	ldr	r1, [pc, #56]	; (8003234 <CheckReWriteDiDo+0x174>)
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	4613      	mov	r3, r2
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	4413      	add	r3, r2
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	440b      	add	r3, r1
 8003206:	330c      	adds	r3, #12
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	bf0c      	ite	eq
 800320e:	2301      	moveq	r3, #1
 8003210:	2300      	movne	r3, #0
 8003212:	b2db      	uxtb	r3, r3
 8003214:	461a      	mov	r2, r3
 8003216:	4621      	mov	r1, r4
 8003218:	f005 fcb0 	bl	8008b7c <HAL_GPIO_WritePin>
	for(int i = 0; i < 8; i++)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	3301      	adds	r3, #1
 8003220:	607b      	str	r3, [r7, #4]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2b07      	cmp	r3, #7
 8003226:	f77f af51 	ble.w	80030cc <CheckReWriteDiDo+0xc>
		}
	}
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	bd90      	pop	{r4, r7, pc}
 8003232:	bf00      	nop
 8003234:	20000910 	.word	0x20000910
 8003238:	20000374 	.word	0x20000374

0800323c <CheckReWriteVAiDo>:
//       
void CheckReWriteVAiDo(void)
{
 800323c:	b590      	push	{r4, r7, lr}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
	for(int i = 0; i < 4; i++)
 8003242:	2300      	movs	r3, #0
 8003244:	607b      	str	r3, [r7, #4]
 8003246:	e07f      	b.n	8003348 <CheckReWriteVAiDo+0x10c>
	{
		for(int j = 0; j < 8; j++)
 8003248:	2300      	movs	r3, #0
 800324a:	603b      	str	r3, [r7, #0]
 800324c:	e076      	b.n	800333c <CheckReWriteVAiDo+0x100>
		{
			if(VAiDo[i].OCD_Pin == OCD_Pin[j])
 800324e:	4942      	ldr	r1, [pc, #264]	; (8003358 <CheckReWriteVAiDo+0x11c>)
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	4613      	mov	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	4413      	add	r3, r2
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	440b      	add	r3, r1
 800325c:	331e      	adds	r3, #30
 800325e:	881a      	ldrh	r2, [r3, #0]
 8003260:	493e      	ldr	r1, [pc, #248]	; (800335c <CheckReWriteVAiDo+0x120>)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003268:	429a      	cmp	r2, r3
 800326a:	d164      	bne.n	8003336 <CheckReWriteVAiDo+0xfa>
			{
				if((adcValue[i] >= VAiDo[i].RANGE_LOW) && (VAiDo[i].RANGE_HIGH >= adcValue[i]))
 800326c:	4a3c      	ldr	r2, [pc, #240]	; (8003360 <CheckReWriteVAiDo+0x124>)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	00db      	lsls	r3, r3, #3
 8003272:	4413      	add	r3, r2
 8003274:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003278:	4c37      	ldr	r4, [pc, #220]	; (8003358 <CheckReWriteVAiDo+0x11c>)
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	4613      	mov	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	00db      	lsls	r3, r3, #3
 8003284:	4423      	add	r3, r4
 8003286:	3308      	adds	r3, #8
 8003288:	e9d3 3400 	ldrd	r3, r4, [r3]
 800328c:	461a      	mov	r2, r3
 800328e:	4623      	mov	r3, r4
 8003290:	f7fd fc48 	bl	8000b24 <__aeabi_dcmpge>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d032      	beq.n	8003300 <CheckReWriteVAiDo+0xc4>
 800329a:	492f      	ldr	r1, [pc, #188]	; (8003358 <CheckReWriteVAiDo+0x11c>)
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	4613      	mov	r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	4413      	add	r3, r2
 80032a4:	00db      	lsls	r3, r3, #3
 80032a6:	440b      	add	r3, r1
 80032a8:	3310      	adds	r3, #16
 80032aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80032ae:	4a2c      	ldr	r2, [pc, #176]	; (8003360 <CheckReWriteVAiDo+0x124>)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	00db      	lsls	r3, r3, #3
 80032b4:	4413      	add	r3, r2
 80032b6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80032ba:	461a      	mov	r2, r3
 80032bc:	4623      	mov	r3, r4
 80032be:	f7fd fc31 	bl	8000b24 <__aeabi_dcmpge>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d01b      	beq.n	8003300 <CheckReWriteVAiDo+0xc4>
				{
					Status_OCD[j] = 1;
 80032c8:	4a26      	ldr	r2, [pc, #152]	; (8003364 <CheckReWriteVAiDo+0x128>)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	4413      	add	r3, r2
 80032ce:	2201      	movs	r2, #1
 80032d0:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(VAiDo[i].D_OUT, VAiDo[i].OCD_Pin, SET);
 80032d2:	4921      	ldr	r1, [pc, #132]	; (8003358 <CheckReWriteVAiDo+0x11c>)
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	4613      	mov	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	4413      	add	r3, r2
 80032dc:	00db      	lsls	r3, r3, #3
 80032de:	440b      	add	r3, r1
 80032e0:	3318      	adds	r3, #24
 80032e2:	6818      	ldr	r0, [r3, #0]
 80032e4:	491c      	ldr	r1, [pc, #112]	; (8003358 <CheckReWriteVAiDo+0x11c>)
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	4613      	mov	r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	4413      	add	r3, r2
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	440b      	add	r3, r1
 80032f2:	331e      	adds	r3, #30
 80032f4:	881b      	ldrh	r3, [r3, #0]
 80032f6:	2201      	movs	r2, #1
 80032f8:	4619      	mov	r1, r3
 80032fa:	f005 fc3f 	bl	8008b7c <HAL_GPIO_WritePin>
 80032fe:	e01a      	b.n	8003336 <CheckReWriteVAiDo+0xfa>
				}
				else
				{
					Status_OCD[j] = 0;
 8003300:	4a18      	ldr	r2, [pc, #96]	; (8003364 <CheckReWriteVAiDo+0x128>)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	4413      	add	r3, r2
 8003306:	2200      	movs	r2, #0
 8003308:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(VAiDo[i].D_OUT, VAiDo[i].OCD_Pin, RESET);
 800330a:	4913      	ldr	r1, [pc, #76]	; (8003358 <CheckReWriteVAiDo+0x11c>)
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4413      	add	r3, r2
 8003314:	00db      	lsls	r3, r3, #3
 8003316:	440b      	add	r3, r1
 8003318:	3318      	adds	r3, #24
 800331a:	6818      	ldr	r0, [r3, #0]
 800331c:	490e      	ldr	r1, [pc, #56]	; (8003358 <CheckReWriteVAiDo+0x11c>)
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	4613      	mov	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	4413      	add	r3, r2
 8003326:	00db      	lsls	r3, r3, #3
 8003328:	440b      	add	r3, r1
 800332a:	331e      	adds	r3, #30
 800332c:	881b      	ldrh	r3, [r3, #0]
 800332e:	2200      	movs	r2, #0
 8003330:	4619      	mov	r1, r3
 8003332:	f005 fc23 	bl	8008b7c <HAL_GPIO_WritePin>
		for(int j = 0; j < 8; j++)
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	3301      	adds	r3, #1
 800333a:	603b      	str	r3, [r7, #0]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	2b07      	cmp	r3, #7
 8003340:	dd85      	ble.n	800324e <CheckReWriteVAiDo+0x12>
	for(int i = 0; i < 4; i++)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3301      	adds	r3, #1
 8003346:	607b      	str	r3, [r7, #4]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b03      	cmp	r3, #3
 800334c:	f77f af7c 	ble.w	8003248 <CheckReWriteVAiDo+0xc>
				}
			}
		}
	}
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	bd90      	pop	{r4, r7, pc}
 8003358:	20000870 	.word	0x20000870
 800335c:	20000048 	.word	0x20000048
 8003360:	200002f8 	.word	0x200002f8
 8003364:	20000374 	.word	0x20000374

08003368 <CheckReWriteTSiDo>:
//       
void CheckReWriteTSiDo(void)
{
 8003368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800336a:	b089      	sub	sp, #36	; 0x24
 800336c:	af02      	add	r7, sp, #8
	if(OneWire_Test_Flag_Init)
 800336e:	4b80      	ldr	r3, [pc, #512]	; (8003570 <CheckReWriteTSiDo+0x208>)
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d012      	beq.n	800339c <CheckReWriteTSiDo+0x34>
	{
		OneWire_Test_Flag_Init = false;
 8003376:	4b7e      	ldr	r3, [pc, #504]	; (8003570 <CheckReWriteTSiDo+0x208>)
 8003378:	2200      	movs	r2, #0
 800337a:	701a      	strb	r2, [r3, #0]
    	for(uint8_t i = 1; i <= Dev_Cnt; i++)
 800337c:	2301      	movs	r3, #1
 800337e:	75fb      	strb	r3, [r7, #23]
 8003380:	e007      	b.n	8003392 <CheckReWriteTSiDo+0x2a>
    	{
    		sensors_MeasureTemperCmd(NO_SKIP_ROM, i);
 8003382:	7dfb      	ldrb	r3, [r7, #23]
 8003384:	4619      	mov	r1, r3
 8003386:	2001      	movs	r0, #1
 8003388:	f002 fb1c 	bl	80059c4 <sensors_MeasureTemperCmd>
    	for(uint8_t i = 1; i <= Dev_Cnt; i++)
 800338c:	7dfb      	ldrb	r3, [r7, #23]
 800338e:	3301      	adds	r3, #1
 8003390:	75fb      	strb	r3, [r7, #23]
 8003392:	4b78      	ldr	r3, [pc, #480]	; (8003574 <CheckReWriteTSiDo+0x20c>)
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	7dfa      	ldrb	r2, [r7, #23]
 8003398:	429a      	cmp	r2, r3
 800339a:	d9f2      	bls.n	8003382 <CheckReWriteTSiDo+0x1a>
    	}
	}
	if(OneWire_Test_Flag_Read)
 800339c:	4b76      	ldr	r3, [pc, #472]	; (8003578 <CheckReWriteTSiDo+0x210>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	f000 80e1 	beq.w	8003568 <CheckReWriteTSiDo+0x200>
	{
		OneWire_Test_Flag_Read = false;
 80033a6:	4b74      	ldr	r3, [pc, #464]	; (8003578 <CheckReWriteTSiDo+0x210>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	701a      	strb	r2, [r3, #0]
    	for(uint8_t i = 1; i <= Dev_Cnt; i++)
 80033ac:	2301      	movs	r3, #1
 80033ae:	75bb      	strb	r3, [r7, #22]
 80033b0:	e0d4      	b.n	800355c <CheckReWriteTSiDo+0x1f4>
    	{
    		for(uint8_t j = 0; j < 8; j++)
 80033b2:	2300      	movs	r3, #0
 80033b4:	757b      	strb	r3, [r7, #21]
 80033b6:	e0ca      	b.n	800354e <CheckReWriteTSiDo+0x1e6>
    		{
    			if(TSiDo[i-1].OCD_Pin == OCD_Pin[j])
 80033b8:	7dbb      	ldrb	r3, [r7, #22]
 80033ba:	1e5a      	subs	r2, r3, #1
 80033bc:	496f      	ldr	r1, [pc, #444]	; (800357c <CheckReWriteTSiDo+0x214>)
 80033be:	4613      	mov	r3, r2
 80033c0:	00db      	lsls	r3, r3, #3
 80033c2:	1a9b      	subs	r3, r3, r2
 80033c4:	00db      	lsls	r3, r3, #3
 80033c6:	440b      	add	r3, r1
 80033c8:	332e      	adds	r3, #46	; 0x2e
 80033ca:	881a      	ldrh	r2, [r3, #0]
 80033cc:	7d7b      	ldrb	r3, [r7, #21]
 80033ce:	496c      	ldr	r1, [pc, #432]	; (8003580 <CheckReWriteTSiDo+0x218>)
 80033d0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	f040 80b7 	bne.w	8003548 <CheckReWriteTSiDo+0x1e0>
    			{
    				sensors_ReadStratcpad(NO_SKIP_ROM, dt, i);
 80033da:	7dbb      	ldrb	r3, [r7, #22]
 80033dc:	461a      	mov	r2, r3
 80033de:	4969      	ldr	r1, [pc, #420]	; (8003584 <CheckReWriteTSiDo+0x21c>)
 80033e0:	2001      	movs	r0, #1
 80033e2:	f002 fb23 	bl	8005a2c <sensors_ReadStratcpad>
    				raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 80033e6:	4b67      	ldr	r3, [pc, #412]	; (8003584 <CheckReWriteTSiDo+0x21c>)
 80033e8:	785b      	ldrb	r3, [r3, #1]
 80033ea:	021b      	lsls	r3, r3, #8
 80033ec:	b21a      	sxth	r2, r3
 80033ee:	4b65      	ldr	r3, [pc, #404]	; (8003584 <CheckReWriteTSiDo+0x21c>)
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	b21b      	sxth	r3, r3
 80033f4:	4313      	orrs	r3, r2
 80033f6:	b21b      	sxth	r3, r3
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	4b63      	ldr	r3, [pc, #396]	; (8003588 <CheckReWriteTSiDo+0x220>)
 80033fc:	801a      	strh	r2, [r3, #0]
    				if(sensors_GetSign(raw_temper))
 80033fe:	4b62      	ldr	r3, [pc, #392]	; (8003588 <CheckReWriteTSiDo+0x220>)
 8003400:	881b      	ldrh	r3, [r3, #0]
 8003402:	4618      	mov	r0, r3
 8003404:	f002 fb54 	bl	8005ab0 <sensors_GetSign>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <CheckReWriteTSiDo+0xae>
    					c='-';
 800340e:	4b5f      	ldr	r3, [pc, #380]	; (800358c <CheckReWriteTSiDo+0x224>)
 8003410:	222d      	movs	r2, #45	; 0x2d
 8003412:	701a      	strb	r2, [r3, #0]
 8003414:	e002      	b.n	800341c <CheckReWriteTSiDo+0xb4>
    				else
    					c='+';
 8003416:	4b5d      	ldr	r3, [pc, #372]	; (800358c <CheckReWriteTSiDo+0x224>)
 8003418:	222b      	movs	r2, #43	; 0x2b
 800341a:	701a      	strb	r2, [r3, #0]
    				char test[16];
    				temper = sensors_Convert(raw_temper);
 800341c:	4b5a      	ldr	r3, [pc, #360]	; (8003588 <CheckReWriteTSiDo+0x220>)
 800341e:	881b      	ldrh	r3, [r3, #0]
 8003420:	4618      	mov	r0, r3
 8003422:	f002 fb58 	bl	8005ad6 <sensors_Convert>
 8003426:	eef0 7a40 	vmov.f32	s15, s0
 800342a:	4b59      	ldr	r3, [pc, #356]	; (8003590 <CheckReWriteTSiDo+0x228>)
 800342c:	edc3 7a00 	vstr	s15, [r3]
    				sprintf(test, "%d t: %c%.2f\r\n", i, c, temper);
 8003430:	7dbd      	ldrb	r5, [r7, #22]
 8003432:	4b56      	ldr	r3, [pc, #344]	; (800358c <CheckReWriteTSiDo+0x224>)
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	461e      	mov	r6, r3
 8003438:	4b55      	ldr	r3, [pc, #340]	; (8003590 <CheckReWriteTSiDo+0x228>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4618      	mov	r0, r3
 800343e:	f7fd f893 	bl	8000568 <__aeabi_f2d>
 8003442:	4603      	mov	r3, r0
 8003444:	460c      	mov	r4, r1
 8003446:	1d38      	adds	r0, r7, #4
 8003448:	e9cd 3400 	strd	r3, r4, [sp]
 800344c:	4633      	mov	r3, r6
 800344e:	462a      	mov	r2, r5
 8003450:	4950      	ldr	r1, [pc, #320]	; (8003594 <CheckReWriteTSiDo+0x22c>)
 8003452:	f015 fad1 	bl	80189f8 <siprintf>
    				HAL_UART_Transmit(&huart3, (uint8_t*)test, strlen(test), 0x1000);
 8003456:	1d3b      	adds	r3, r7, #4
 8003458:	4618      	mov	r0, r3
 800345a:	f7fc fec3 	bl	80001e4 <strlen>
 800345e:	4603      	mov	r3, r0
 8003460:	b29a      	uxth	r2, r3
 8003462:	1d39      	adds	r1, r7, #4
 8003464:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003468:	484b      	ldr	r0, [pc, #300]	; (8003598 <CheckReWriteTSiDo+0x230>)
 800346a:	f007 ffce 	bl	800b40a <HAL_UART_Transmit>

					if((temper >= TSiDo[i-1].RANGE_TEMP_LOW) && (TSiDo[i-1].RANGE_TEMP_HIGH >= temper))
 800346e:	4b48      	ldr	r3, [pc, #288]	; (8003590 <CheckReWriteTSiDo+0x228>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4618      	mov	r0, r3
 8003474:	f7fd f878 	bl	8000568 <__aeabi_f2d>
 8003478:	4605      	mov	r5, r0
 800347a:	460e      	mov	r6, r1
 800347c:	7dbb      	ldrb	r3, [r7, #22]
 800347e:	1e5a      	subs	r2, r3, #1
 8003480:	493e      	ldr	r1, [pc, #248]	; (800357c <CheckReWriteTSiDo+0x214>)
 8003482:	4613      	mov	r3, r2
 8003484:	00db      	lsls	r3, r3, #3
 8003486:	1a9b      	subs	r3, r3, r2
 8003488:	00db      	lsls	r3, r3, #3
 800348a:	440b      	add	r3, r1
 800348c:	3318      	adds	r3, #24
 800348e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003492:	461a      	mov	r2, r3
 8003494:	4623      	mov	r3, r4
 8003496:	4628      	mov	r0, r5
 8003498:	4631      	mov	r1, r6
 800349a:	f7fd fb43 	bl	8000b24 <__aeabi_dcmpge>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d035      	beq.n	8003510 <CheckReWriteTSiDo+0x1a8>
 80034a4:	7dbb      	ldrb	r3, [r7, #22]
 80034a6:	1e5a      	subs	r2, r3, #1
 80034a8:	4934      	ldr	r1, [pc, #208]	; (800357c <CheckReWriteTSiDo+0x214>)
 80034aa:	4613      	mov	r3, r2
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	1a9b      	subs	r3, r3, r2
 80034b0:	00db      	lsls	r3, r3, #3
 80034b2:	440b      	add	r3, r1
 80034b4:	3320      	adds	r3, #32
 80034b6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80034ba:	4b35      	ldr	r3, [pc, #212]	; (8003590 <CheckReWriteTSiDo+0x228>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fd f852 	bl	8000568 <__aeabi_f2d>
 80034c4:	4602      	mov	r2, r0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4620      	mov	r0, r4
 80034ca:	4629      	mov	r1, r5
 80034cc:	f7fd fb2a 	bl	8000b24 <__aeabi_dcmpge>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d01c      	beq.n	8003510 <CheckReWriteTSiDo+0x1a8>
					{
						Status_OCD[j] = 1;
 80034d6:	7d7b      	ldrb	r3, [r7, #21]
 80034d8:	4a30      	ldr	r2, [pc, #192]	; (800359c <CheckReWriteTSiDo+0x234>)
 80034da:	2101      	movs	r1, #1
 80034dc:	54d1      	strb	r1, [r2, r3]
						HAL_GPIO_WritePin(TSiDo[i-1].D_OUT, TSiDo[i-1].OCD_Pin, SET);
 80034de:	7dbb      	ldrb	r3, [r7, #22]
 80034e0:	1e5a      	subs	r2, r3, #1
 80034e2:	4926      	ldr	r1, [pc, #152]	; (800357c <CheckReWriteTSiDo+0x214>)
 80034e4:	4613      	mov	r3, r2
 80034e6:	00db      	lsls	r3, r3, #3
 80034e8:	1a9b      	subs	r3, r3, r2
 80034ea:	00db      	lsls	r3, r3, #3
 80034ec:	440b      	add	r3, r1
 80034ee:	3328      	adds	r3, #40	; 0x28
 80034f0:	6818      	ldr	r0, [r3, #0]
 80034f2:	7dbb      	ldrb	r3, [r7, #22]
 80034f4:	1e5a      	subs	r2, r3, #1
 80034f6:	4921      	ldr	r1, [pc, #132]	; (800357c <CheckReWriteTSiDo+0x214>)
 80034f8:	4613      	mov	r3, r2
 80034fa:	00db      	lsls	r3, r3, #3
 80034fc:	1a9b      	subs	r3, r3, r2
 80034fe:	00db      	lsls	r3, r3, #3
 8003500:	440b      	add	r3, r1
 8003502:	332e      	adds	r3, #46	; 0x2e
 8003504:	881b      	ldrh	r3, [r3, #0]
 8003506:	2201      	movs	r2, #1
 8003508:	4619      	mov	r1, r3
 800350a:	f005 fb37 	bl	8008b7c <HAL_GPIO_WritePin>
 800350e:	e01b      	b.n	8003548 <CheckReWriteTSiDo+0x1e0>
					}
					else
					{
						Status_OCD[j] = 0;
 8003510:	7d7b      	ldrb	r3, [r7, #21]
 8003512:	4a22      	ldr	r2, [pc, #136]	; (800359c <CheckReWriteTSiDo+0x234>)
 8003514:	2100      	movs	r1, #0
 8003516:	54d1      	strb	r1, [r2, r3]
						HAL_GPIO_WritePin(TSiDo[i-1].D_OUT, TSiDo[i-1].OCD_Pin, RESET);
 8003518:	7dbb      	ldrb	r3, [r7, #22]
 800351a:	1e5a      	subs	r2, r3, #1
 800351c:	4917      	ldr	r1, [pc, #92]	; (800357c <CheckReWriteTSiDo+0x214>)
 800351e:	4613      	mov	r3, r2
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	1a9b      	subs	r3, r3, r2
 8003524:	00db      	lsls	r3, r3, #3
 8003526:	440b      	add	r3, r1
 8003528:	3328      	adds	r3, #40	; 0x28
 800352a:	6818      	ldr	r0, [r3, #0]
 800352c:	7dbb      	ldrb	r3, [r7, #22]
 800352e:	1e5a      	subs	r2, r3, #1
 8003530:	4912      	ldr	r1, [pc, #72]	; (800357c <CheckReWriteTSiDo+0x214>)
 8003532:	4613      	mov	r3, r2
 8003534:	00db      	lsls	r3, r3, #3
 8003536:	1a9b      	subs	r3, r3, r2
 8003538:	00db      	lsls	r3, r3, #3
 800353a:	440b      	add	r3, r1
 800353c:	332e      	adds	r3, #46	; 0x2e
 800353e:	881b      	ldrh	r3, [r3, #0]
 8003540:	2200      	movs	r2, #0
 8003542:	4619      	mov	r1, r3
 8003544:	f005 fb1a 	bl	8008b7c <HAL_GPIO_WritePin>
    		for(uint8_t j = 0; j < 8; j++)
 8003548:	7d7b      	ldrb	r3, [r7, #21]
 800354a:	3301      	adds	r3, #1
 800354c:	757b      	strb	r3, [r7, #21]
 800354e:	7d7b      	ldrb	r3, [r7, #21]
 8003550:	2b07      	cmp	r3, #7
 8003552:	f67f af31 	bls.w	80033b8 <CheckReWriteTSiDo+0x50>
    	for(uint8_t i = 1; i <= Dev_Cnt; i++)
 8003556:	7dbb      	ldrb	r3, [r7, #22]
 8003558:	3301      	adds	r3, #1
 800355a:	75bb      	strb	r3, [r7, #22]
 800355c:	4b05      	ldr	r3, [pc, #20]	; (8003574 <CheckReWriteTSiDo+0x20c>)
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	7dba      	ldrb	r2, [r7, #22]
 8003562:	429a      	cmp	r2, r3
 8003564:	f67f af25 	bls.w	80033b2 <CheckReWriteTSiDo+0x4a>
					}
    			}
    		}
    	}
	}
}
 8003568:	bf00      	nop
 800356a:	371c      	adds	r7, #28
 800356c:	46bd      	mov	sp, r7
 800356e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003570:	2000035a 	.word	0x2000035a
 8003574:	20000a34 	.word	0x20000a34
 8003578:	2000035b 	.word	0x2000035b
 800357c:	200005e8 	.word	0x200005e8
 8003580:	20000048 	.word	0x20000048
 8003584:	20000a28 	.word	0x20000a28
 8003588:	20000a24 	.word	0x20000a24
 800358c:	20000a26 	.word	0x20000a26
 8003590:	20000a30 	.word	0x20000a30
 8003594:	0801d950 	.word	0x0801d950
 8003598:	20000e34 	.word	0x20000e34
 800359c:	20000374 	.word	0x20000374

080035a0 <set_dido>:
// "D_IN" -     
// "VAR_IN" -   
// "D_OUT" -     
// "VAR_OUT" -   
void set_dido(char *D_IN, uint8_t VAR_IN, char *D_OUT, uint8_t VAR_OUT)
{
 80035a0:	b590      	push	{r4, r7, lr}
 80035a2:	b0b3      	sub	sp, #204	; 0xcc
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	607a      	str	r2, [r7, #4]
 80035aa:	461a      	mov	r2, r3
 80035ac:	460b      	mov	r3, r1
 80035ae:	72fb      	strb	r3, [r7, #11]
 80035b0:	4613      	mov	r3, r2
 80035b2:	72bb      	strb	r3, [r7, #10]
	char VHOD[8][10] = {"VHOD1", "VHOD2", "VHOD3", "VHOD4", "VHOD5", "VHOD6", "VHOD7", "VHOD8"};
 80035b4:	4acb      	ldr	r2, [pc, #812]	; (80038e4 <set_dido+0x344>)
 80035b6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80035ba:	4611      	mov	r1, r2
 80035bc:	2250      	movs	r2, #80	; 0x50
 80035be:	4618      	mov	r0, r3
 80035c0:	f014 fc59 	bl	8017e76 <memcpy>
	char VIHOD[8][10] = {"VIHOD1", "VIHOD2", "VIHOD3", "VIHOD4", "VIHOD5", "VIHOD6", "VIHOD7", "VIHOD8"};
 80035c4:	4ac8      	ldr	r2, [pc, #800]	; (80038e8 <set_dido+0x348>)
 80035c6:	f107 0320 	add.w	r3, r7, #32
 80035ca:	4611      	mov	r1, r2
 80035cc:	2250      	movs	r2, #80	; 0x50
 80035ce:	4618      	mov	r0, r3
 80035d0:	f014 fc51 	bl	8017e76 <memcpy>

	uint16_t DIN_Pin[8] = {IN0_Pin, IN1_Pin, IN2_Pin, IN3_Pin, IN4_Pin, IN5_Pin, IN6_Pin, IN7_Pin};
 80035d4:	4bc5      	ldr	r3, [pc, #788]	; (80038ec <set_dido+0x34c>)
 80035d6:	f107 0410 	add.w	r4, r7, #16
 80035da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	for(int i = 0; i < 8; i++)
 80035e0:	2300      	movs	r3, #0
 80035e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80035e6:	e1a2      	b.n	800392e <set_dido+0x38e>
	{
		if(strcmp(D_IN, VHOD[i]) == 0)
 80035e8:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80035ec:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80035f0:	4613      	mov	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4413      	add	r3, r2
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	440b      	add	r3, r1
 80035fa:	4619      	mov	r1, r3
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f7fc fde7 	bl	80001d0 <strcmp>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	f040 818d 	bne.w	8003924 <set_dido+0x384>
		{
			if(DiDo[i].clrFlag != false)
 800360a:	49b9      	ldr	r1, [pc, #740]	; (80038f0 <set_dido+0x350>)
 800360c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003610:	4613      	mov	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	3310      	adds	r3, #16
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d017      	beq.n	8003652 <set_dido+0xb2>
				HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, RESET);
 8003622:	49b3      	ldr	r1, [pc, #716]	; (80038f0 <set_dido+0x350>)
 8003624:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003628:	4613      	mov	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	4413      	add	r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	3308      	adds	r3, #8
 8003634:	6818      	ldr	r0, [r3, #0]
 8003636:	49ae      	ldr	r1, [pc, #696]	; (80038f0 <set_dido+0x350>)
 8003638:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800363c:	4613      	mov	r3, r2
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	4413      	add	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	440b      	add	r3, r1
 8003646:	330e      	adds	r3, #14
 8003648:	881b      	ldrh	r3, [r3, #0]
 800364a:	2200      	movs	r2, #0
 800364c:	4619      	mov	r1, r3
 800364e:	f005 fa95 	bl	8008b7c <HAL_GPIO_WritePin>

			DiDo[i].clrFlag = true;
 8003652:	49a7      	ldr	r1, [pc, #668]	; (80038f0 <set_dido+0x350>)
 8003654:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003658:	4613      	mov	r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	4413      	add	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	440b      	add	r3, r1
 8003662:	3310      	adds	r3, #16
 8003664:	2201      	movs	r2, #1
 8003666:	701a      	strb	r2, [r3, #0]
			DiDo[i].D_IN = pVHOD[i];
 8003668:	4aa2      	ldr	r2, [pc, #648]	; (80038f4 <set_dido+0x354>)
 800366a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800366e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003672:	489f      	ldr	r0, [pc, #636]	; (80038f0 <set_dido+0x350>)
 8003674:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003678:	4613      	mov	r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	4413      	add	r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	4403      	add	r3, r0
 8003682:	6019      	str	r1, [r3, #0]
			DiDo[i].VAR_IN = VAR_IN;
 8003684:	499a      	ldr	r1, [pc, #616]	; (80038f0 <set_dido+0x350>)
 8003686:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800368a:	4613      	mov	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	4413      	add	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	440b      	add	r3, r1
 8003694:	3304      	adds	r3, #4
 8003696:	7afa      	ldrb	r2, [r7, #11]
 8003698:	701a      	strb	r2, [r3, #0]
			DiDo[i].DIN_Pin = DIN_Pin[i];
 800369a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 80036a4:	4413      	add	r3, r2
 80036a6:	f833 0cb8 	ldrh.w	r0, [r3, #-184]
 80036aa:	4991      	ldr	r1, [pc, #580]	; (80038f0 <set_dido+0x350>)
 80036ac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80036b0:	4613      	mov	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4413      	add	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	3306      	adds	r3, #6
 80036bc:	4602      	mov	r2, r0
 80036be:	801a      	strh	r2, [r3, #0]
			for(int j = 0; j < 8; j++)
 80036c0:	2300      	movs	r3, #0
 80036c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80036c6:	e104      	b.n	80038d2 <set_dido+0x332>
			{
				if(strcmp(D_OUT, VIHOD[j]) == 0)
 80036c8:	f107 0120 	add.w	r1, r7, #32
 80036cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80036d0:	4613      	mov	r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	4413      	add	r3, r2
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	440b      	add	r3, r1
 80036da:	4619      	mov	r1, r3
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f7fc fd77 	bl	80001d0 <strcmp>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f040 80ef 	bne.w	80038c8 <set_dido+0x328>
				{
					DiDo[i].D_OUT = pVIHOD[j];
 80036ea:	4a83      	ldr	r2, [pc, #524]	; (80038f8 <set_dido+0x358>)
 80036ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80036f0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80036f4:	487e      	ldr	r0, [pc, #504]	; (80038f0 <set_dido+0x350>)
 80036f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80036fa:	4613      	mov	r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	4413      	add	r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	4403      	add	r3, r0
 8003704:	3308      	adds	r3, #8
 8003706:	6019      	str	r1, [r3, #0]
					DiDo[i].VAR_OUT = VAR_OUT;
 8003708:	4979      	ldr	r1, [pc, #484]	; (80038f0 <set_dido+0x350>)
 800370a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800370e:	4613      	mov	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	4413      	add	r3, r2
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	440b      	add	r3, r1
 8003718:	330c      	adds	r3, #12
 800371a:	7aba      	ldrb	r2, [r7, #10]
 800371c:	701a      	strb	r2, [r3, #0]
					DiDo[i].OCD_Pin = OCD_Pin[j];
 800371e:	4a77      	ldr	r2, [pc, #476]	; (80038fc <set_dido+0x35c>)
 8003720:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003724:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8003728:	4971      	ldr	r1, [pc, #452]	; (80038f0 <set_dido+0x350>)
 800372a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800372e:	4613      	mov	r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	4413      	add	r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	440b      	add	r3, r1
 8003738:	330e      	adds	r3, #14
 800373a:	4602      	mov	r2, r0
 800373c:	801a      	strh	r2, [r3, #0]

					if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) != VAR_IN)	//( 1 == 0  3 = 1)     
 800373e:	496c      	ldr	r1, [pc, #432]	; (80038f0 <set_dido+0x350>)
 8003740:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003744:	4613      	mov	r3, r2
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	4413      	add	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	6818      	ldr	r0, [r3, #0]
 8003750:	4967      	ldr	r1, [pc, #412]	; (80038f0 <set_dido+0x350>)
 8003752:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003756:	4613      	mov	r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	4413      	add	r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	440b      	add	r3, r1
 8003760:	3306      	adds	r3, #6
 8003762:	881b      	ldrh	r3, [r3, #0]
 8003764:	4619      	mov	r1, r3
 8003766:	f005 f9f1 	bl	8008b4c <HAL_GPIO_ReadPin>
 800376a:	4603      	mov	r3, r0
 800376c:	461a      	mov	r2, r3
 800376e:	7afb      	ldrb	r3, [r7, #11]
 8003770:	4293      	cmp	r3, r2
 8003772:	d021      	beq.n	80037b8 <set_dido+0x218>
					{
						Status_OCD[j] = VAR_OUT;
 8003774:	4a62      	ldr	r2, [pc, #392]	; (8003900 <set_dido+0x360>)
 8003776:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800377a:	4413      	add	r3, r2
 800377c:	7aba      	ldrb	r2, [r7, #10]
 800377e:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, VAR_OUT);
 8003780:	495b      	ldr	r1, [pc, #364]	; (80038f0 <set_dido+0x350>)
 8003782:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003786:	4613      	mov	r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	4413      	add	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	3308      	adds	r3, #8
 8003792:	6818      	ldr	r0, [r3, #0]
 8003794:	4956      	ldr	r1, [pc, #344]	; (80038f0 <set_dido+0x350>)
 8003796:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800379a:	4613      	mov	r3, r2
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	4413      	add	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	440b      	add	r3, r1
 80037a4:	330e      	adds	r3, #14
 80037a6:	881b      	ldrh	r3, [r3, #0]
 80037a8:	7aba      	ldrb	r2, [r7, #10]
 80037aa:	4619      	mov	r1, r3
 80037ac:	f005 f9e6 	bl	8008b7c <HAL_GPIO_WritePin>
						SEND_str("success...\n");
 80037b0:	4854      	ldr	r0, [pc, #336]	; (8003904 <set_dido+0x364>)
 80037b2:	f7fe fb7d 	bl	8001eb0 <SEND_str>
 80037b6:	e047      	b.n	8003848 <set_dido+0x2a8>
					}
					else if(HAL_GPIO_ReadPin(DiDo[i].D_IN, DiDo[i].DIN_Pin) == VAR_IN)
 80037b8:	494d      	ldr	r1, [pc, #308]	; (80038f0 <set_dido+0x350>)
 80037ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037be:	4613      	mov	r3, r2
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	4413      	add	r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	440b      	add	r3, r1
 80037c8:	6818      	ldr	r0, [r3, #0]
 80037ca:	4949      	ldr	r1, [pc, #292]	; (80038f0 <set_dido+0x350>)
 80037cc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037d0:	4613      	mov	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	4413      	add	r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	3306      	adds	r3, #6
 80037dc:	881b      	ldrh	r3, [r3, #0]
 80037de:	4619      	mov	r1, r3
 80037e0:	f005 f9b4 	bl	8008b4c <HAL_GPIO_ReadPin>
 80037e4:	4603      	mov	r3, r0
 80037e6:	461a      	mov	r2, r3
 80037e8:	7afb      	ldrb	r3, [r7, #11]
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d12c      	bne.n	8003848 <set_dido+0x2a8>
					{
						Status_OCD[j] = !VAR_OUT;
 80037ee:	7abb      	ldrb	r3, [r7, #10]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	bf0c      	ite	eq
 80037f4:	2301      	moveq	r3, #1
 80037f6:	2300      	movne	r3, #0
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	4619      	mov	r1, r3
 80037fc:	4a40      	ldr	r2, [pc, #256]	; (8003900 <set_dido+0x360>)
 80037fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003802:	4413      	add	r3, r2
 8003804:	460a      	mov	r2, r1
 8003806:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(DiDo[i].D_OUT, DiDo[i].OCD_Pin, !VAR_OUT);
 8003808:	4939      	ldr	r1, [pc, #228]	; (80038f0 <set_dido+0x350>)
 800380a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800380e:	4613      	mov	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4413      	add	r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	440b      	add	r3, r1
 8003818:	3308      	adds	r3, #8
 800381a:	6818      	ldr	r0, [r3, #0]
 800381c:	4934      	ldr	r1, [pc, #208]	; (80038f0 <set_dido+0x350>)
 800381e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003822:	4613      	mov	r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4413      	add	r3, r2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	440b      	add	r3, r1
 800382c:	330e      	adds	r3, #14
 800382e:	8819      	ldrh	r1, [r3, #0]
 8003830:	7abb      	ldrb	r3, [r7, #10]
 8003832:	2b00      	cmp	r3, #0
 8003834:	bf0c      	ite	eq
 8003836:	2301      	moveq	r3, #1
 8003838:	2300      	movne	r3, #0
 800383a:	b2db      	uxtb	r3, r3
 800383c:	461a      	mov	r2, r3
 800383e:	f005 f99d 	bl	8008b7c <HAL_GPIO_WritePin>
						SEND_str("miss...\n");
 8003842:	4831      	ldr	r0, [pc, #196]	; (8003908 <set_dido+0x368>)
 8003844:	f7fe fb34 	bl	8001eb0 <SEND_str>
					}

					//For Debug:
					//------------------------------------------------
					if(DiDo[i].D_IN == VHOD1)
 8003848:	4929      	ldr	r1, [pc, #164]	; (80038f0 <set_dido+0x350>)
 800384a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800384e:	4613      	mov	r3, r2
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	4413      	add	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	440b      	add	r3, r1
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a2c      	ldr	r2, [pc, #176]	; (800390c <set_dido+0x36c>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d102      	bne.n	8003866 <set_dido+0x2c6>
						SEND_str("1 - success...\n");
 8003860:	482b      	ldr	r0, [pc, #172]	; (8003910 <set_dido+0x370>)
 8003862:	f7fe fb25 	bl	8001eb0 <SEND_str>
					if(DiDo[i].VAR_IN == VAR_IN)
 8003866:	4922      	ldr	r1, [pc, #136]	; (80038f0 <set_dido+0x350>)
 8003868:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800386c:	4613      	mov	r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	4413      	add	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	440b      	add	r3, r1
 8003876:	3304      	adds	r3, #4
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	7afa      	ldrb	r2, [r7, #11]
 800387c:	429a      	cmp	r2, r3
 800387e:	d102      	bne.n	8003886 <set_dido+0x2e6>
						SEND_str("2 - success...\n");
 8003880:	4824      	ldr	r0, [pc, #144]	; (8003914 <set_dido+0x374>)
 8003882:	f7fe fb15 	bl	8001eb0 <SEND_str>
					if(DiDo[i].D_OUT == VIHOD3)
 8003886:	491a      	ldr	r1, [pc, #104]	; (80038f0 <set_dido+0x350>)
 8003888:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800388c:	4613      	mov	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	4413      	add	r3, r2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	440b      	add	r3, r1
 8003896:	3308      	adds	r3, #8
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a1f      	ldr	r2, [pc, #124]	; (8003918 <set_dido+0x378>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d102      	bne.n	80038a6 <set_dido+0x306>
						SEND_str("3 - success...\n");
 80038a0:	481e      	ldr	r0, [pc, #120]	; (800391c <set_dido+0x37c>)
 80038a2:	f7fe fb05 	bl	8001eb0 <SEND_str>
					if(DiDo[i].VAR_OUT == VAR_OUT)
 80038a6:	4912      	ldr	r1, [pc, #72]	; (80038f0 <set_dido+0x350>)
 80038a8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038ac:	4613      	mov	r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	4413      	add	r3, r2
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	440b      	add	r3, r1
 80038b6:	330c      	adds	r3, #12
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	7aba      	ldrb	r2, [r7, #10]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d10e      	bne.n	80038de <set_dido+0x33e>
						SEND_str("4 - success...\n");
 80038c0:	4817      	ldr	r0, [pc, #92]	; (8003920 <set_dido+0x380>)
 80038c2:	f7fe faf5 	bl	8001eb0 <SEND_str>
					//------------------------------------------------

					break;
 80038c6:	e00a      	b.n	80038de <set_dido+0x33e>
			for(int j = 0; j < 8; j++)
 80038c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80038cc:	3301      	adds	r3, #1
 80038ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80038d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80038d6:	2b07      	cmp	r3, #7
 80038d8:	f77f aef6 	ble.w	80036c8 <set_dido+0x128>
				}
			}
			break;
 80038dc:	e02c      	b.n	8003938 <set_dido+0x398>
					break;
 80038de:	bf00      	nop
			break;
 80038e0:	e02a      	b.n	8003938 <set_dido+0x398>
 80038e2:	bf00      	nop
 80038e4:	0801d9b8 	.word	0x0801d9b8
 80038e8:	0801da08 	.word	0x0801da08
 80038ec:	0801da58 	.word	0x0801da58
 80038f0:	20000910 	.word	0x20000910
 80038f4:	20000008 	.word	0x20000008
 80038f8:	20000028 	.word	0x20000028
 80038fc:	20000048 	.word	0x20000048
 8003900:	20000374 	.word	0x20000374
 8003904:	0801d960 	.word	0x0801d960
 8003908:	0801d96c 	.word	0x0801d96c
 800390c:	40020c00 	.word	0x40020c00
 8003910:	0801d978 	.word	0x0801d978
 8003914:	0801d988 	.word	0x0801d988
 8003918:	40020400 	.word	0x40020400
 800391c:	0801d998 	.word	0x0801d998
 8003920:	0801d9a8 	.word	0x0801d9a8
	for(int i = 0; i < 8; i++)
 8003924:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003928:	3301      	adds	r3, #1
 800392a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800392e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003932:	2b07      	cmp	r3, #7
 8003934:	f77f ae58 	ble.w	80035e8 <set_dido+0x48>
		}
	}
}
 8003938:	bf00      	nop
 800393a:	37cc      	adds	r7, #204	; 0xcc
 800393c:	46bd      	mov	sp, r7
 800393e:	bd90      	pop	{r4, r7, pc}

08003940 <set_vaido>:
// "RANGE_LOW" -   
// "RANGE_HIGH" -   
// "D_OUT" -     
// "VAR_OUT" -   
void set_vaido(char *A_IN, double RANGE_LOW, double RANGE_HIGH, char *D_OUT, uint8_t VAR_OUT)
{
 8003940:	b5b0      	push	{r4, r5, r7, lr}
 8003942:	b0b2      	sub	sp, #200	; 0xc8
 8003944:	af00      	add	r7, sp, #0
 8003946:	61f8      	str	r0, [r7, #28]
 8003948:	ed87 0b04 	vstr	d0, [r7, #16]
 800394c:	ed87 1b02 	vstr	d1, [r7, #8]
 8003950:	61b9      	str	r1, [r7, #24]
 8003952:	4613      	mov	r3, r2
 8003954:	71fb      	strb	r3, [r7, #7]
	char VHOD[4][10] = {"VHOD1", "VHOD2", "VHOD3", "VHOD4"};
 8003956:	4b96      	ldr	r3, [pc, #600]	; (8003bb0 <set_vaido+0x270>)
 8003958:	f107 0498 	add.w	r4, r7, #152	; 0x98
 800395c:	461d      	mov	r5, r3
 800395e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003960:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003962:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003964:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003966:	e895 0003 	ldmia.w	r5, {r0, r1}
 800396a:	e884 0003 	stmia.w	r4, {r0, r1}
	char VIHOD[8][10] = {"VIHOD1", "VIHOD2", "VIHOD3", "VIHOD4", "VIHOD5", "VIHOD6", "VIHOD7", "VIHOD8"};
 800396e:	4a91      	ldr	r2, [pc, #580]	; (8003bb4 <set_vaido+0x274>)
 8003970:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003974:	4611      	mov	r1, r2
 8003976:	2250      	movs	r2, #80	; 0x50
 8003978:	4618      	mov	r0, r3
 800397a:	f014 fa7c 	bl	8017e76 <memcpy>

	uint8_t pVHOD[4] = {ADC1_IN3, ADC1_IN4, ADC1_IN5, ADC1_IN6};
 800397e:	4b8e      	ldr	r3, [pc, #568]	; (8003bb8 <set_vaido+0x278>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	647b      	str	r3, [r7, #68]	; 0x44

	for(int i = 0; i < 4; i++)
 8003984:	2300      	movs	r3, #0
 8003986:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800398a:	e108      	b.n	8003b9e <set_vaido+0x25e>
	{
		if(strcmp(A_IN, VHOD[i]) == 0)
 800398c:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8003990:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003994:	4613      	mov	r3, r2
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	4413      	add	r3, r2
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	440b      	add	r3, r1
 800399e:	4619      	mov	r1, r3
 80039a0:	69f8      	ldr	r0, [r7, #28]
 80039a2:	f7fc fc15 	bl	80001d0 <strcmp>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f040 80f3 	bne.w	8003b94 <set_vaido+0x254>
		{
			if(VAiDo[i].clrFlag != false)
 80039ae:	4983      	ldr	r1, [pc, #524]	; (8003bbc <set_vaido+0x27c>)
 80039b0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039b4:	4613      	mov	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	4413      	add	r3, r2
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	440b      	add	r3, r1
 80039be:	3320      	adds	r3, #32
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d017      	beq.n	80039f6 <set_vaido+0xb6>
				HAL_GPIO_WritePin(VAiDo[i].D_OUT, VAiDo[i].OCD_Pin, RESET);
 80039c6:	497d      	ldr	r1, [pc, #500]	; (8003bbc <set_vaido+0x27c>)
 80039c8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039cc:	4613      	mov	r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	4413      	add	r3, r2
 80039d2:	00db      	lsls	r3, r3, #3
 80039d4:	440b      	add	r3, r1
 80039d6:	3318      	adds	r3, #24
 80039d8:	6818      	ldr	r0, [r3, #0]
 80039da:	4978      	ldr	r1, [pc, #480]	; (8003bbc <set_vaido+0x27c>)
 80039dc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039e0:	4613      	mov	r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	4413      	add	r3, r2
 80039e6:	00db      	lsls	r3, r3, #3
 80039e8:	440b      	add	r3, r1
 80039ea:	331e      	adds	r3, #30
 80039ec:	881b      	ldrh	r3, [r3, #0]
 80039ee:	2200      	movs	r2, #0
 80039f0:	4619      	mov	r1, r3
 80039f2:	f005 f8c3 	bl	8008b7c <HAL_GPIO_WritePin>

			VAiDo[i].clrFlag = true;
 80039f6:	4971      	ldr	r1, [pc, #452]	; (8003bbc <set_vaido+0x27c>)
 80039f8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039fc:	4613      	mov	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	440b      	add	r3, r1
 8003a06:	3320      	adds	r3, #32
 8003a08:	2201      	movs	r2, #1
 8003a0a:	701a      	strb	r2, [r3, #0]
			VAiDo[i].A_IN = pVHOD[i];
 8003a0c:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8003a10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a14:	4413      	add	r3, r2
 8003a16:	7818      	ldrb	r0, [r3, #0]
 8003a18:	4968      	ldr	r1, [pc, #416]	; (8003bbc <set_vaido+0x27c>)
 8003a1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a1e:	4613      	mov	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	4413      	add	r3, r2
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	440b      	add	r3, r1
 8003a28:	4602      	mov	r2, r0
 8003a2a:	701a      	strb	r2, [r3, #0]
			VAiDo[i].RANGE_LOW = RANGE_LOW;
 8003a2c:	4963      	ldr	r1, [pc, #396]	; (8003bbc <set_vaido+0x27c>)
 8003a2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a32:	4613      	mov	r3, r2
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	4413      	add	r3, r2
 8003a38:	00db      	lsls	r3, r3, #3
 8003a3a:	440b      	add	r3, r1
 8003a3c:	f103 0208 	add.w	r2, r3, #8
 8003a40:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003a44:	e9c2 3400 	strd	r3, r4, [r2]
			VAiDo[i].RANGE_HIGH = RANGE_HIGH;
 8003a48:	495c      	ldr	r1, [pc, #368]	; (8003bbc <set_vaido+0x27c>)
 8003a4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a4e:	4613      	mov	r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	4413      	add	r3, r2
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	440b      	add	r3, r1
 8003a58:	f103 0210 	add.w	r2, r3, #16
 8003a5c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003a60:	e9c2 3400 	strd	r3, r4, [r2]
			//DiDo[i].DIN_Pin = DIN_Pin[i];
			for(int j = 0; j < 8; j++)
 8003a64:	2300      	movs	r3, #0
 8003a66:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a6a:	e08d      	b.n	8003b88 <set_vaido+0x248>
			{
				if(strcmp(D_OUT, VIHOD[j]) == 0)
 8003a6c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8003a70:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003a74:	4613      	mov	r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	440b      	add	r3, r1
 8003a7e:	4619      	mov	r1, r3
 8003a80:	69b8      	ldr	r0, [r7, #24]
 8003a82:	f7fc fba5 	bl	80001d0 <strcmp>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d178      	bne.n	8003b7e <set_vaido+0x23e>
				{
					VAiDo[i].D_OUT = pVIHOD[j];
 8003a8c:	4a4c      	ldr	r2, [pc, #304]	; (8003bc0 <set_vaido+0x280>)
 8003a8e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a92:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003a96:	4849      	ldr	r0, [pc, #292]	; (8003bbc <set_vaido+0x27c>)
 8003a98:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	00db      	lsls	r3, r3, #3
 8003aa4:	4403      	add	r3, r0
 8003aa6:	3318      	adds	r3, #24
 8003aa8:	6019      	str	r1, [r3, #0]
					VAiDo[i].VAR_OUT = VAR_OUT;
 8003aaa:	4944      	ldr	r1, [pc, #272]	; (8003bbc <set_vaido+0x27c>)
 8003aac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	4413      	add	r3, r2
 8003ab6:	00db      	lsls	r3, r3, #3
 8003ab8:	440b      	add	r3, r1
 8003aba:	331c      	adds	r3, #28
 8003abc:	79fa      	ldrb	r2, [r7, #7]
 8003abe:	701a      	strb	r2, [r3, #0]
					VAiDo[i].OCD_Pin = OCD_Pin[j];
 8003ac0:	4a40      	ldr	r2, [pc, #256]	; (8003bc4 <set_vaido+0x284>)
 8003ac2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003ac6:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8003aca:	493c      	ldr	r1, [pc, #240]	; (8003bbc <set_vaido+0x27c>)
 8003acc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	4413      	add	r3, r2
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	440b      	add	r3, r1
 8003ada:	331e      	adds	r3, #30
 8003adc:	4602      	mov	r2, r0
 8003ade:	801a      	strh	r2, [r3, #0]

					//For Debug:
					//------------------------------------------------
					char Buff[32];
					SEND_str("SET VALUE: ");
 8003ae0:	4839      	ldr	r0, [pc, #228]	; (8003bc8 <set_vaido+0x288>)
 8003ae2:	f7fe f9e5 	bl	8001eb0 <SEND_str>
					sprintf(Buff, "%.3f", adcValue[i]);
 8003ae6:	4a39      	ldr	r2, [pc, #228]	; (8003bcc <set_vaido+0x28c>)
 8003ae8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	4413      	add	r3, r2
 8003af0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003af4:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003af8:	461a      	mov	r2, r3
 8003afa:	4623      	mov	r3, r4
 8003afc:	4934      	ldr	r1, [pc, #208]	; (8003bd0 <set_vaido+0x290>)
 8003afe:	f014 ff7b 	bl	80189f8 <siprintf>
					SEND_str(Buff);
 8003b02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7fe f9d2 	bl	8001eb0 <SEND_str>
					SEND_str("\nRANGE_LOW: ");
 8003b0c:	4831      	ldr	r0, [pc, #196]	; (8003bd4 <set_vaido+0x294>)
 8003b0e:	f7fe f9cf 	bl	8001eb0 <SEND_str>
					sprintf(Buff, "%.3f", VAiDo[i].RANGE_LOW);
 8003b12:	492a      	ldr	r1, [pc, #168]	; (8003bbc <set_vaido+0x27c>)
 8003b14:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b18:	4613      	mov	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	4413      	add	r3, r2
 8003b1e:	00db      	lsls	r3, r3, #3
 8003b20:	440b      	add	r3, r1
 8003b22:	3308      	adds	r3, #8
 8003b24:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003b28:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	4623      	mov	r3, r4
 8003b30:	4927      	ldr	r1, [pc, #156]	; (8003bd0 <set_vaido+0x290>)
 8003b32:	f014 ff61 	bl	80189f8 <siprintf>
					SEND_str(Buff);
 8003b36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fe f9b8 	bl	8001eb0 <SEND_str>
					SEND_str("\nRANGE_HIGH: ");
 8003b40:	4825      	ldr	r0, [pc, #148]	; (8003bd8 <set_vaido+0x298>)
 8003b42:	f7fe f9b5 	bl	8001eb0 <SEND_str>
					sprintf(Buff, "%.3f", VAiDo[i].RANGE_HIGH);
 8003b46:	491d      	ldr	r1, [pc, #116]	; (8003bbc <set_vaido+0x27c>)
 8003b48:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	440b      	add	r3, r1
 8003b56:	3310      	adds	r3, #16
 8003b58:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003b5c:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003b60:	461a      	mov	r2, r3
 8003b62:	4623      	mov	r3, r4
 8003b64:	491a      	ldr	r1, [pc, #104]	; (8003bd0 <set_vaido+0x290>)
 8003b66:	f014 ff47 	bl	80189f8 <siprintf>
					SEND_str(Buff);
 8003b6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7fe f99e 	bl	8001eb0 <SEND_str>
					SEND_str("\n");
 8003b74:	4819      	ldr	r0, [pc, #100]	; (8003bdc <set_vaido+0x29c>)
 8003b76:	f7fe f99b 	bl	8001eb0 <SEND_str>
					//------------------------------------------------

					break;
 8003b7a:	bf00      	nop
				}
			}
			break;
 8003b7c:	e014      	b.n	8003ba8 <set_vaido+0x268>
			for(int j = 0; j < 8; j++)
 8003b7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003b82:	3301      	adds	r3, #1
 8003b84:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003b88:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003b8c:	2b07      	cmp	r3, #7
 8003b8e:	f77f af6d 	ble.w	8003a6c <set_vaido+0x12c>
			break;
 8003b92:	e009      	b.n	8003ba8 <set_vaido+0x268>
	for(int i = 0; i < 4; i++)
 8003b94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b98:	3301      	adds	r3, #1
 8003b9a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003b9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ba2:	2b03      	cmp	r3, #3
 8003ba4:	f77f aef2 	ble.w	800398c <set_vaido+0x4c>
		}
	}
}
 8003ba8:	bf00      	nop
 8003baa:	37c8      	adds	r7, #200	; 0xc8
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bdb0      	pop	{r4, r5, r7, pc}
 8003bb0:	0801daa0 	.word	0x0801daa0
 8003bb4:	0801da08 	.word	0x0801da08
 8003bb8:	0801dac8 	.word	0x0801dac8
 8003bbc:	20000870 	.word	0x20000870
 8003bc0:	20000028 	.word	0x20000028
 8003bc4:	20000048 	.word	0x20000048
 8003bc8:	0801da68 	.word	0x0801da68
 8003bcc:	200002f8 	.word	0x200002f8
 8003bd0:	0801da74 	.word	0x0801da74
 8003bd4:	0801da7c 	.word	0x0801da7c
 8003bd8:	0801da8c 	.word	0x0801da8c
 8003bdc:	0801da9c 	.word	0x0801da9c

08003be0 <set_pwm>:
//     
// "PWM_OUT" -     
// "D_CYCLE" -   
void set_pwm(char *PWM_OUT, uint32_t D_CYCLE)
{
 8003be0:	b5b0      	push	{r4, r5, r7, lr}
 8003be2:	b094      	sub	sp, #80	; 0x50
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
	char PVIHOD[4][5] = {"PWM1", "PWM2", "PWM3", "PWM4"};
 8003bea:	4b4b      	ldr	r3, [pc, #300]	; (8003d18 <set_pwm+0x138>)
 8003bec:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8003bf0:	461d      	mov	r5, r3
 8003bf2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bf4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bf6:	682b      	ldr	r3, [r5, #0]
 8003bf8:	6023      	str	r3, [r4, #0]
	uint32_t PWM_Channel[4] = {TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3, TIM_CHANNEL_4};
 8003bfa:	4b48      	ldr	r3, [pc, #288]	; (8003d1c <set_pwm+0x13c>)
 8003bfc:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8003c00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c02:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	for(int i = 0; i < 4; i++)
 8003c06:	2300      	movs	r3, #0
 8003c08:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c0a:	e07d      	b.n	8003d08 <set_pwm+0x128>
	{
		if(strcmp(PWM_OUT, PVIHOD[i]) == 0)
 8003c0c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003c10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c12:	4613      	mov	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	440b      	add	r3, r1
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f7fc fad7 	bl	80001d0 <strcmp>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d16c      	bne.n	8003d02 <set_pwm+0x122>
		{
			if(PWM[i].clrFlag != false)
 8003c28:	4a3d      	ldr	r2, [pc, #244]	; (8003d20 <set_pwm+0x140>)
 8003c2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c2c:	00db      	lsls	r3, r3, #3
 8003c2e:	4413      	add	r3, r2
 8003c30:	799b      	ldrb	r3, [r3, #6]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00b      	beq.n	8003c4e <set_pwm+0x6e>
				HAL_TIM_PWM_Start_DMA(&htim3, PWM_Channel[i], 0, 1);
 8003c36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003c3e:	4413      	add	r3, r2
 8003c40:	f853 1c28 	ldr.w	r1, [r3, #-40]
 8003c44:	2301      	movs	r3, #1
 8003c46:	2200      	movs	r2, #0
 8003c48:	4836      	ldr	r0, [pc, #216]	; (8003d24 <set_pwm+0x144>)
 8003c4a:	f006 fc8d 	bl	800a568 <HAL_TIM_PWM_Start_DMA>

			PWM[i].clrFlag = true;
 8003c4e:	4a34      	ldr	r2, [pc, #208]	; (8003d20 <set_pwm+0x140>)
 8003c50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c52:	00db      	lsls	r3, r3, #3
 8003c54:	4413      	add	r3, r2
 8003c56:	2201      	movs	r2, #1
 8003c58:	719a      	strb	r2, [r3, #6]
			PWM[i].PWM_Channel = PWM_Channel[i];
 8003c5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003c62:	4413      	add	r3, r2
 8003c64:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8003c68:	492d      	ldr	r1, [pc, #180]	; (8003d20 <set_pwm+0x140>)
 8003c6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c6c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			PWM[i].D_CYCLE[0] = (D_CYCLE * 100);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	461a      	mov	r2, r3
 8003c76:	0092      	lsls	r2, r2, #2
 8003c78:	4413      	add	r3, r2
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	0091      	lsls	r1, r2, #2
 8003c7e:	461a      	mov	r2, r3
 8003c80:	460b      	mov	r3, r1
 8003c82:	4413      	add	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	b299      	uxth	r1, r3
 8003c88:	4a25      	ldr	r2, [pc, #148]	; (8003d20 <set_pwm+0x140>)
 8003c8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c8c:	00db      	lsls	r3, r3, #3
 8003c8e:	4413      	add	r3, r2
 8003c90:	460a      	mov	r2, r1
 8003c92:	809a      	strh	r2, [r3, #4]
			HAL_TIM_PWM_Start_DMA(&htim3, PWM_Channel[i], (uint32_t*)PWM[i].D_CYCLE, 1);
 8003c94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003c9c:	4413      	add	r3, r2
 8003c9e:	f853 1c28 	ldr.w	r1, [r3, #-40]
 8003ca2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4a1e      	ldr	r2, [pc, #120]	; (8003d20 <set_pwm+0x140>)
 8003ca8:	4413      	add	r3, r2
 8003caa:	1d1a      	adds	r2, r3, #4
 8003cac:	2301      	movs	r3, #1
 8003cae:	481d      	ldr	r0, [pc, #116]	; (8003d24 <set_pwm+0x144>)
 8003cb0:	f006 fc5a 	bl	800a568 <HAL_TIM_PWM_Start_DMA>

			//For Debug:
			//------------------------------------------------
			char Buff[32];
			SEND_str("PWM_OUT: ");
 8003cb4:	481c      	ldr	r0, [pc, #112]	; (8003d28 <set_pwm+0x148>)
 8003cb6:	f7fe f8fb 	bl	8001eb0 <SEND_str>
			SEND_str(PVIHOD[i]);
 8003cba:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003cbe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	4413      	add	r3, r2
 8003cc6:	440b      	add	r3, r1
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7fe f8f1 	bl	8001eb0 <SEND_str>
			SEND_str("\n");
 8003cce:	4817      	ldr	r0, [pc, #92]	; (8003d2c <set_pwm+0x14c>)
 8003cd0:	f7fe f8ee 	bl	8001eb0 <SEND_str>
			SEND_str("DUTY_CYCLE: ");
 8003cd4:	4816      	ldr	r0, [pc, #88]	; (8003d30 <set_pwm+0x150>)
 8003cd6:	f7fe f8eb 	bl	8001eb0 <SEND_str>
			sprintf(Buff, "%d", D_CYCLE);
 8003cda:	f107 0308 	add.w	r3, r7, #8
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	4914      	ldr	r1, [pc, #80]	; (8003d34 <set_pwm+0x154>)
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f014 fe88 	bl	80189f8 <siprintf>
			SEND_str(Buff);
 8003ce8:	f107 0308 	add.w	r3, r7, #8
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7fe f8df 	bl	8001eb0 <SEND_str>
			SEND_str("%");
 8003cf2:	4811      	ldr	r0, [pc, #68]	; (8003d38 <set_pwm+0x158>)
 8003cf4:	f7fe f8dc 	bl	8001eb0 <SEND_str>
			SEND_str("\n");
 8003cf8:	480c      	ldr	r0, [pc, #48]	; (8003d2c <set_pwm+0x14c>)
 8003cfa:	f7fe f8d9 	bl	8001eb0 <SEND_str>
			//------------------------------------------------

			break;
 8003cfe:	bf00      	nop
 8003d00:	e006      	b.n	8003d10 <set_pwm+0x130>
	for(int i = 0; i < 4; i++)
 8003d02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d04:	3301      	adds	r3, #1
 8003d06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d0a:	2b03      	cmp	r3, #3
 8003d0c:	f77f af7e 	ble.w	8003c0c <set_pwm+0x2c>
		}
	}
}
 8003d10:	bf00      	nop
 8003d12:	3750      	adds	r7, #80	; 0x50
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bdb0      	pop	{r4, r5, r7, pc}
 8003d18:	0801daf0 	.word	0x0801daf0
 8003d1c:	0801db04 	.word	0x0801db04
 8003d20:	20000850 	.word	0x20000850
 8003d24:	20000c94 	.word	0x20000c94
 8003d28:	0801dacc 	.word	0x0801dacc
 8003d2c:	0801da9c 	.word	0x0801da9c
 8003d30:	0801dad8 	.word	0x0801dad8
 8003d34:	0801dae8 	.word	0x0801dae8
 8003d38:	0801daec 	.word	0x0801daec

08003d3c <set_temperature>:
// "RANGE_TEMP_LOW" -    
// "RANGE_TEMP_HIGH" -    
// "D_OUT" -     
// "VAR_OUT" -   
void set_temperature(char *ROM_RAW, double RANGE_TEMP_LOW, double RANGE_TEMP_HIGH, char *D_OUT, uint8_t VAR_OUT)
{
 8003d3c:	b590      	push	{r4, r7, lr}
 8003d3e:	b0a9      	sub	sp, #164	; 0xa4
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	61f8      	str	r0, [r7, #28]
 8003d44:	ed87 0b04 	vstr	d0, [r7, #16]
 8003d48:	ed87 1b02 	vstr	d1, [r7, #8]
 8003d4c:	61b9      	str	r1, [r7, #24]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	71fb      	strb	r3, [r7, #7]
	char VIHOD[8][10] = {"VIHOD1", "VIHOD2", "VIHOD3", "VIHOD4", "VIHOD5", "VIHOD6", "VIHOD7", "VIHOD8"};
 8003d52:	4aa6      	ldr	r2, [pc, #664]	; (8003fec <set_temperature+0x2b0>)
 8003d54:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003d58:	4611      	mov	r1, r2
 8003d5a:	2250      	movs	r2, #80	; 0x50
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f014 f88a 	bl	8017e76 <memcpy>

	for(int i = 0; i < AMT_TEMP_SENS; i++)
 8003d62:	2300      	movs	r3, #0
 8003d64:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003d68:	e137      	b.n	8003fda <set_temperature+0x29e>
	{
		if(strcmp(ROM_RAW, Device_RAW_ROM[i]) == 0)
 8003d6a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003d6e:	4613      	mov	r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	4413      	add	r3, r2
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	4a9e      	ldr	r2, [pc, #632]	; (8003ff0 <set_temperature+0x2b4>)
 8003d78:	4413      	add	r3, r2
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	69f8      	ldr	r0, [r7, #28]
 8003d7e:	f7fc fa27 	bl	80001d0 <strcmp>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f040 8123 	bne.w	8003fd0 <set_temperature+0x294>
		{
			if(TSiDo[i].clrFlag != false)
 8003d8a:	499a      	ldr	r1, [pc, #616]	; (8003ff4 <set_temperature+0x2b8>)
 8003d8c:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003d90:	4613      	mov	r3, r2
 8003d92:	00db      	lsls	r3, r3, #3
 8003d94:	1a9b      	subs	r3, r3, r2
 8003d96:	00db      	lsls	r3, r3, #3
 8003d98:	440b      	add	r3, r1
 8003d9a:	3330      	adds	r3, #48	; 0x30
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d017      	beq.n	8003dd2 <set_temperature+0x96>
				HAL_GPIO_WritePin(TSiDo[i].D_OUT, TSiDo[i].OCD_Pin, RESET);
 8003da2:	4994      	ldr	r1, [pc, #592]	; (8003ff4 <set_temperature+0x2b8>)
 8003da4:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003da8:	4613      	mov	r3, r2
 8003daa:	00db      	lsls	r3, r3, #3
 8003dac:	1a9b      	subs	r3, r3, r2
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	440b      	add	r3, r1
 8003db2:	3328      	adds	r3, #40	; 0x28
 8003db4:	6818      	ldr	r0, [r3, #0]
 8003db6:	498f      	ldr	r1, [pc, #572]	; (8003ff4 <set_temperature+0x2b8>)
 8003db8:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	00db      	lsls	r3, r3, #3
 8003dc0:	1a9b      	subs	r3, r3, r2
 8003dc2:	00db      	lsls	r3, r3, #3
 8003dc4:	440b      	add	r3, r1
 8003dc6:	332e      	adds	r3, #46	; 0x2e
 8003dc8:	881b      	ldrh	r3, [r3, #0]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	4619      	mov	r1, r3
 8003dce:	f004 fed5 	bl	8008b7c <HAL_GPIO_WritePin>

			TSiDo[i].clrFlag = true;
 8003dd2:	4988      	ldr	r1, [pc, #544]	; (8003ff4 <set_temperature+0x2b8>)
 8003dd4:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003dd8:	4613      	mov	r3, r2
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	1a9b      	subs	r3, r3, r2
 8003dde:	00db      	lsls	r3, r3, #3
 8003de0:	440b      	add	r3, r1
 8003de2:	3330      	adds	r3, #48	; 0x30
 8003de4:	2201      	movs	r2, #1
 8003de6:	701a      	strb	r2, [r3, #0]
			TSiDo[i].DEVICE_NUMBER = i+1;
 8003de8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	3301      	adds	r3, #1
 8003df0:	b2d8      	uxtb	r0, r3
 8003df2:	4980      	ldr	r1, [pc, #512]	; (8003ff4 <set_temperature+0x2b8>)
 8003df4:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003df8:	4613      	mov	r3, r2
 8003dfa:	00db      	lsls	r3, r3, #3
 8003dfc:	1a9b      	subs	r3, r3, r2
 8003dfe:	00db      	lsls	r3, r3, #3
 8003e00:	440b      	add	r3, r1
 8003e02:	4602      	mov	r2, r0
 8003e04:	701a      	strb	r2, [r3, #0]
			for(int j = 0; j < 16; j++)
 8003e06:	2300      	movs	r3, #0
 8003e08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003e0c:	e01e      	b.n	8003e4c <set_temperature+0x110>
				TSiDo[i].ROM_RAW[j] = Device_RAW_ROM[i][j];
 8003e0e:	4978      	ldr	r1, [pc, #480]	; (8003ff0 <set_temperature+0x2b4>)
 8003e10:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003e14:	4613      	mov	r3, r2
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	4413      	add	r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	18ca      	adds	r2, r1, r3
 8003e1e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e22:	4413      	add	r3, r2
 8003e24:	7818      	ldrb	r0, [r3, #0]
 8003e26:	4973      	ldr	r1, [pc, #460]	; (8003ff4 <set_temperature+0x2b8>)
 8003e28:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	1a9b      	subs	r3, r3, r2
 8003e32:	00db      	lsls	r3, r3, #3
 8003e34:	18ca      	adds	r2, r1, r3
 8003e36:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e3a:	4413      	add	r3, r2
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	4602      	mov	r2, r0
 8003e40:	701a      	strb	r2, [r3, #0]
			for(int j = 0; j < 16; j++)
 8003e42:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e46:	3301      	adds	r3, #1
 8003e48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003e4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e50:	2b0f      	cmp	r3, #15
 8003e52:	dddc      	ble.n	8003e0e <set_temperature+0xd2>
			TSiDo[i].RANGE_TEMP_LOW = RANGE_TEMP_LOW;
 8003e54:	4967      	ldr	r1, [pc, #412]	; (8003ff4 <set_temperature+0x2b8>)
 8003e56:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003e5a:	4613      	mov	r3, r2
 8003e5c:	00db      	lsls	r3, r3, #3
 8003e5e:	1a9b      	subs	r3, r3, r2
 8003e60:	00db      	lsls	r3, r3, #3
 8003e62:	440b      	add	r3, r1
 8003e64:	f103 0218 	add.w	r2, r3, #24
 8003e68:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003e6c:	e9c2 3400 	strd	r3, r4, [r2]
			TSiDo[i].RANGE_TEMP_HIGH = RANGE_TEMP_HIGH;
 8003e70:	4960      	ldr	r1, [pc, #384]	; (8003ff4 <set_temperature+0x2b8>)
 8003e72:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003e76:	4613      	mov	r3, r2
 8003e78:	00db      	lsls	r3, r3, #3
 8003e7a:	1a9b      	subs	r3, r3, r2
 8003e7c:	00db      	lsls	r3, r3, #3
 8003e7e:	440b      	add	r3, r1
 8003e80:	f103 0220 	add.w	r2, r3, #32
 8003e84:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003e88:	e9c2 3400 	strd	r3, r4, [r2]
			for(int j = 0; j < 8; j++)
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003e92:	e097      	b.n	8003fc4 <set_temperature+0x288>
			{
				if(strcmp(D_OUT, VIHOD[j]) == 0)
 8003e94:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8003e98:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	4413      	add	r3, r2
 8003ea2:	005b      	lsls	r3, r3, #1
 8003ea4:	440b      	add	r3, r1
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	69b8      	ldr	r0, [r7, #24]
 8003eaa:	f7fc f991 	bl	80001d0 <strcmp>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f040 8082 	bne.w	8003fba <set_temperature+0x27e>
				{
					TSiDo[i].D_OUT = pVIHOD[j];
 8003eb6:	4a50      	ldr	r2, [pc, #320]	; (8003ff8 <set_temperature+0x2bc>)
 8003eb8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003ebc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003ec0:	484c      	ldr	r0, [pc, #304]	; (8003ff4 <set_temperature+0x2b8>)
 8003ec2:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	1a9b      	subs	r3, r3, r2
 8003ecc:	00db      	lsls	r3, r3, #3
 8003ece:	4403      	add	r3, r0
 8003ed0:	3328      	adds	r3, #40	; 0x28
 8003ed2:	6019      	str	r1, [r3, #0]
					TSiDo[i].VAR_OUT = VAR_OUT;
 8003ed4:	4947      	ldr	r1, [pc, #284]	; (8003ff4 <set_temperature+0x2b8>)
 8003ed6:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003eda:	4613      	mov	r3, r2
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	1a9b      	subs	r3, r3, r2
 8003ee0:	00db      	lsls	r3, r3, #3
 8003ee2:	440b      	add	r3, r1
 8003ee4:	332c      	adds	r3, #44	; 0x2c
 8003ee6:	79fa      	ldrb	r2, [r7, #7]
 8003ee8:	701a      	strb	r2, [r3, #0]
					TSiDo[i].OCD_Pin = OCD_Pin[j];
 8003eea:	4a44      	ldr	r2, [pc, #272]	; (8003ffc <set_temperature+0x2c0>)
 8003eec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003ef0:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8003ef4:	493f      	ldr	r1, [pc, #252]	; (8003ff4 <set_temperature+0x2b8>)
 8003ef6:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003efa:	4613      	mov	r3, r2
 8003efc:	00db      	lsls	r3, r3, #3
 8003efe:	1a9b      	subs	r3, r3, r2
 8003f00:	00db      	lsls	r3, r3, #3
 8003f02:	440b      	add	r3, r1
 8003f04:	332e      	adds	r3, #46	; 0x2e
 8003f06:	4602      	mov	r2, r0
 8003f08:	801a      	strh	r2, [r3, #0]

					//For Debug:
					//------------------------------------------------
					char Buff[32];
					SEND_str("ROM_RAW: ");
 8003f0a:	483d      	ldr	r0, [pc, #244]	; (8004000 <set_temperature+0x2c4>)
 8003f0c:	f7fd ffd0 	bl	8001eb0 <SEND_str>
					SEND_str(ROM_RAW);
 8003f10:	69f8      	ldr	r0, [r7, #28]
 8003f12:	f7fd ffcd 	bl	8001eb0 <SEND_str>
					SEND_str("\n");
 8003f16:	483b      	ldr	r0, [pc, #236]	; (8004004 <set_temperature+0x2c8>)
 8003f18:	f7fd ffca 	bl	8001eb0 <SEND_str>
					SEND_str("SET VALUE: ");
 8003f1c:	483a      	ldr	r0, [pc, #232]	; (8004008 <set_temperature+0x2cc>)
 8003f1e:	f7fd ffc7 	bl	8001eb0 <SEND_str>
					sprintf(Buff, "%.2f", temper);
 8003f22:	4b3a      	ldr	r3, [pc, #232]	; (800400c <set_temperature+0x2d0>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7fc fb1e 	bl	8000568 <__aeabi_f2d>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	460c      	mov	r4, r1
 8003f30:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003f34:	461a      	mov	r2, r3
 8003f36:	4623      	mov	r3, r4
 8003f38:	4935      	ldr	r1, [pc, #212]	; (8004010 <set_temperature+0x2d4>)
 8003f3a:	f014 fd5d 	bl	80189f8 <siprintf>
					SEND_str(Buff);
 8003f3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fd ffb4 	bl	8001eb0 <SEND_str>
					SEND_str("\nRANGE_TEMP_LOW: ");
 8003f48:	4832      	ldr	r0, [pc, #200]	; (8004014 <set_temperature+0x2d8>)
 8003f4a:	f7fd ffb1 	bl	8001eb0 <SEND_str>
					sprintf(Buff, "%.2f", TSiDo[i].RANGE_TEMP_LOW);
 8003f4e:	4929      	ldr	r1, [pc, #164]	; (8003ff4 <set_temperature+0x2b8>)
 8003f50:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003f54:	4613      	mov	r3, r2
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	1a9b      	subs	r3, r3, r2
 8003f5a:	00db      	lsls	r3, r3, #3
 8003f5c:	440b      	add	r3, r1
 8003f5e:	3318      	adds	r3, #24
 8003f60:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003f64:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003f68:	461a      	mov	r2, r3
 8003f6a:	4623      	mov	r3, r4
 8003f6c:	4928      	ldr	r1, [pc, #160]	; (8004010 <set_temperature+0x2d4>)
 8003f6e:	f014 fd43 	bl	80189f8 <siprintf>
					SEND_str(Buff);
 8003f72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fd ff9a 	bl	8001eb0 <SEND_str>
					SEND_str("\nRANGE_TEMP_HIGH: ");
 8003f7c:	4826      	ldr	r0, [pc, #152]	; (8004018 <set_temperature+0x2dc>)
 8003f7e:	f7fd ff97 	bl	8001eb0 <SEND_str>
					sprintf(Buff, "%.2f", TSiDo[i].RANGE_TEMP_HIGH);
 8003f82:	491c      	ldr	r1, [pc, #112]	; (8003ff4 <set_temperature+0x2b8>)
 8003f84:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8003f88:	4613      	mov	r3, r2
 8003f8a:	00db      	lsls	r3, r3, #3
 8003f8c:	1a9b      	subs	r3, r3, r2
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	440b      	add	r3, r1
 8003f92:	3320      	adds	r3, #32
 8003f94:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003f98:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	4623      	mov	r3, r4
 8003fa0:	491b      	ldr	r1, [pc, #108]	; (8004010 <set_temperature+0x2d4>)
 8003fa2:	f014 fd29 	bl	80189f8 <siprintf>
					SEND_str(Buff);
 8003fa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7fd ff80 	bl	8001eb0 <SEND_str>
					SEND_str("\n");
 8003fb0:	4814      	ldr	r0, [pc, #80]	; (8004004 <set_temperature+0x2c8>)
 8003fb2:	f7fd ff7d 	bl	8001eb0 <SEND_str>
					//------------------------------------------------

					break;
 8003fb6:	bf00      	nop
				}
			}
			break;
 8003fb8:	e014      	b.n	8003fe4 <set_temperature+0x2a8>
			for(int j = 0; j < 8; j++)
 8003fba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003fc4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003fc8:	2b07      	cmp	r3, #7
 8003fca:	f77f af63 	ble.w	8003e94 <set_temperature+0x158>
			break;
 8003fce:	e009      	b.n	8003fe4 <set_temperature+0x2a8>
	for(int i = 0; i < AMT_TEMP_SENS; i++)
 8003fd0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003fda:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003fde:	2b07      	cmp	r3, #7
 8003fe0:	f77f aec3 	ble.w	8003d6a <set_temperature+0x2e>
		}
	}
}
 8003fe4:	bf00      	nop
 8003fe6:	37a4      	adds	r7, #164	; 0xa4
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd90      	pop	{r4, r7, pc}
 8003fec:	0801da08 	.word	0x0801da08
 8003ff0:	20000a38 	.word	0x20000a38
 8003ff4:	200005e8 	.word	0x200005e8
 8003ff8:	20000028 	.word	0x20000028
 8003ffc:	20000048 	.word	0x20000048
 8004000:	0801db14 	.word	0x0801db14
 8004004:	0801da9c 	.word	0x0801da9c
 8004008:	0801da68 	.word	0x0801da68
 800400c:	20000a30 	.word	0x20000a30
 8004010:	0801db20 	.word	0x0801db20
 8004014:	0801db28 	.word	0x0801db28
 8004018:	0801db3c 	.word	0x0801db3c

0800401c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004020:	f002 fa96 	bl	8006550 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004024:	f000 f862 	bl	80040ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004028:	f7fe f90c 	bl	8002244 <MX_GPIO_Init>
  MX_DMA_Init();
 800402c:	f7fe f8bc 	bl	80021a8 <MX_DMA_Init>
  MX_ADC1_Init();
 8004030:	f7fc ff6a 	bl	8000f08 <MX_ADC1_Init>
  MX_SPI1_Init();
 8004034:	f000 fa06 	bl	8004444 <MX_SPI1_Init>
  MX_SPI2_Init();
 8004038:	f000 fa3a 	bl	80044b0 <MX_SPI2_Init>
  MX_TIM3_Init();
 800403c:	f001 fe1a 	bl	8005c74 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8004040:	f002 f8a4 	bl	800618c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004044:	f002 f8cc 	bl	80061e0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004048:	f002 f8f4 	bl	8006234 <MX_USART3_UART_Init>
  MX_LWIP_Init();
 800404c:	f007 fe3c 	bl	800bcc8 <MX_LWIP_Init>
  MX_TIM4_Init();
 8004050:	f001 fe8c 	bl	8005d6c <MX_TIM4_Init>
  MX_RTC_Init();
 8004054:	f000 f986 	bl	8004364 <MX_RTC_Init>
  MX_TIM6_Init();
 8004058:	f001 fede 	bl	8005e18 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

	HAL_Delay(5000);
 800405c:	f241 3088 	movw	r0, #5000	; 0x1388
 8004060:	f002 fab8 	bl	80065d4 <HAL_Delay>
	DWT_Init();
 8004064:	f7fe f864 	bl	8002130 <DWT_Init>

	EN_Interrupt();		//   USART3
 8004068:	f002 fa22 	bl	80064b0 <EN_Interrupt>
												//     ethernet  :
												//net_ini(); MX_LWIP_Process();(  main)     stm32f4xx_it.c     DEBUG_main();

	//----------------ADC_test------------------
	//     !!!
	HAL_GPIO_WritePin(GPIOE, S1_Pin, RESET);	//   -   1
 800406c:	2200      	movs	r2, #0
 800406e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004072:	4817      	ldr	r0, [pc, #92]	; (80040d0 <main+0xb4>)
 8004074:	f004 fd82 	bl	8008b7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, S2_Pin, RESET);
 8004078:	2200      	movs	r2, #0
 800407a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800407e:	4814      	ldr	r0, [pc, #80]	; (80040d0 <main+0xb4>)
 8004080:	f004 fd7c 	bl	8008b7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, S3_Pin, RESET);
 8004084:	2200      	movs	r2, #0
 8004086:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800408a:	4811      	ldr	r0, [pc, #68]	; (80040d0 <main+0xb4>)
 800408c:	f004 fd76 	bl	8008b7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, S4_Pin, RESET);
 8004090:	2200      	movs	r2, #0
 8004092:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004096:	480e      	ldr	r0, [pc, #56]	; (80040d0 <main+0xb4>)
 8004098:	f004 fd70 	bl	8008b7c <HAL_GPIO_WritePin>

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc, 4);		// 
 800409c:	2204      	movs	r2, #4
 800409e:	490d      	ldr	r1, [pc, #52]	; (80040d4 <main+0xb8>)
 80040a0:	480d      	ldr	r0, [pc, #52]	; (80040d8 <main+0xbc>)
 80040a2:	f002 fafd 	bl	80066a0 <HAL_ADC_Start_DMA>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4);
 80040a6:	210c      	movs	r1, #12
 80040a8:	480c      	ldr	r0, [pc, #48]	; (80040dc <main+0xc0>)
 80040aa:	f006 f9f3 	bl	800a494 <HAL_TIM_OC_Start>
	//------------------------------------------

	//-------------1-WIRE_test------------------
	UpdateTempSens();
 80040ae:	f001 fd3d 	bl	8005b2c <UpdateTempSens>
	//------------------------------------------


//	HAL_UART_Receive_IT(&huart3,(uint8_t*)str_ethernet,1);		//  COM   ETH (!?)

	HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);	//   spi  
 80040b2:	2301      	movs	r3, #1
 80040b4:	4a0a      	ldr	r2, [pc, #40]	; (80040e0 <main+0xc4>)
 80040b6:	490b      	ldr	r1, [pc, #44]	; (80040e4 <main+0xc8>)
 80040b8:	480b      	ldr	r0, [pc, #44]	; (80040e8 <main+0xcc>)
 80040ba:	f005 fdd3 	bl	8009c64 <HAL_SPI_TransmitReceive_IT>
		//----------------GSM_test----------------
//		GSM_RxCpltCallback();		//     GSM
		//----------------------------------------

		//--------------SPI_test_MK---------------
		SPI_available();			//         .
 80040be:	f000 fb59 	bl	8004774 <SPI_available>

		//----------------PWM_test----------------
		//----------------------------------------

		//------------------DEBUG-----------------
		DEBUG_main();
 80040c2:	f7fd ff11 	bl	8001ee8 <DEBUG_main>
		//----------------------------------------

		//--------------ReINIT_GPIO---------------
		CheckReWriteVAiDo();
 80040c6:	f7ff f8b9 	bl	800323c <CheckReWriteVAiDo>
		//----------------------------------------

		//----------TEST_EXAMPLE_1-WIRE-----------
//		TempSensMain();
		CheckReWriteTSiDo();
 80040ca:	f7ff f94d 	bl	8003368 <CheckReWriteTSiDo>
		SPI_available();			//         .
 80040ce:	e7f6      	b.n	80040be <main+0xa2>
 80040d0:	40021000 	.word	0x40021000
 80040d4:	200002f0 	.word	0x200002f0
 80040d8:	200007a8 	.word	0x200007a8
 80040dc:	20000bf4 	.word	0x20000bf4
 80040e0:	20000384 	.word	0x20000384
 80040e4:	20000388 	.word	0x20000388
 80040e8:	20000af8 	.word	0x20000af8

080040ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b098      	sub	sp, #96	; 0x60
 80040f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80040f6:	2230      	movs	r2, #48	; 0x30
 80040f8:	2100      	movs	r1, #0
 80040fa:	4618      	mov	r0, r3
 80040fc:	f013 fedf 	bl	8017ebe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004100:	f107 031c 	add.w	r3, r7, #28
 8004104:	2200      	movs	r2, #0
 8004106:	601a      	str	r2, [r3, #0]
 8004108:	605a      	str	r2, [r3, #4]
 800410a:	609a      	str	r2, [r3, #8]
 800410c:	60da      	str	r2, [r3, #12]
 800410e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004110:	f107 030c 	add.w	r3, r7, #12
 8004114:	2200      	movs	r2, #0
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	605a      	str	r2, [r3, #4]
 800411a:	609a      	str	r2, [r3, #8]
 800411c:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800411e:	2300      	movs	r3, #0
 8004120:	60bb      	str	r3, [r7, #8]
 8004122:	4b31      	ldr	r3, [pc, #196]	; (80041e8 <SystemClock_Config+0xfc>)
 8004124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004126:	4a30      	ldr	r2, [pc, #192]	; (80041e8 <SystemClock_Config+0xfc>)
 8004128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800412c:	6413      	str	r3, [r2, #64]	; 0x40
 800412e:	4b2e      	ldr	r3, [pc, #184]	; (80041e8 <SystemClock_Config+0xfc>)
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004136:	60bb      	str	r3, [r7, #8]
 8004138:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800413a:	2300      	movs	r3, #0
 800413c:	607b      	str	r3, [r7, #4]
 800413e:	4b2b      	ldr	r3, [pc, #172]	; (80041ec <SystemClock_Config+0x100>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a2a      	ldr	r2, [pc, #168]	; (80041ec <SystemClock_Config+0x100>)
 8004144:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004148:	6013      	str	r3, [r2, #0]
 800414a:	4b28      	ldr	r3, [pc, #160]	; (80041ec <SystemClock_Config+0x100>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004152:	607b      	str	r3, [r7, #4]
 8004154:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8004156:	2305      	movs	r3, #5
 8004158:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800415a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800415e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004160:	2301      	movs	r3, #1
 8004162:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004164:	2302      	movs	r3, #2
 8004166:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004168:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800416c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800416e:	2304      	movs	r3, #4
 8004170:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004172:	23a8      	movs	r3, #168	; 0xa8
 8004174:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004176:	2302      	movs	r3, #2
 8004178:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800417a:	2304      	movs	r3, #4
 800417c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800417e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004182:	4618      	mov	r0, r3
 8004184:	f004 fd2c 	bl	8008be0 <HAL_RCC_OscConfig>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d001      	beq.n	8004192 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800418e:	f000 f8e1 	bl	8004354 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004192:	230f      	movs	r3, #15
 8004194:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004196:	2302      	movs	r3, #2
 8004198:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800419a:	2300      	movs	r3, #0
 800419c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800419e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80041a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80041a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041a8:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80041aa:	f107 031c 	add.w	r3, r7, #28
 80041ae:	2105      	movs	r1, #5
 80041b0:	4618      	mov	r0, r3
 80041b2:	f004 ff85 	bl	80090c0 <HAL_RCC_ClockConfig>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d001      	beq.n	80041c0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80041bc:	f000 f8ca 	bl	8004354 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80041c0:	2302      	movs	r3, #2
 80041c2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80041c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041c8:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80041ca:	f107 030c 	add.w	r3, r7, #12
 80041ce:	4618      	mov	r0, r3
 80041d0:	f005 f99a 	bl	8009508 <HAL_RCCEx_PeriphCLKConfig>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d001      	beq.n	80041de <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80041da:	f000 f8bb 	bl	8004354 <Error_Handler>
  }
}
 80041de:	bf00      	nop
 80041e0:	3760      	adds	r7, #96	; 0x60
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	40023800 	.word	0x40023800
 80041ec:	40007000 	.word	0x40007000

080041f0 <HAL_GPIO_EXTI_Callback>:
//	{
//		UART3_RxCpltCallback();
//	}
}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	4603      	mov	r3, r0
 80041f8:	80fb      	strh	r3, [r7, #6]
	CheckReWriteDiDo();
 80041fa:	f7fe ff61 	bl	80030c0 <CheckReWriteDiDo>
}
 80041fe:	bf00      	nop
 8004200:	3708      	adds	r7, #8
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
	...

08004208 <HAL_SPI_TxRxCpltCallback>:
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]

	  //    SPI  MCU

	if(hspi == &hspi2)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a0a      	ldr	r2, [pc, #40]	; (800423c <HAL_SPI_TxRxCpltCallback+0x34>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d10b      	bne.n	8004230 <HAL_SPI_TxRxCpltCallback+0x28>
	{
	    if(!hspi2.TxXferCount && !flag_iput_spi2)
 8004218:	4b08      	ldr	r3, [pc, #32]	; (800423c <HAL_SPI_TxRxCpltCallback+0x34>)
 800421a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800421c:	b29b      	uxth	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d106      	bne.n	8004230 <HAL_SPI_TxRxCpltCallback+0x28>
 8004222:	4b07      	ldr	r3, [pc, #28]	; (8004240 <HAL_SPI_TxRxCpltCallback+0x38>)
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d102      	bne.n	8004230 <HAL_SPI_TxRxCpltCallback+0x28>
	    {
	    	flag_iput_spi2 = 1;
 800422a:	4b05      	ldr	r3, [pc, #20]	; (8004240 <HAL_SPI_TxRxCpltCallback+0x38>)
 800422c:	2201      	movs	r2, #1
 800422e:	701a      	strb	r2, [r3, #0]
	    }
	}
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	20000af8 	.word	0x20000af8
 8004240:	20000389 	.word	0x20000389

08004244 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a1d      	ldr	r2, [pc, #116]	; (80042c8 <HAL_ADC_ConvCpltCallback+0x84>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d133      	bne.n	80042be <HAL_ADC_ConvCpltCallback+0x7a>
    {
        adcValue[0] = Conversion_ADC1((uint16_t)adc[0]);
 8004256:	4b1d      	ldr	r3, [pc, #116]	; (80042cc <HAL_ADC_ConvCpltCallback+0x88>)
 8004258:	881b      	ldrh	r3, [r3, #0]
 800425a:	b29b      	uxth	r3, r3
 800425c:	4618      	mov	r0, r3
 800425e:	f7fc ff47 	bl	80010f0 <Conversion_ADC1>
 8004262:	eeb0 7a40 	vmov.f32	s14, s0
 8004266:	eef0 7a60 	vmov.f32	s15, s1
 800426a:	4b19      	ldr	r3, [pc, #100]	; (80042d0 <HAL_ADC_ConvCpltCallback+0x8c>)
 800426c:	ed83 7b00 	vstr	d7, [r3]
        adcValue[1] = Conversion_ADC1((uint16_t)adc[1]);
 8004270:	4b16      	ldr	r3, [pc, #88]	; (80042cc <HAL_ADC_ConvCpltCallback+0x88>)
 8004272:	885b      	ldrh	r3, [r3, #2]
 8004274:	b29b      	uxth	r3, r3
 8004276:	4618      	mov	r0, r3
 8004278:	f7fc ff3a 	bl	80010f0 <Conversion_ADC1>
 800427c:	eeb0 7a40 	vmov.f32	s14, s0
 8004280:	eef0 7a60 	vmov.f32	s15, s1
 8004284:	4b12      	ldr	r3, [pc, #72]	; (80042d0 <HAL_ADC_ConvCpltCallback+0x8c>)
 8004286:	ed83 7b02 	vstr	d7, [r3, #8]
        adcValue[2] = Conversion_ADC1((uint16_t)adc[2]);
 800428a:	4b10      	ldr	r3, [pc, #64]	; (80042cc <HAL_ADC_ConvCpltCallback+0x88>)
 800428c:	889b      	ldrh	r3, [r3, #4]
 800428e:	b29b      	uxth	r3, r3
 8004290:	4618      	mov	r0, r3
 8004292:	f7fc ff2d 	bl	80010f0 <Conversion_ADC1>
 8004296:	eeb0 7a40 	vmov.f32	s14, s0
 800429a:	eef0 7a60 	vmov.f32	s15, s1
 800429e:	4b0c      	ldr	r3, [pc, #48]	; (80042d0 <HAL_ADC_ConvCpltCallback+0x8c>)
 80042a0:	ed83 7b04 	vstr	d7, [r3, #16]
        adcValue[3] = Conversion_ADC1((uint16_t)adc[3]);
 80042a4:	4b09      	ldr	r3, [pc, #36]	; (80042cc <HAL_ADC_ConvCpltCallback+0x88>)
 80042a6:	88db      	ldrh	r3, [r3, #6]
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7fc ff20 	bl	80010f0 <Conversion_ADC1>
 80042b0:	eeb0 7a40 	vmov.f32	s14, s0
 80042b4:	eef0 7a60 	vmov.f32	s15, s1
 80042b8:	4b05      	ldr	r3, [pc, #20]	; (80042d0 <HAL_ADC_ConvCpltCallback+0x8c>)
 80042ba:	ed83 7b06 	vstr	d7, [r3, #24]
    }
}
 80042be:	bf00      	nop
 80042c0:	3708      	adds	r7, #8
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	40012000 	.word	0x40012000
 80042cc:	200002f0 	.word	0x200002f0
 80042d0:	200002f8 	.word	0x200002f8

080042d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
    if(htim->Instance == TIM6) //check if the interrupt comes from TIM6
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a16      	ldr	r2, [pc, #88]	; (800433c <HAL_TIM_PeriodElapsedCallback+0x68>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d11f      	bne.n	8004326 <HAL_TIM_PeriodElapsedCallback+0x52>
    {
		Time_Counter_Init++;
 80042e6:	4b16      	ldr	r3, [pc, #88]	; (8004340 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	3301      	adds	r3, #1
 80042ec:	b2da      	uxtb	r2, r3
 80042ee:	4b14      	ldr	r3, [pc, #80]	; (8004340 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80042f0:	701a      	strb	r2, [r3, #0]
		Time_Counter_Read++;
 80042f2:	4b14      	ldr	r3, [pc, #80]	; (8004344 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	3301      	adds	r3, #1
 80042f8:	b2da      	uxtb	r2, r3
 80042fa:	4b12      	ldr	r3, [pc, #72]	; (8004344 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80042fc:	701a      	strb	r2, [r3, #0]

		if(Time_Counter_Init == 16)	//   0.8 
 80042fe:	4b10      	ldr	r3, [pc, #64]	; (8004340 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	2b10      	cmp	r3, #16
 8004304:	d102      	bne.n	800430c <HAL_TIM_PeriodElapsedCallback+0x38>
        {
	    	OneWire_Test_Flag_Init = true;
 8004306:	4b10      	ldr	r3, [pc, #64]	; (8004348 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8004308:	2201      	movs	r2, #1
 800430a:	701a      	strb	r2, [r3, #0]
        }
		if(Time_Counter_Read == 32)	//   1.6 
 800430c:	4b0d      	ldr	r3, [pc, #52]	; (8004344 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	2b20      	cmp	r3, #32
 8004312:	d108      	bne.n	8004326 <HAL_TIM_PeriodElapsedCallback+0x52>
        {
	    	OneWire_Test_Flag_Read = true;
 8004314:	4b0d      	ldr	r3, [pc, #52]	; (800434c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8004316:	2201      	movs	r2, #1
 8004318:	701a      	strb	r2, [r3, #0]

	    	Time_Counter_Init = 0;
 800431a:	4b09      	ldr	r3, [pc, #36]	; (8004340 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800431c:	2200      	movs	r2, #0
 800431e:	701a      	strb	r2, [r3, #0]
	    	Time_Counter_Read = 0;
 8004320:	4b08      	ldr	r3, [pc, #32]	; (8004344 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8004322:	2200      	movs	r2, #0
 8004324:	701a      	strb	r2, [r3, #0]
        }
    }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a09      	ldr	r2, [pc, #36]	; (8004350 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d101      	bne.n	8004334 <HAL_TIM_PeriodElapsedCallback+0x60>
    HAL_IncTick();
 8004330:	f002 f930 	bl	8006594 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004334:	bf00      	nop
 8004336:	3708      	adds	r7, #8
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40001000 	.word	0x40001000
 8004340:	20000358 	.word	0x20000358
 8004344:	20000359 	.word	0x20000359
 8004348:	2000035a 	.word	0x2000035a
 800434c:	2000035b 	.word	0x2000035b
 8004350:	40010000 	.word	0x40010000

08004354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004354:	b480      	push	{r7}
 8004356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004358:	bf00      	nop
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
	...

08004364 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 800436a:	1d3b      	adds	r3, r7, #4
 800436c:	2200      	movs	r2, #0
 800436e:	601a      	str	r2, [r3, #0]
 8004370:	605a      	str	r2, [r3, #4]
 8004372:	609a      	str	r2, [r3, #8]
 8004374:	60da      	str	r2, [r3, #12]
 8004376:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004378:	2300      	movs	r3, #0
 800437a:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800437c:	4b24      	ldr	r3, [pc, #144]	; (8004410 <MX_RTC_Init+0xac>)
 800437e:	4a25      	ldr	r2, [pc, #148]	; (8004414 <MX_RTC_Init+0xb0>)
 8004380:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004382:	4b23      	ldr	r3, [pc, #140]	; (8004410 <MX_RTC_Init+0xac>)
 8004384:	2200      	movs	r2, #0
 8004386:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004388:	4b21      	ldr	r3, [pc, #132]	; (8004410 <MX_RTC_Init+0xac>)
 800438a:	227f      	movs	r2, #127	; 0x7f
 800438c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800438e:	4b20      	ldr	r3, [pc, #128]	; (8004410 <MX_RTC_Init+0xac>)
 8004390:	22ff      	movs	r2, #255	; 0xff
 8004392:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004394:	4b1e      	ldr	r3, [pc, #120]	; (8004410 <MX_RTC_Init+0xac>)
 8004396:	2200      	movs	r2, #0
 8004398:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800439a:	4b1d      	ldr	r3, [pc, #116]	; (8004410 <MX_RTC_Init+0xac>)
 800439c:	2200      	movs	r2, #0
 800439e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80043a0:	4b1b      	ldr	r3, [pc, #108]	; (8004410 <MX_RTC_Init+0xac>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80043a6:	481a      	ldr	r0, [pc, #104]	; (8004410 <MX_RTC_Init+0xac>)
 80043a8:	f005 f990 	bl	80096cc <HAL_RTC_Init>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80043b2:	f7ff ffcf 	bl	8004354 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 10;
 80043b6:	230a      	movs	r3, #10
 80043b8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 34;
 80043ba:	2322      	movs	r3, #34	; 0x22
 80043bc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80043be:	2300      	movs	r3, #0
 80043c0:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80043c2:	2300      	movs	r3, #0
 80043c4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80043c6:	2300      	movs	r3, #0
 80043c8:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80043ca:	1d3b      	adds	r3, r7, #4
 80043cc:	2200      	movs	r2, #0
 80043ce:	4619      	mov	r1, r3
 80043d0:	480f      	ldr	r0, [pc, #60]	; (8004410 <MX_RTC_Init+0xac>)
 80043d2:	f005 fa0c 	bl	80097ee <HAL_RTC_SetTime>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d001      	beq.n	80043e0 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80043dc:	f7ff ffba 	bl	8004354 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 80043e0:	2302      	movs	r3, #2
 80043e2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_APRIL;
 80043e4:	2304      	movs	r3, #4
 80043e6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 20;
 80043e8:	2314      	movs	r3, #20
 80043ea:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 21;
 80043ec:	2315      	movs	r3, #21
 80043ee:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80043f0:	463b      	mov	r3, r7
 80043f2:	2200      	movs	r2, #0
 80043f4:	4619      	mov	r1, r3
 80043f6:	4806      	ldr	r0, [pc, #24]	; (8004410 <MX_RTC_Init+0xac>)
 80043f8:	f005 fab6 	bl	8009968 <HAL_RTC_SetDate>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8004402:	f7ff ffa7 	bl	8004354 <Error_Handler>
  }

}
 8004406:	bf00      	nop
 8004408:	3718      	adds	r7, #24
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	20000ad8 	.word	0x20000ad8
 8004414:	40002800 	.word	0x40002800

08004418 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a05      	ldr	r2, [pc, #20]	; (800443c <HAL_RTC_MspInit+0x24>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d102      	bne.n	8004430 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800442a:	4b05      	ldr	r3, [pc, #20]	; (8004440 <HAL_RTC_MspInit+0x28>)
 800442c:	2201      	movs	r2, #1
 800442e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr
 800443c:	40002800 	.word	0x40002800
 8004440:	42470e3c 	.word	0x42470e3c

08004444 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8004448:	4b17      	ldr	r3, [pc, #92]	; (80044a8 <MX_SPI1_Init+0x64>)
 800444a:	4a18      	ldr	r2, [pc, #96]	; (80044ac <MX_SPI1_Init+0x68>)
 800444c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800444e:	4b16      	ldr	r3, [pc, #88]	; (80044a8 <MX_SPI1_Init+0x64>)
 8004450:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004454:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004456:	4b14      	ldr	r3, [pc, #80]	; (80044a8 <MX_SPI1_Init+0x64>)
 8004458:	2200      	movs	r2, #0
 800445a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800445c:	4b12      	ldr	r3, [pc, #72]	; (80044a8 <MX_SPI1_Init+0x64>)
 800445e:	2200      	movs	r2, #0
 8004460:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004462:	4b11      	ldr	r3, [pc, #68]	; (80044a8 <MX_SPI1_Init+0x64>)
 8004464:	2200      	movs	r2, #0
 8004466:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004468:	4b0f      	ldr	r3, [pc, #60]	; (80044a8 <MX_SPI1_Init+0x64>)
 800446a:	2200      	movs	r2, #0
 800446c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800446e:	4b0e      	ldr	r3, [pc, #56]	; (80044a8 <MX_SPI1_Init+0x64>)
 8004470:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004474:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004476:	4b0c      	ldr	r3, [pc, #48]	; (80044a8 <MX_SPI1_Init+0x64>)
 8004478:	2200      	movs	r2, #0
 800447a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800447c:	4b0a      	ldr	r3, [pc, #40]	; (80044a8 <MX_SPI1_Init+0x64>)
 800447e:	2200      	movs	r2, #0
 8004480:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004482:	4b09      	ldr	r3, [pc, #36]	; (80044a8 <MX_SPI1_Init+0x64>)
 8004484:	2200      	movs	r2, #0
 8004486:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004488:	4b07      	ldr	r3, [pc, #28]	; (80044a8 <MX_SPI1_Init+0x64>)
 800448a:	2200      	movs	r2, #0
 800448c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800448e:	4b06      	ldr	r3, [pc, #24]	; (80044a8 <MX_SPI1_Init+0x64>)
 8004490:	220a      	movs	r2, #10
 8004492:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004494:	4804      	ldr	r0, [pc, #16]	; (80044a8 <MX_SPI1_Init+0x64>)
 8004496:	f005 fb80 	bl	8009b9a <HAL_SPI_Init>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d001      	beq.n	80044a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80044a0:	f7ff ff58 	bl	8004354 <Error_Handler>
  }

}
 80044a4:	bf00      	nop
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	20000b50 	.word	0x20000b50
 80044ac:	40013000 	.word	0x40013000

080044b0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80044b4:	4b15      	ldr	r3, [pc, #84]	; (800450c <MX_SPI2_Init+0x5c>)
 80044b6:	4a16      	ldr	r2, [pc, #88]	; (8004510 <MX_SPI2_Init+0x60>)
 80044b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80044ba:	4b14      	ldr	r3, [pc, #80]	; (800450c <MX_SPI2_Init+0x5c>)
 80044bc:	2200      	movs	r2, #0
 80044be:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80044c0:	4b12      	ldr	r3, [pc, #72]	; (800450c <MX_SPI2_Init+0x5c>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80044c6:	4b11      	ldr	r3, [pc, #68]	; (800450c <MX_SPI2_Init+0x5c>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80044cc:	4b0f      	ldr	r3, [pc, #60]	; (800450c <MX_SPI2_Init+0x5c>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80044d2:	4b0e      	ldr	r3, [pc, #56]	; (800450c <MX_SPI2_Init+0x5c>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80044d8:	4b0c      	ldr	r3, [pc, #48]	; (800450c <MX_SPI2_Init+0x5c>)
 80044da:	2200      	movs	r2, #0
 80044dc:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80044de:	4b0b      	ldr	r3, [pc, #44]	; (800450c <MX_SPI2_Init+0x5c>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80044e4:	4b09      	ldr	r3, [pc, #36]	; (800450c <MX_SPI2_Init+0x5c>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044ea:	4b08      	ldr	r3, [pc, #32]	; (800450c <MX_SPI2_Init+0x5c>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80044f0:	4b06      	ldr	r3, [pc, #24]	; (800450c <MX_SPI2_Init+0x5c>)
 80044f2:	220a      	movs	r2, #10
 80044f4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80044f6:	4805      	ldr	r0, [pc, #20]	; (800450c <MX_SPI2_Init+0x5c>)
 80044f8:	f005 fb4f 	bl	8009b9a <HAL_SPI_Init>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 8004502:	f7ff ff27 	bl	8004354 <Error_Handler>
  }

}
 8004506:	bf00      	nop
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop
 800450c:	20000af8 	.word	0x20000af8
 8004510:	40003800 	.word	0x40003800

08004514 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b08c      	sub	sp, #48	; 0x30
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800451c:	f107 031c 	add.w	r3, r7, #28
 8004520:	2200      	movs	r2, #0
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	605a      	str	r2, [r3, #4]
 8004526:	609a      	str	r2, [r3, #8]
 8004528:	60da      	str	r2, [r3, #12]
 800452a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a45      	ldr	r2, [pc, #276]	; (8004648 <HAL_SPI_MspInit+0x134>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d12c      	bne.n	8004590 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004536:	2300      	movs	r3, #0
 8004538:	61bb      	str	r3, [r7, #24]
 800453a:	4b44      	ldr	r3, [pc, #272]	; (800464c <HAL_SPI_MspInit+0x138>)
 800453c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800453e:	4a43      	ldr	r2, [pc, #268]	; (800464c <HAL_SPI_MspInit+0x138>)
 8004540:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004544:	6453      	str	r3, [r2, #68]	; 0x44
 8004546:	4b41      	ldr	r3, [pc, #260]	; (800464c <HAL_SPI_MspInit+0x138>)
 8004548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800454a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800454e:	61bb      	str	r3, [r7, #24]
 8004550:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004552:	2300      	movs	r3, #0
 8004554:	617b      	str	r3, [r7, #20]
 8004556:	4b3d      	ldr	r3, [pc, #244]	; (800464c <HAL_SPI_MspInit+0x138>)
 8004558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800455a:	4a3c      	ldr	r2, [pc, #240]	; (800464c <HAL_SPI_MspInit+0x138>)
 800455c:	f043 0302 	orr.w	r3, r3, #2
 8004560:	6313      	str	r3, [r2, #48]	; 0x30
 8004562:	4b3a      	ldr	r3, [pc, #232]	; (800464c <HAL_SPI_MspInit+0x138>)
 8004564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	617b      	str	r3, [r7, #20]
 800456c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MISO_Pin|MOSI_Pin;
 800456e:	2338      	movs	r3, #56	; 0x38
 8004570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004572:	2302      	movs	r3, #2
 8004574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004576:	2300      	movs	r3, #0
 8004578:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800457a:	2303      	movs	r3, #3
 800457c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800457e:	2305      	movs	r3, #5
 8004580:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004582:	f107 031c 	add.w	r3, r7, #28
 8004586:	4619      	mov	r1, r3
 8004588:	4831      	ldr	r0, [pc, #196]	; (8004650 <HAL_SPI_MspInit+0x13c>)
 800458a:	f004 f943 	bl	8008814 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800458e:	e057      	b.n	8004640 <HAL_SPI_MspInit+0x12c>
  else if(spiHandle->Instance==SPI2)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a2f      	ldr	r2, [pc, #188]	; (8004654 <HAL_SPI_MspInit+0x140>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d152      	bne.n	8004640 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800459a:	2300      	movs	r3, #0
 800459c:	613b      	str	r3, [r7, #16]
 800459e:	4b2b      	ldr	r3, [pc, #172]	; (800464c <HAL_SPI_MspInit+0x138>)
 80045a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a2:	4a2a      	ldr	r2, [pc, #168]	; (800464c <HAL_SPI_MspInit+0x138>)
 80045a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045a8:	6413      	str	r3, [r2, #64]	; 0x40
 80045aa:	4b28      	ldr	r3, [pc, #160]	; (800464c <HAL_SPI_MspInit+0x138>)
 80045ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045b2:	613b      	str	r3, [r7, #16]
 80045b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045b6:	2300      	movs	r3, #0
 80045b8:	60fb      	str	r3, [r7, #12]
 80045ba:	4b24      	ldr	r3, [pc, #144]	; (800464c <HAL_SPI_MspInit+0x138>)
 80045bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045be:	4a23      	ldr	r2, [pc, #140]	; (800464c <HAL_SPI_MspInit+0x138>)
 80045c0:	f043 0304 	orr.w	r3, r3, #4
 80045c4:	6313      	str	r3, [r2, #48]	; 0x30
 80045c6:	4b21      	ldr	r3, [pc, #132]	; (800464c <HAL_SPI_MspInit+0x138>)
 80045c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ca:	f003 0304 	and.w	r3, r3, #4
 80045ce:	60fb      	str	r3, [r7, #12]
 80045d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045d2:	2300      	movs	r3, #0
 80045d4:	60bb      	str	r3, [r7, #8]
 80045d6:	4b1d      	ldr	r3, [pc, #116]	; (800464c <HAL_SPI_MspInit+0x138>)
 80045d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045da:	4a1c      	ldr	r2, [pc, #112]	; (800464c <HAL_SPI_MspInit+0x138>)
 80045dc:	f043 0302 	orr.w	r3, r3, #2
 80045e0:	6313      	str	r3, [r2, #48]	; 0x30
 80045e2:	4b1a      	ldr	r3, [pc, #104]	; (800464c <HAL_SPI_MspInit+0x138>)
 80045e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	60bb      	str	r3, [r7, #8]
 80045ec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MISO_M_Pin|MOSI_M_Pin;
 80045ee:	230c      	movs	r3, #12
 80045f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045f2:	2302      	movs	r3, #2
 80045f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f6:	2300      	movs	r3, #0
 80045f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045fa:	2303      	movs	r3, #3
 80045fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80045fe:	2305      	movs	r3, #5
 8004600:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004602:	f107 031c 	add.w	r3, r7, #28
 8004606:	4619      	mov	r1, r3
 8004608:	4813      	ldr	r0, [pc, #76]	; (8004658 <HAL_SPI_MspInit+0x144>)
 800460a:	f004 f903 	bl	8008814 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SCK_M_Pin|GPIO_PIN_9;
 800460e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004612:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004614:	2302      	movs	r3, #2
 8004616:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004618:	2300      	movs	r3, #0
 800461a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800461c:	2303      	movs	r3, #3
 800461e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004620:	2305      	movs	r3, #5
 8004622:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004624:	f107 031c 	add.w	r3, r7, #28
 8004628:	4619      	mov	r1, r3
 800462a:	4809      	ldr	r0, [pc, #36]	; (8004650 <HAL_SPI_MspInit+0x13c>)
 800462c:	f004 f8f2 	bl	8008814 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004630:	2200      	movs	r2, #0
 8004632:	2100      	movs	r1, #0
 8004634:	2024      	movs	r0, #36	; 0x24
 8004636:	f002 fc91 	bl	8006f5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800463a:	2024      	movs	r0, #36	; 0x24
 800463c:	f002 fcaa 	bl	8006f94 <HAL_NVIC_EnableIRQ>
}
 8004640:	bf00      	nop
 8004642:	3730      	adds	r7, #48	; 0x30
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	40013000 	.word	0x40013000
 800464c:	40023800 	.word	0x40023800
 8004650:	40020400 	.word	0x40020400
 8004654:	40003800 	.word	0x40003800
 8004658:	40020800 	.word	0x40020800

0800465c <ReWriteOCD>:
//char trans_str[64] = {0,};


//       
void ReWriteOCD(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0
	if(Status_OCD[0])
 8004660:	4b40      	ldr	r3, [pc, #256]	; (8004764 <ReWriteOCD+0x108>)
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d005      	beq.n	8004674 <ReWriteOCD+0x18>
		HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, SET);
 8004668:	2201      	movs	r2, #1
 800466a:	2101      	movs	r1, #1
 800466c:	483e      	ldr	r0, [pc, #248]	; (8004768 <ReWriteOCD+0x10c>)
 800466e:	f004 fa85 	bl	8008b7c <HAL_GPIO_WritePin>
 8004672:	e004      	b.n	800467e <ReWriteOCD+0x22>
	else
		HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, RESET);
 8004674:	2200      	movs	r2, #0
 8004676:	2101      	movs	r1, #1
 8004678:	483b      	ldr	r0, [pc, #236]	; (8004768 <ReWriteOCD+0x10c>)
 800467a:	f004 fa7f 	bl	8008b7c <HAL_GPIO_WritePin>
	if(Status_OCD[1])
 800467e:	4b39      	ldr	r3, [pc, #228]	; (8004764 <ReWriteOCD+0x108>)
 8004680:	785b      	ldrb	r3, [r3, #1]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d005      	beq.n	8004692 <ReWriteOCD+0x36>
		HAL_GPIO_WritePin(O1_GPIO_Port, O1_Pin, SET);
 8004686:	2201      	movs	r2, #1
 8004688:	2101      	movs	r1, #1
 800468a:	4838      	ldr	r0, [pc, #224]	; (800476c <ReWriteOCD+0x110>)
 800468c:	f004 fa76 	bl	8008b7c <HAL_GPIO_WritePin>
 8004690:	e004      	b.n	800469c <ReWriteOCD+0x40>
	else
		HAL_GPIO_WritePin(O1_GPIO_Port, O1_Pin, RESET);
 8004692:	2200      	movs	r2, #0
 8004694:	2101      	movs	r1, #1
 8004696:	4835      	ldr	r0, [pc, #212]	; (800476c <ReWriteOCD+0x110>)
 8004698:	f004 fa70 	bl	8008b7c <HAL_GPIO_WritePin>
	if(Status_OCD[2])
 800469c:	4b31      	ldr	r3, [pc, #196]	; (8004764 <ReWriteOCD+0x108>)
 800469e:	789b      	ldrb	r3, [r3, #2]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d005      	beq.n	80046b0 <ReWriteOCD+0x54>
		HAL_GPIO_WritePin(O2_GPIO_Port, O2_Pin, SET);
 80046a4:	2201      	movs	r2, #1
 80046a6:	2102      	movs	r1, #2
 80046a8:	4830      	ldr	r0, [pc, #192]	; (800476c <ReWriteOCD+0x110>)
 80046aa:	f004 fa67 	bl	8008b7c <HAL_GPIO_WritePin>
 80046ae:	e004      	b.n	80046ba <ReWriteOCD+0x5e>
	else
		HAL_GPIO_WritePin(O2_GPIO_Port, O2_Pin, RESET);
 80046b0:	2200      	movs	r2, #0
 80046b2:	2102      	movs	r1, #2
 80046b4:	482d      	ldr	r0, [pc, #180]	; (800476c <ReWriteOCD+0x110>)
 80046b6:	f004 fa61 	bl	8008b7c <HAL_GPIO_WritePin>
	if(Status_OCD[3])
 80046ba:	4b2a      	ldr	r3, [pc, #168]	; (8004764 <ReWriteOCD+0x108>)
 80046bc:	78db      	ldrb	r3, [r3, #3]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d005      	beq.n	80046ce <ReWriteOCD+0x72>
		HAL_GPIO_WritePin(O3_GPIO_Port, O3_Pin, SET);
 80046c2:	2201      	movs	r2, #1
 80046c4:	2180      	movs	r1, #128	; 0x80
 80046c6:	482a      	ldr	r0, [pc, #168]	; (8004770 <ReWriteOCD+0x114>)
 80046c8:	f004 fa58 	bl	8008b7c <HAL_GPIO_WritePin>
 80046cc:	e004      	b.n	80046d8 <ReWriteOCD+0x7c>
	else
		HAL_GPIO_WritePin(O3_GPIO_Port, O3_Pin, RESET);
 80046ce:	2200      	movs	r2, #0
 80046d0:	2180      	movs	r1, #128	; 0x80
 80046d2:	4827      	ldr	r0, [pc, #156]	; (8004770 <ReWriteOCD+0x114>)
 80046d4:	f004 fa52 	bl	8008b7c <HAL_GPIO_WritePin>
	if(Status_OCD[4])
 80046d8:	4b22      	ldr	r3, [pc, #136]	; (8004764 <ReWriteOCD+0x108>)
 80046da:	791b      	ldrb	r3, [r3, #4]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d006      	beq.n	80046ee <ReWriteOCD+0x92>
		HAL_GPIO_WritePin(O4_GPIO_Port, O4_Pin, SET);
 80046e0:	2201      	movs	r2, #1
 80046e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80046e6:	4822      	ldr	r0, [pc, #136]	; (8004770 <ReWriteOCD+0x114>)
 80046e8:	f004 fa48 	bl	8008b7c <HAL_GPIO_WritePin>
 80046ec:	e005      	b.n	80046fa <ReWriteOCD+0x9e>
	else
		HAL_GPIO_WritePin(O4_GPIO_Port, O4_Pin, RESET);
 80046ee:	2200      	movs	r2, #0
 80046f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80046f4:	481e      	ldr	r0, [pc, #120]	; (8004770 <ReWriteOCD+0x114>)
 80046f6:	f004 fa41 	bl	8008b7c <HAL_GPIO_WritePin>
	if(Status_OCD[5])
 80046fa:	4b1a      	ldr	r3, [pc, #104]	; (8004764 <ReWriteOCD+0x108>)
 80046fc:	795b      	ldrb	r3, [r3, #5]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d006      	beq.n	8004710 <ReWriteOCD+0xb4>
		HAL_GPIO_WritePin(O5_GPIO_Port, O5_Pin, SET);
 8004702:	2201      	movs	r2, #1
 8004704:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004708:	4819      	ldr	r0, [pc, #100]	; (8004770 <ReWriteOCD+0x114>)
 800470a:	f004 fa37 	bl	8008b7c <HAL_GPIO_WritePin>
 800470e:	e005      	b.n	800471c <ReWriteOCD+0xc0>
	else
		HAL_GPIO_WritePin(O5_GPIO_Port, O5_Pin, RESET);
 8004710:	2200      	movs	r2, #0
 8004712:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004716:	4816      	ldr	r0, [pc, #88]	; (8004770 <ReWriteOCD+0x114>)
 8004718:	f004 fa30 	bl	8008b7c <HAL_GPIO_WritePin>
	if(Status_OCD[6])
 800471c:	4b11      	ldr	r3, [pc, #68]	; (8004764 <ReWriteOCD+0x108>)
 800471e:	799b      	ldrb	r3, [r3, #6]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d006      	beq.n	8004732 <ReWriteOCD+0xd6>
		HAL_GPIO_WritePin(O6_GPIO_Port, O6_Pin, SET);
 8004724:	2201      	movs	r2, #1
 8004726:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800472a:	4811      	ldr	r0, [pc, #68]	; (8004770 <ReWriteOCD+0x114>)
 800472c:	f004 fa26 	bl	8008b7c <HAL_GPIO_WritePin>
 8004730:	e005      	b.n	800473e <ReWriteOCD+0xe2>
	else
		HAL_GPIO_WritePin(O6_GPIO_Port, O6_Pin, RESET);
 8004732:	2200      	movs	r2, #0
 8004734:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004738:	480d      	ldr	r0, [pc, #52]	; (8004770 <ReWriteOCD+0x114>)
 800473a:	f004 fa1f 	bl	8008b7c <HAL_GPIO_WritePin>
	if(Status_OCD[7])
 800473e:	4b09      	ldr	r3, [pc, #36]	; (8004764 <ReWriteOCD+0x108>)
 8004740:	79db      	ldrb	r3, [r3, #7]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d006      	beq.n	8004754 <ReWriteOCD+0xf8>
		HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, SET);
 8004746:	2201      	movs	r2, #1
 8004748:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800474c:	4808      	ldr	r0, [pc, #32]	; (8004770 <ReWriteOCD+0x114>)
 800474e:	f004 fa15 	bl	8008b7c <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, RESET);
}
 8004752:	e005      	b.n	8004760 <ReWriteOCD+0x104>
		HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, RESET);
 8004754:	2200      	movs	r2, #0
 8004756:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800475a:	4805      	ldr	r0, [pc, #20]	; (8004770 <ReWriteOCD+0x114>)
 800475c:	f004 fa0e 	bl	8008b7c <HAL_GPIO_WritePin>
}
 8004760:	bf00      	nop
 8004762:	bd80      	pop	{r7, pc}
 8004764:	20000374 	.word	0x20000374
 8004768:	40020000 	.word	0x40020000
 800476c:	40020400 	.word	0x40020400
 8004770:	40021000 	.word	0x40021000

08004774 <SPI_available>:
		HAL_GPIO_WritePin(WR1_GPIO_Port, WR1_Pin, RESET);
}
//     
//     /
void SPI_available(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0
	if(flag_iput_spi2)
 8004778:	4bd6      	ldr	r3, [pc, #856]	; (8004ad4 <SPI_available+0x360>)
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	f000 8470 	beq.w	8005062 <SPI_available+0x8ee>
	{
		switch(SPI_rx_buf[0])	//     !
 8004782:	4bd5      	ldr	r3, [pc, #852]	; (8004ad8 <SPI_available+0x364>)
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	3b01      	subs	r3, #1
 8004788:	2b65      	cmp	r3, #101	; 0x65
 800478a:	f200 82de 	bhi.w	8004d4a <SPI_available+0x5d6>
 800478e:	a201      	add	r2, pc, #4	; (adr r2, 8004794 <SPI_available+0x20>)
 8004790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004794:	0800492d 	.word	0x0800492d
 8004798:	0800493f 	.word	0x0800493f
 800479c:	08004951 	.word	0x08004951
 80047a0:	08004963 	.word	0x08004963
 80047a4:	08004975 	.word	0x08004975
 80047a8:	08004987 	.word	0x08004987
 80047ac:	08004999 	.word	0x08004999
 80047b0:	080049ab 	.word	0x080049ab
 80047b4:	080049bd 	.word	0x080049bd
 80047b8:	08004d4b 	.word	0x08004d4b
 80047bc:	08004d4b 	.word	0x08004d4b
 80047c0:	08004d4b 	.word	0x08004d4b
 80047c4:	08004d4b 	.word	0x08004d4b
 80047c8:	08004d4b 	.word	0x08004d4b
 80047cc:	08004d4b 	.word	0x08004d4b
 80047d0:	080049d1 	.word	0x080049d1
 80047d4:	080049e5 	.word	0x080049e5
 80047d8:	080049f9 	.word	0x080049f9
 80047dc:	08004a0d 	.word	0x08004a0d
 80047e0:	08004a21 	.word	0x08004a21
 80047e4:	08004a35 	.word	0x08004a35
 80047e8:	08004a49 	.word	0x08004a49
 80047ec:	08004a5d 	.word	0x08004a5d
 80047f0:	08004a71 	.word	0x08004a71
 80047f4:	08004a85 	.word	0x08004a85
 80047f8:	08004d4b 	.word	0x08004d4b
 80047fc:	08004d4b 	.word	0x08004d4b
 8004800:	08004d4b 	.word	0x08004d4b
 8004804:	08004d4b 	.word	0x08004d4b
 8004808:	08004d4b 	.word	0x08004d4b
 800480c:	08004d4b 	.word	0x08004d4b
 8004810:	08004a99 	.word	0x08004a99
 8004814:	08004aad 	.word	0x08004aad
 8004818:	08004ac1 	.word	0x08004ac1
 800481c:	08004af5 	.word	0x08004af5
 8004820:	08004b09 	.word	0x08004b09
 8004824:	08004b1d 	.word	0x08004b1d
 8004828:	08004b31 	.word	0x08004b31
 800482c:	08004b45 	.word	0x08004b45
 8004830:	08004b59 	.word	0x08004b59
 8004834:	08004b6d 	.word	0x08004b6d
 8004838:	08004d4b 	.word	0x08004d4b
 800483c:	08004d4b 	.word	0x08004d4b
 8004840:	08004d4b 	.word	0x08004d4b
 8004844:	08004d4b 	.word	0x08004d4b
 8004848:	08004d4b 	.word	0x08004d4b
 800484c:	08004d4b 	.word	0x08004d4b
 8004850:	08004b81 	.word	0x08004b81
 8004854:	08004b95 	.word	0x08004b95
 8004858:	08004ba9 	.word	0x08004ba9
 800485c:	08004bbd 	.word	0x08004bbd
 8004860:	08004bcf 	.word	0x08004bcf
 8004864:	08004be1 	.word	0x08004be1
 8004868:	08004bf3 	.word	0x08004bf3
 800486c:	08004c05 	.word	0x08004c05
 8004870:	08004c17 	.word	0x08004c17
 8004874:	08004c29 	.word	0x08004c29
 8004878:	08004d4b 	.word	0x08004d4b
 800487c:	08004d4b 	.word	0x08004d4b
 8004880:	08004d4b 	.word	0x08004d4b
 8004884:	08004d4b 	.word	0x08004d4b
 8004888:	08004d4b 	.word	0x08004d4b
 800488c:	08004d4b 	.word	0x08004d4b
 8004890:	08004c3b 	.word	0x08004c3b
 8004894:	08004d4b 	.word	0x08004d4b
 8004898:	08004d4b 	.word	0x08004d4b
 800489c:	08004d4b 	.word	0x08004d4b
 80048a0:	08004d4b 	.word	0x08004d4b
 80048a4:	08004d4b 	.word	0x08004d4b
 80048a8:	08004d4b 	.word	0x08004d4b
 80048ac:	08004d4b 	.word	0x08004d4b
 80048b0:	08004d4b 	.word	0x08004d4b
 80048b4:	08004c4d 	.word	0x08004c4d
 80048b8:	08004d4b 	.word	0x08004d4b
 80048bc:	08004d4b 	.word	0x08004d4b
 80048c0:	08004d4b 	.word	0x08004d4b
 80048c4:	08004d4b 	.word	0x08004d4b
 80048c8:	08004d4b 	.word	0x08004d4b
 80048cc:	08004d4b 	.word	0x08004d4b
 80048d0:	08004c5f 	.word	0x08004c5f
 80048d4:	08004c71 	.word	0x08004c71
 80048d8:	08004c83 	.word	0x08004c83
 80048dc:	08004c95 	.word	0x08004c95
 80048e0:	08004ca9 	.word	0x08004ca9
 80048e4:	08004cbd 	.word	0x08004cbd
 80048e8:	08004cd1 	.word	0x08004cd1
 80048ec:	08004ce5 	.word	0x08004ce5
 80048f0:	08004cf7 	.word	0x08004cf7
 80048f4:	08004d09 	.word	0x08004d09
 80048f8:	08004d4b 	.word	0x08004d4b
 80048fc:	08004d4b 	.word	0x08004d4b
 8004900:	08004d4b 	.word	0x08004d4b
 8004904:	08004d4b 	.word	0x08004d4b
 8004908:	08004d4b 	.word	0x08004d4b
 800490c:	08004d4b 	.word	0x08004d4b
 8004910:	08004d39 	.word	0x08004d39
 8004914:	08004d4b 	.word	0x08004d4b
 8004918:	08004d4b 	.word	0x08004d4b
 800491c:	08004d4b 	.word	0x08004d4b
 8004920:	08004d4b 	.word	0x08004d4b
 8004924:	08004d4b 	.word	0x08004d4b
 8004928:	08004d4b 	.word	0x08004d4b
		{
				//------------------------ ------------------------
			case OC0_ON:
				Status_OCD[0] = 1;
 800492c:	4b6b      	ldr	r3, [pc, #428]	; (8004adc <SPI_available+0x368>)
 800492e:	2201      	movs	r2, #1
 8004930:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, SET);
 8004932:	2201      	movs	r2, #1
 8004934:	2101      	movs	r1, #1
 8004936:	486a      	ldr	r0, [pc, #424]	; (8004ae0 <SPI_available+0x36c>)
 8004938:	f004 f920 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 800493c:	e205      	b.n	8004d4a <SPI_available+0x5d6>
			case OC0_OFF:
				Status_OCD[0] = 0;
 800493e:	4b67      	ldr	r3, [pc, #412]	; (8004adc <SPI_available+0x368>)
 8004940:	2200      	movs	r2, #0
 8004942:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(O0_GPIO_Port, O0_Pin, RESET);
 8004944:	2200      	movs	r2, #0
 8004946:	2101      	movs	r1, #1
 8004948:	4865      	ldr	r0, [pc, #404]	; (8004ae0 <SPI_available+0x36c>)
 800494a:	f004 f917 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 800494e:	e1fc      	b.n	8004d4a <SPI_available+0x5d6>
			case OC1_ON:
				Status_OCD[1] = 1;
 8004950:	4b62      	ldr	r3, [pc, #392]	; (8004adc <SPI_available+0x368>)
 8004952:	2201      	movs	r2, #1
 8004954:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(O1_GPIO_Port, O1_Pin, SET);
 8004956:	2201      	movs	r2, #1
 8004958:	2101      	movs	r1, #1
 800495a:	4862      	ldr	r0, [pc, #392]	; (8004ae4 <SPI_available+0x370>)
 800495c:	f004 f90e 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004960:	e1f3      	b.n	8004d4a <SPI_available+0x5d6>
			case OC1_OFF:
				Status_OCD[1] = 0;
 8004962:	4b5e      	ldr	r3, [pc, #376]	; (8004adc <SPI_available+0x368>)
 8004964:	2200      	movs	r2, #0
 8004966:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(O1_GPIO_Port, O1_Pin, RESET);
 8004968:	2200      	movs	r2, #0
 800496a:	2101      	movs	r1, #1
 800496c:	485d      	ldr	r0, [pc, #372]	; (8004ae4 <SPI_available+0x370>)
 800496e:	f004 f905 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004972:	e1ea      	b.n	8004d4a <SPI_available+0x5d6>
			case OC2_ON:
				Status_OCD[2] = 1;
 8004974:	4b59      	ldr	r3, [pc, #356]	; (8004adc <SPI_available+0x368>)
 8004976:	2201      	movs	r2, #1
 8004978:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(O2_GPIO_Port, O2_Pin, SET);
 800497a:	2201      	movs	r2, #1
 800497c:	2102      	movs	r1, #2
 800497e:	4859      	ldr	r0, [pc, #356]	; (8004ae4 <SPI_available+0x370>)
 8004980:	f004 f8fc 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004984:	e1e1      	b.n	8004d4a <SPI_available+0x5d6>
			case OC2_OFF:
				Status_OCD[2] = 0;
 8004986:	4b55      	ldr	r3, [pc, #340]	; (8004adc <SPI_available+0x368>)
 8004988:	2200      	movs	r2, #0
 800498a:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(O2_GPIO_Port, O2_Pin, RESET);
 800498c:	2200      	movs	r2, #0
 800498e:	2102      	movs	r1, #2
 8004990:	4854      	ldr	r0, [pc, #336]	; (8004ae4 <SPI_available+0x370>)
 8004992:	f004 f8f3 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004996:	e1d8      	b.n	8004d4a <SPI_available+0x5d6>
			case OC3_ON:
				Status_OCD[3] = 1;
 8004998:	4b50      	ldr	r3, [pc, #320]	; (8004adc <SPI_available+0x368>)
 800499a:	2201      	movs	r2, #1
 800499c:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(O3_GPIO_Port, O3_Pin, SET);
 800499e:	2201      	movs	r2, #1
 80049a0:	2180      	movs	r1, #128	; 0x80
 80049a2:	4851      	ldr	r0, [pc, #324]	; (8004ae8 <SPI_available+0x374>)
 80049a4:	f004 f8ea 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 80049a8:	e1cf      	b.n	8004d4a <SPI_available+0x5d6>
			case OC3_OFF:
				Status_OCD[3] = 0;
 80049aa:	4b4c      	ldr	r3, [pc, #304]	; (8004adc <SPI_available+0x368>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(O3_GPIO_Port, O3_Pin, RESET);
 80049b0:	2200      	movs	r2, #0
 80049b2:	2180      	movs	r1, #128	; 0x80
 80049b4:	484c      	ldr	r0, [pc, #304]	; (8004ae8 <SPI_available+0x374>)
 80049b6:	f004 f8e1 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 80049ba:	e1c6      	b.n	8004d4a <SPI_available+0x5d6>
			case OC4_ON:
				Status_OCD[4] = 1;
 80049bc:	4b47      	ldr	r3, [pc, #284]	; (8004adc <SPI_available+0x368>)
 80049be:	2201      	movs	r2, #1
 80049c0:	711a      	strb	r2, [r3, #4]
				HAL_GPIO_WritePin(O4_GPIO_Port, O4_Pin, SET);
 80049c2:	2201      	movs	r2, #1
 80049c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80049c8:	4847      	ldr	r0, [pc, #284]	; (8004ae8 <SPI_available+0x374>)
 80049ca:	f004 f8d7 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 80049ce:	e1bc      	b.n	8004d4a <SPI_available+0x5d6>
			case OC4_OFF:
				Status_OCD[4] = 0;
 80049d0:	4b42      	ldr	r3, [pc, #264]	; (8004adc <SPI_available+0x368>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	711a      	strb	r2, [r3, #4]
				HAL_GPIO_WritePin(O4_GPIO_Port, O4_Pin, RESET);
 80049d6:	2200      	movs	r2, #0
 80049d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80049dc:	4842      	ldr	r0, [pc, #264]	; (8004ae8 <SPI_available+0x374>)
 80049de:	f004 f8cd 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 80049e2:	e1b2      	b.n	8004d4a <SPI_available+0x5d6>
			case OC5_ON:
				Status_OCD[5] = 1;
 80049e4:	4b3d      	ldr	r3, [pc, #244]	; (8004adc <SPI_available+0x368>)
 80049e6:	2201      	movs	r2, #1
 80049e8:	715a      	strb	r2, [r3, #5]
				HAL_GPIO_WritePin(O5_GPIO_Port, O5_Pin, SET);
 80049ea:	2201      	movs	r2, #1
 80049ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049f0:	483d      	ldr	r0, [pc, #244]	; (8004ae8 <SPI_available+0x374>)
 80049f2:	f004 f8c3 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 80049f6:	e1a8      	b.n	8004d4a <SPI_available+0x5d6>
			case OC5_OFF:
				Status_OCD[5] = 0;
 80049f8:	4b38      	ldr	r3, [pc, #224]	; (8004adc <SPI_available+0x368>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	715a      	strb	r2, [r3, #5]
				HAL_GPIO_WritePin(O5_GPIO_Port, O5_Pin, RESET);
 80049fe:	2200      	movs	r2, #0
 8004a00:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004a04:	4838      	ldr	r0, [pc, #224]	; (8004ae8 <SPI_available+0x374>)
 8004a06:	f004 f8b9 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004a0a:	e19e      	b.n	8004d4a <SPI_available+0x5d6>
			case OC6_ON:
				Status_OCD[6] = 1;
 8004a0c:	4b33      	ldr	r3, [pc, #204]	; (8004adc <SPI_available+0x368>)
 8004a0e:	2201      	movs	r2, #1
 8004a10:	719a      	strb	r2, [r3, #6]
				HAL_GPIO_WritePin(O6_GPIO_Port, O6_Pin, SET);
 8004a12:	2201      	movs	r2, #1
 8004a14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a18:	4833      	ldr	r0, [pc, #204]	; (8004ae8 <SPI_available+0x374>)
 8004a1a:	f004 f8af 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004a1e:	e194      	b.n	8004d4a <SPI_available+0x5d6>
			case OC6_OFF:
				Status_OCD[6] = 0;
 8004a20:	4b2e      	ldr	r3, [pc, #184]	; (8004adc <SPI_available+0x368>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	719a      	strb	r2, [r3, #6]
				HAL_GPIO_WritePin(O6_GPIO_Port, O6_Pin, RESET);
 8004a26:	2200      	movs	r2, #0
 8004a28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a2c:	482e      	ldr	r0, [pc, #184]	; (8004ae8 <SPI_available+0x374>)
 8004a2e:	f004 f8a5 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004a32:	e18a      	b.n	8004d4a <SPI_available+0x5d6>
			case OC7_ON:
				Status_OCD[7] = 1;
 8004a34:	4b29      	ldr	r3, [pc, #164]	; (8004adc <SPI_available+0x368>)
 8004a36:	2201      	movs	r2, #1
 8004a38:	71da      	strb	r2, [r3, #7]
				HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, SET);
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a40:	4829      	ldr	r0, [pc, #164]	; (8004ae8 <SPI_available+0x374>)
 8004a42:	f004 f89b 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004a46:	e180      	b.n	8004d4a <SPI_available+0x5d6>
			case OC7_OFF:
				Status_OCD[7] = 0;
 8004a48:	4b24      	ldr	r3, [pc, #144]	; (8004adc <SPI_available+0x368>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	71da      	strb	r2, [r3, #7]
				HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, RESET);
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a54:	4824      	ldr	r0, [pc, #144]	; (8004ae8 <SPI_available+0x374>)
 8004a56:	f004 f891 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004a5a:	e176      	b.n	8004d4a <SPI_available+0x5d6>
				//------------------------------------------------------------------
				//-------------------------- --------------------------
			case DIN0_R:
				Status_DIN[0] = 1;
 8004a5c:	4b23      	ldr	r3, [pc, #140]	; (8004aec <SPI_available+0x378>)
 8004a5e:	2201      	movs	r2, #1
 8004a60:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(IN0_GPIO_Port, IN0_Pin, SET);
 8004a62:	2201      	movs	r2, #1
 8004a64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a68:	4821      	ldr	r0, [pc, #132]	; (8004af0 <SPI_available+0x37c>)
 8004a6a:	f004 f887 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004a6e:	e16c      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN0_F:
				Status_DIN[0] = 0;
 8004a70:	4b1e      	ldr	r3, [pc, #120]	; (8004aec <SPI_available+0x378>)
 8004a72:	2200      	movs	r2, #0
 8004a74:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(IN0_GPIO_Port, IN0_Pin, RESET);
 8004a76:	2200      	movs	r2, #0
 8004a78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a7c:	481c      	ldr	r0, [pc, #112]	; (8004af0 <SPI_available+0x37c>)
 8004a7e:	f004 f87d 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004a82:	e162      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN1_R:
				Status_DIN[1] = 1;
 8004a84:	4b19      	ldr	r3, [pc, #100]	; (8004aec <SPI_available+0x378>)
 8004a86:	2201      	movs	r2, #1
 8004a88:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, SET);
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004a90:	4817      	ldr	r0, [pc, #92]	; (8004af0 <SPI_available+0x37c>)
 8004a92:	f004 f873 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004a96:	e158      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN1_F:
				Status_DIN[1] = 0;
 8004a98:	4b14      	ldr	r3, [pc, #80]	; (8004aec <SPI_available+0x378>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, RESET);
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004aa4:	4812      	ldr	r0, [pc, #72]	; (8004af0 <SPI_available+0x37c>)
 8004aa6:	f004 f869 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004aaa:	e14e      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN2_R:
				Status_DIN[2] = 1;
 8004aac:	4b0f      	ldr	r3, [pc, #60]	; (8004aec <SPI_available+0x378>)
 8004aae:	2201      	movs	r2, #1
 8004ab0:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, SET);
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004ab8:	480d      	ldr	r0, [pc, #52]	; (8004af0 <SPI_available+0x37c>)
 8004aba:	f004 f85f 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004abe:	e144      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN2_F:
				Status_DIN[2] = 0;
 8004ac0:	4b0a      	ldr	r3, [pc, #40]	; (8004aec <SPI_available+0x378>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, RESET);
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004acc:	4808      	ldr	r0, [pc, #32]	; (8004af0 <SPI_available+0x37c>)
 8004ace:	f004 f855 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004ad2:	e13a      	b.n	8004d4a <SPI_available+0x5d6>
 8004ad4:	20000389 	.word	0x20000389
 8004ad8:	20000384 	.word	0x20000384
 8004adc:	20000374 	.word	0x20000374
 8004ae0:	40020000 	.word	0x40020000
 8004ae4:	40020400 	.word	0x40020400
 8004ae8:	40021000 	.word	0x40021000
 8004aec:	20000364 	.word	0x20000364
 8004af0:	40020c00 	.word	0x40020c00
			case DIN3_R:
				Status_DIN[3] = 1;
 8004af4:	4b89      	ldr	r3, [pc, #548]	; (8004d1c <SPI_available+0x5a8>)
 8004af6:	2201      	movs	r2, #1
 8004af8:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, SET);
 8004afa:	2201      	movs	r2, #1
 8004afc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b00:	4887      	ldr	r0, [pc, #540]	; (8004d20 <SPI_available+0x5ac>)
 8004b02:	f004 f83b 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004b06:	e120      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN3_F:
				Status_DIN[3] = 0;
 8004b08:	4b84      	ldr	r3, [pc, #528]	; (8004d1c <SPI_available+0x5a8>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, RESET);
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b14:	4882      	ldr	r0, [pc, #520]	; (8004d20 <SPI_available+0x5ac>)
 8004b16:	f004 f831 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004b1a:	e116      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN4_R:
				Status_DIN[4] = 1;
 8004b1c:	4b7f      	ldr	r3, [pc, #508]	; (8004d1c <SPI_available+0x5a8>)
 8004b1e:	2201      	movs	r2, #1
 8004b20:	711a      	strb	r2, [r3, #4]
				HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, SET);
 8004b22:	2201      	movs	r2, #1
 8004b24:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b28:	487d      	ldr	r0, [pc, #500]	; (8004d20 <SPI_available+0x5ac>)
 8004b2a:	f004 f827 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004b2e:	e10c      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN4_F:
				Status_DIN[4] = 0;
 8004b30:	4b7a      	ldr	r3, [pc, #488]	; (8004d1c <SPI_available+0x5a8>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	711a      	strb	r2, [r3, #4]
				HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, RESET);
 8004b36:	2200      	movs	r2, #0
 8004b38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b3c:	4878      	ldr	r0, [pc, #480]	; (8004d20 <SPI_available+0x5ac>)
 8004b3e:	f004 f81d 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004b42:	e102      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN5_R:
				Status_DIN[5] = 1;
 8004b44:	4b75      	ldr	r3, [pc, #468]	; (8004d1c <SPI_available+0x5a8>)
 8004b46:	2201      	movs	r2, #1
 8004b48:	715a      	strb	r2, [r3, #5]
				HAL_GPIO_WritePin(IN5_GPIO_Port, IN5_Pin, SET);
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b50:	4873      	ldr	r0, [pc, #460]	; (8004d20 <SPI_available+0x5ac>)
 8004b52:	f004 f813 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004b56:	e0f8      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN5_F:
				Status_DIN[5] = 0;
 8004b58:	4b70      	ldr	r3, [pc, #448]	; (8004d1c <SPI_available+0x5a8>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	715a      	strb	r2, [r3, #5]
				HAL_GPIO_WritePin(IN5_GPIO_Port, IN5_Pin, RESET);
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b64:	486e      	ldr	r0, [pc, #440]	; (8004d20 <SPI_available+0x5ac>)
 8004b66:	f004 f809 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004b6a:	e0ee      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN6_R:
				Status_DIN[6] = 1;
 8004b6c:	4b6b      	ldr	r3, [pc, #428]	; (8004d1c <SPI_available+0x5a8>)
 8004b6e:	2201      	movs	r2, #1
 8004b70:	719a      	strb	r2, [r3, #6]
				HAL_GPIO_WritePin(IN6_GPIO_Port, IN6_Pin, SET);
 8004b72:	2201      	movs	r2, #1
 8004b74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004b78:	4869      	ldr	r0, [pc, #420]	; (8004d20 <SPI_available+0x5ac>)
 8004b7a:	f003 ffff 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004b7e:	e0e4      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN6_F:
				Status_DIN[6] = 0;
 8004b80:	4b66      	ldr	r3, [pc, #408]	; (8004d1c <SPI_available+0x5a8>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	719a      	strb	r2, [r3, #6]
				HAL_GPIO_WritePin(IN6_GPIO_Port, IN6_Pin, RESET);
 8004b86:	2200      	movs	r2, #0
 8004b88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004b8c:	4864      	ldr	r0, [pc, #400]	; (8004d20 <SPI_available+0x5ac>)
 8004b8e:	f003 fff5 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004b92:	e0da      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN7_R:
				Status_DIN[7] = 1;
 8004b94:	4b61      	ldr	r3, [pc, #388]	; (8004d1c <SPI_available+0x5a8>)
 8004b96:	2201      	movs	r2, #1
 8004b98:	71da      	strb	r2, [r3, #7]
				HAL_GPIO_WritePin(IN7_GPIO_Port, IN7_Pin, SET);
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ba0:	485f      	ldr	r0, [pc, #380]	; (8004d20 <SPI_available+0x5ac>)
 8004ba2:	f003 ffeb 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004ba6:	e0d0      	b.n	8004d4a <SPI_available+0x5d6>
			case DIN7_F:
				Status_DIN[7] = 0;
 8004ba8:	4b5c      	ldr	r3, [pc, #368]	; (8004d1c <SPI_available+0x5a8>)
 8004baa:	2200      	movs	r2, #0
 8004bac:	71da      	strb	r2, [r3, #7]
				HAL_GPIO_WritePin(IN7_GPIO_Port, IN7_Pin, RESET);
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bb4:	485a      	ldr	r0, [pc, #360]	; (8004d20 <SPI_available+0x5ac>)
 8004bb6:	f003 ffe1 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004bba:	e0c6      	b.n	8004d4a <SPI_available+0x5d6>
				//------------------------------------------------------------------
				//------------------------- -------------------------
			case AIN0_ON:
				Status_AIN[0] = 1;
 8004bbc:	4b59      	ldr	r3, [pc, #356]	; (8004d24 <SPI_available+0x5b0>)
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(AIN0_GPIO_Port, AIN0_Pin, SET);
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	2108      	movs	r1, #8
 8004bc6:	4858      	ldr	r0, [pc, #352]	; (8004d28 <SPI_available+0x5b4>)
 8004bc8:	f003 ffd8 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004bcc:	e0bd      	b.n	8004d4a <SPI_available+0x5d6>
			case AIN0_OFF:
				Status_AIN[0] = 0;
 8004bce:	4b55      	ldr	r3, [pc, #340]	; (8004d24 <SPI_available+0x5b0>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(AIN0_GPIO_Port, AIN0_Pin, RESET);
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	2108      	movs	r1, #8
 8004bd8:	4853      	ldr	r0, [pc, #332]	; (8004d28 <SPI_available+0x5b4>)
 8004bda:	f003 ffcf 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004bde:	e0b4      	b.n	8004d4a <SPI_available+0x5d6>
			case AIN1_ON:
				Status_AIN[1] = 1;
 8004be0:	4b50      	ldr	r3, [pc, #320]	; (8004d24 <SPI_available+0x5b0>)
 8004be2:	2201      	movs	r2, #1
 8004be4:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, SET);
 8004be6:	2201      	movs	r2, #1
 8004be8:	2110      	movs	r1, #16
 8004bea:	484f      	ldr	r0, [pc, #316]	; (8004d28 <SPI_available+0x5b4>)
 8004bec:	f003 ffc6 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004bf0:	e0ab      	b.n	8004d4a <SPI_available+0x5d6>
			case AIN1_OFF:
				Status_AIN[1] = 0;
 8004bf2:	4b4c      	ldr	r3, [pc, #304]	; (8004d24 <SPI_available+0x5b0>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, RESET);
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	2110      	movs	r1, #16
 8004bfc:	484a      	ldr	r0, [pc, #296]	; (8004d28 <SPI_available+0x5b4>)
 8004bfe:	f003 ffbd 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004c02:	e0a2      	b.n	8004d4a <SPI_available+0x5d6>
			case AIN2_ON:
				Status_AIN[2] = 1;
 8004c04:	4b47      	ldr	r3, [pc, #284]	; (8004d24 <SPI_available+0x5b0>)
 8004c06:	2201      	movs	r2, #1
 8004c08:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, SET);
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	2120      	movs	r1, #32
 8004c0e:	4846      	ldr	r0, [pc, #280]	; (8004d28 <SPI_available+0x5b4>)
 8004c10:	f003 ffb4 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004c14:	e099      	b.n	8004d4a <SPI_available+0x5d6>
			case AIN2_OFF:
				Status_AIN[2] = 0;
 8004c16:	4b43      	ldr	r3, [pc, #268]	; (8004d24 <SPI_available+0x5b0>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, RESET);
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2120      	movs	r1, #32
 8004c20:	4841      	ldr	r0, [pc, #260]	; (8004d28 <SPI_available+0x5b4>)
 8004c22:	f003 ffab 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004c26:	e090      	b.n	8004d4a <SPI_available+0x5d6>
			case AIN3_ON:
				Status_AIN[3] = 1;
 8004c28:	4b3e      	ldr	r3, [pc, #248]	; (8004d24 <SPI_available+0x5b0>)
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(AIN3_GPIO_Port, AIN3_Pin, SET);
 8004c2e:	2201      	movs	r2, #1
 8004c30:	2140      	movs	r1, #64	; 0x40
 8004c32:	483d      	ldr	r0, [pc, #244]	; (8004d28 <SPI_available+0x5b4>)
 8004c34:	f003 ffa2 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004c38:	e087      	b.n	8004d4a <SPI_available+0x5d6>
			case AIN3_OFF:
				Status_AIN[3] = 0;
 8004c3a:	4b3a      	ldr	r3, [pc, #232]	; (8004d24 <SPI_available+0x5b0>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(AIN3_GPIO_Port, AIN3_Pin, RESET);
 8004c40:	2200      	movs	r2, #0
 8004c42:	2140      	movs	r1, #64	; 0x40
 8004c44:	4838      	ldr	r0, [pc, #224]	; (8004d28 <SPI_available+0x5b4>)
 8004c46:	f003 ff99 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004c4a:	e07e      	b.n	8004d4a <SPI_available+0x5d6>
				//------------------------------------------------------------------
				//---------------------------- ----------------------------
			case PWM0_ON:
				Status_PWM[0] = 1;
 8004c4c:	4b37      	ldr	r3, [pc, #220]	; (8004d2c <SPI_available+0x5b8>)
 8004c4e:	2201      	movs	r2, #1
 8004c50:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(PWM0_GPIO_Port, PWM0_Pin, SET);
 8004c52:	2201      	movs	r2, #1
 8004c54:	2140      	movs	r1, #64	; 0x40
 8004c56:	4836      	ldr	r0, [pc, #216]	; (8004d30 <SPI_available+0x5bc>)
 8004c58:	f003 ff90 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004c5c:	e075      	b.n	8004d4a <SPI_available+0x5d6>
			case PWM0_OFF:
				Status_PWM[0] = 0;
 8004c5e:	4b33      	ldr	r3, [pc, #204]	; (8004d2c <SPI_available+0x5b8>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(PWM0_GPIO_Port, PWM0_Pin, RESET);
 8004c64:	2200      	movs	r2, #0
 8004c66:	2140      	movs	r1, #64	; 0x40
 8004c68:	4831      	ldr	r0, [pc, #196]	; (8004d30 <SPI_available+0x5bc>)
 8004c6a:	f003 ff87 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004c6e:	e06c      	b.n	8004d4a <SPI_available+0x5d6>
			case PWM1_ON:
				Status_PWM[1] = 1;
 8004c70:	4b2e      	ldr	r3, [pc, #184]	; (8004d2c <SPI_available+0x5b8>)
 8004c72:	2201      	movs	r2, #1
 8004c74:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(PWM1_GPIO_Port, PWM1_Pin, SET);
 8004c76:	2201      	movs	r2, #1
 8004c78:	2180      	movs	r1, #128	; 0x80
 8004c7a:	482d      	ldr	r0, [pc, #180]	; (8004d30 <SPI_available+0x5bc>)
 8004c7c:	f003 ff7e 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004c80:	e063      	b.n	8004d4a <SPI_available+0x5d6>
			case PWM1_OFF:
				Status_PWM[1] = 0;
 8004c82:	4b2a      	ldr	r3, [pc, #168]	; (8004d2c <SPI_available+0x5b8>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(PWM1_GPIO_Port, PWM1_Pin, RESET);
 8004c88:	2200      	movs	r2, #0
 8004c8a:	2180      	movs	r1, #128	; 0x80
 8004c8c:	4828      	ldr	r0, [pc, #160]	; (8004d30 <SPI_available+0x5bc>)
 8004c8e:	f003 ff75 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004c92:	e05a      	b.n	8004d4a <SPI_available+0x5d6>
			case PWM2_ON:
				Status_PWM[2] = 1;
 8004c94:	4b25      	ldr	r3, [pc, #148]	; (8004d2c <SPI_available+0x5b8>)
 8004c96:	2201      	movs	r2, #1
 8004c98:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(PWM2_GPIO_Port, PWM2_Pin, SET);
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ca0:	4823      	ldr	r0, [pc, #140]	; (8004d30 <SPI_available+0x5bc>)
 8004ca2:	f003 ff6b 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004ca6:	e050      	b.n	8004d4a <SPI_available+0x5d6>
			case PWM2_OFF:
				Status_PWM[2] = 0;
 8004ca8:	4b20      	ldr	r3, [pc, #128]	; (8004d2c <SPI_available+0x5b8>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(PWM2_GPIO_Port, PWM2_Pin, RESET);
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cb4:	481e      	ldr	r0, [pc, #120]	; (8004d30 <SPI_available+0x5bc>)
 8004cb6:	f003 ff61 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004cba:	e046      	b.n	8004d4a <SPI_available+0x5d6>
			case PWM3_ON:
				Status_PWM[3] = 1;
 8004cbc:	4b1b      	ldr	r3, [pc, #108]	; (8004d2c <SPI_available+0x5b8>)
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(PWM3_GPIO_Port, PWM3_Pin, SET);
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cc8:	4819      	ldr	r0, [pc, #100]	; (8004d30 <SPI_available+0x5bc>)
 8004cca:	f003 ff57 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004cce:	e03c      	b.n	8004d4a <SPI_available+0x5d6>
			case PWM3_OFF:
				Status_PWM[3] = 0;
 8004cd0:	4b16      	ldr	r3, [pc, #88]	; (8004d2c <SPI_available+0x5b8>)
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	70da      	strb	r2, [r3, #3]
				HAL_GPIO_WritePin(PWM3_GPIO_Port, PWM3_Pin, RESET);
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cdc:	4814      	ldr	r0, [pc, #80]	; (8004d30 <SPI_available+0x5bc>)
 8004cde:	f003 ff4d 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004ce2:	e032      	b.n	8004d4a <SPI_available+0x5d6>
				//------------------------------------------------------------------
				//-------------------------- 1-Wire---------------------------
			case WR0_ON:
				Status_1WR[0] = 1;
 8004ce4:	4b13      	ldr	r3, [pc, #76]	; (8004d34 <SPI_available+0x5c0>)
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(WR0_GPIO_Port, WR0_Pin, SET);
 8004cea:	2201      	movs	r2, #1
 8004cec:	2101      	movs	r1, #1
 8004cee:	480c      	ldr	r0, [pc, #48]	; (8004d20 <SPI_available+0x5ac>)
 8004cf0:	f003 ff44 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004cf4:	e029      	b.n	8004d4a <SPI_available+0x5d6>
			case WR0_OFF:
				Status_1WR[0] = 0;
 8004cf6:	4b0f      	ldr	r3, [pc, #60]	; (8004d34 <SPI_available+0x5c0>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(WR0_GPIO_Port, WR0_Pin, RESET);
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	2101      	movs	r1, #1
 8004d00:	4807      	ldr	r0, [pc, #28]	; (8004d20 <SPI_available+0x5ac>)
 8004d02:	f003 ff3b 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004d06:	e020      	b.n	8004d4a <SPI_available+0x5d6>
			case WR1_ON:
				Status_1WR[1] = 1;
 8004d08:	4b0a      	ldr	r3, [pc, #40]	; (8004d34 <SPI_available+0x5c0>)
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(WR1_GPIO_Port, WR1_Pin, SET);
 8004d0e:	2201      	movs	r2, #1
 8004d10:	2102      	movs	r1, #2
 8004d12:	4803      	ldr	r0, [pc, #12]	; (8004d20 <SPI_available+0x5ac>)
 8004d14:	f003 ff32 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004d18:	e017      	b.n	8004d4a <SPI_available+0x5d6>
 8004d1a:	bf00      	nop
 8004d1c:	20000364 	.word	0x20000364
 8004d20:	40020c00 	.word	0x40020c00
 8004d24:	2000035c 	.word	0x2000035c
 8004d28:	40020000 	.word	0x40020000
 8004d2c:	2000036c 	.word	0x2000036c
 8004d30:	40020800 	.word	0x40020800
 8004d34:	2000037c 	.word	0x2000037c
			case WR1_OFF:
				Status_1WR[1] = 0;
 8004d38:	4ba1      	ldr	r3, [pc, #644]	; (8004fc0 <SPI_available+0x84c>)
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_WritePin(WR1_GPIO_Port, WR1_Pin, RESET);
 8004d3e:	2200      	movs	r2, #0
 8004d40:	2102      	movs	r1, #2
 8004d42:	48a0      	ldr	r0, [pc, #640]	; (8004fc4 <SPI_available+0x850>)
 8004d44:	f003 ff1a 	bl	8008b7c <HAL_GPIO_WritePin>
				break;
 8004d48:	bf00      	nop
				break;
			case INTERFACE_TEST:
				break;
				//------------------------------------------------------------------
		}
		if(SPI_rx_buf[0] == MCU_OUTPUT)
 8004d4a:	4b9f      	ldr	r3, [pc, #636]	; (8004fc8 <SPI_available+0x854>)
 8004d4c:	781b      	ldrb	r3, [r3, #0]
 8004d4e:	2bc0      	cmp	r3, #192	; 0xc0
 8004d50:	d136      	bne.n	8004dc0 <SPI_available+0x64c>
		{
			tp = 1;
 8004d52:	4b9e      	ldr	r3, [pc, #632]	; (8004fcc <SPI_available+0x858>)
 8004d54:	2201      	movs	r2, #1
 8004d56:	701a      	strb	r2, [r3, #0]
			tp1 = 1;
 8004d58:	4b9d      	ldr	r3, [pc, #628]	; (8004fd0 <SPI_available+0x85c>)
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	701a      	strb	r2, [r3, #0]
			SEND_str("start\n");
 8004d5e:	489d      	ldr	r0, [pc, #628]	; (8004fd4 <SPI_available+0x860>)
 8004d60:	f7fd f8a6 	bl	8001eb0 <SEND_str>
			SEND_str("status_OCD ");
 8004d64:	489c      	ldr	r0, [pc, #624]	; (8004fd8 <SPI_available+0x864>)
 8004d66:	f7fd f8a3 	bl	8001eb0 <SEND_str>
			USART_Tx(Status_OCD[0]);
 8004d6a:	4b9c      	ldr	r3, [pc, #624]	; (8004fdc <SPI_available+0x868>)
 8004d6c:	781b      	ldrb	r3, [r3, #0]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7fd f886 	bl	8001e80 <USART_Tx>
			USART_Tx(Status_OCD[1]);
 8004d74:	4b99      	ldr	r3, [pc, #612]	; (8004fdc <SPI_available+0x868>)
 8004d76:	785b      	ldrb	r3, [r3, #1]
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f7fd f881 	bl	8001e80 <USART_Tx>
			USART_Tx(Status_OCD[2]);
 8004d7e:	4b97      	ldr	r3, [pc, #604]	; (8004fdc <SPI_available+0x868>)
 8004d80:	789b      	ldrb	r3, [r3, #2]
 8004d82:	4618      	mov	r0, r3
 8004d84:	f7fd f87c 	bl	8001e80 <USART_Tx>
			USART_Tx(Status_OCD[3]);
 8004d88:	4b94      	ldr	r3, [pc, #592]	; (8004fdc <SPI_available+0x868>)
 8004d8a:	78db      	ldrb	r3, [r3, #3]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7fd f877 	bl	8001e80 <USART_Tx>
			USART_Tx(Status_OCD[4]);
 8004d92:	4b92      	ldr	r3, [pc, #584]	; (8004fdc <SPI_available+0x868>)
 8004d94:	791b      	ldrb	r3, [r3, #4]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7fd f872 	bl	8001e80 <USART_Tx>
			USART_Tx(Status_OCD[5]);
 8004d9c:	4b8f      	ldr	r3, [pc, #572]	; (8004fdc <SPI_available+0x868>)
 8004d9e:	795b      	ldrb	r3, [r3, #5]
 8004da0:	4618      	mov	r0, r3
 8004da2:	f7fd f86d 	bl	8001e80 <USART_Tx>
			USART_Tx(Status_OCD[6]);
 8004da6:	4b8d      	ldr	r3, [pc, #564]	; (8004fdc <SPI_available+0x868>)
 8004da8:	799b      	ldrb	r3, [r3, #6]
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7fd f868 	bl	8001e80 <USART_Tx>
			USART_Tx(Status_OCD[7]);
 8004db0:	4b8a      	ldr	r3, [pc, #552]	; (8004fdc <SPI_available+0x868>)
 8004db2:	79db      	ldrb	r3, [r3, #7]
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7fd f863 	bl	8001e80 <USART_Tx>
			SEND_str(" END_status_OCD\n");
 8004dba:	4889      	ldr	r0, [pc, #548]	; (8004fe0 <SPI_available+0x86c>)
 8004dbc:	f7fd f878 	bl	8001eb0 <SEND_str>
//			else
//				HAL_GPIO_WritePin(O7_GPIO_Port, O7_Pin, RESET);
			//-------------------------------------------------------

		}
		if(tp)
 8004dc0:	4b82      	ldr	r3, [pc, #520]	; (8004fcc <SPI_available+0x858>)
 8004dc2:	781b      	ldrb	r3, [r3, #0]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f000 811f 	beq.w	8005008 <SPI_available+0x894>
		{
			if(i == 0)
 8004dca:	4b86      	ldr	r3, [pc, #536]	; (8004fe4 <SPI_available+0x870>)
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d128      	bne.n	8004e24 <SPI_available+0x6b0>
			{
				SPI_tx_buf[0] = Status_AIN[j];
 8004dd2:	4b85      	ldr	r3, [pc, #532]	; (8004fe8 <SPI_available+0x874>)
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	4b84      	ldr	r3, [pc, #528]	; (8004fec <SPI_available+0x878>)
 8004dda:	5c9a      	ldrb	r2, [r3, r2]
 8004ddc:	4b84      	ldr	r3, [pc, #528]	; (8004ff0 <SPI_available+0x87c>)
 8004dde:	701a      	strb	r2, [r3, #0]
				j++;
 8004de0:	4b81      	ldr	r3, [pc, #516]	; (8004fe8 <SPI_available+0x874>)
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	3301      	adds	r3, #1
 8004de6:	b2da      	uxtb	r2, r3
 8004de8:	4b7f      	ldr	r3, [pc, #508]	; (8004fe8 <SPI_available+0x874>)
 8004dea:	701a      	strb	r2, [r3, #0]
				if(j > 7)
 8004dec:	4b7e      	ldr	r3, [pc, #504]	; (8004fe8 <SPI_available+0x874>)
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	2b07      	cmp	r3, #7
 8004df2:	d908      	bls.n	8004e06 <SPI_available+0x692>
				{
					j = 0;
 8004df4:	4b7c      	ldr	r3, [pc, #496]	; (8004fe8 <SPI_available+0x874>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	701a      	strb	r2, [r3, #0]
					i++;
 8004dfa:	4b7a      	ldr	r3, [pc, #488]	; (8004fe4 <SPI_available+0x870>)
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	3301      	adds	r3, #1
 8004e00:	b2da      	uxtb	r2, r3
 8004e02:	4b78      	ldr	r3, [pc, #480]	; (8004fe4 <SPI_available+0x870>)
 8004e04:	701a      	strb	r2, [r3, #0]
				}
				flag_iput_spi2 = 0;
 8004e06:	4b7b      	ldr	r3, [pc, #492]	; (8004ff4 <SPI_available+0x880>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	4a6e      	ldr	r2, [pc, #440]	; (8004fc8 <SPI_available+0x854>)
 8004e10:	4977      	ldr	r1, [pc, #476]	; (8004ff0 <SPI_available+0x87c>)
 8004e12:	4879      	ldr	r0, [pc, #484]	; (8004ff8 <SPI_available+0x884>)
 8004e14:	f004 ff26 	bl	8009c64 <HAL_SPI_TransmitReceive_IT>
				while(!flag_iput_spi2) {;}
 8004e18:	bf00      	nop
 8004e1a:	4b76      	ldr	r3, [pc, #472]	; (8004ff4 <SPI_available+0x880>)
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d0fb      	beq.n	8004e1a <SPI_available+0x6a6>
 8004e22:	e10c      	b.n	800503e <SPI_available+0x8ca>
			}
			else if(i == 1)
 8004e24:	4b6f      	ldr	r3, [pc, #444]	; (8004fe4 <SPI_available+0x870>)
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d128      	bne.n	8004e7e <SPI_available+0x70a>
			{
				SPI_tx_buf[0] = Status_DIN[j];
 8004e2c:	4b6e      	ldr	r3, [pc, #440]	; (8004fe8 <SPI_available+0x874>)
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	461a      	mov	r2, r3
 8004e32:	4b72      	ldr	r3, [pc, #456]	; (8004ffc <SPI_available+0x888>)
 8004e34:	5c9a      	ldrb	r2, [r3, r2]
 8004e36:	4b6e      	ldr	r3, [pc, #440]	; (8004ff0 <SPI_available+0x87c>)
 8004e38:	701a      	strb	r2, [r3, #0]
				j++;
 8004e3a:	4b6b      	ldr	r3, [pc, #428]	; (8004fe8 <SPI_available+0x874>)
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	3301      	adds	r3, #1
 8004e40:	b2da      	uxtb	r2, r3
 8004e42:	4b69      	ldr	r3, [pc, #420]	; (8004fe8 <SPI_available+0x874>)
 8004e44:	701a      	strb	r2, [r3, #0]
				if(j > 7)
 8004e46:	4b68      	ldr	r3, [pc, #416]	; (8004fe8 <SPI_available+0x874>)
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	2b07      	cmp	r3, #7
 8004e4c:	d908      	bls.n	8004e60 <SPI_available+0x6ec>
				{
					j = 0;
 8004e4e:	4b66      	ldr	r3, [pc, #408]	; (8004fe8 <SPI_available+0x874>)
 8004e50:	2200      	movs	r2, #0
 8004e52:	701a      	strb	r2, [r3, #0]
					i++;
 8004e54:	4b63      	ldr	r3, [pc, #396]	; (8004fe4 <SPI_available+0x870>)
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	b2da      	uxtb	r2, r3
 8004e5c:	4b61      	ldr	r3, [pc, #388]	; (8004fe4 <SPI_available+0x870>)
 8004e5e:	701a      	strb	r2, [r3, #0]
				}
				flag_iput_spi2 = 0;
 8004e60:	4b64      	ldr	r3, [pc, #400]	; (8004ff4 <SPI_available+0x880>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 8004e66:	2301      	movs	r3, #1
 8004e68:	4a57      	ldr	r2, [pc, #348]	; (8004fc8 <SPI_available+0x854>)
 8004e6a:	4961      	ldr	r1, [pc, #388]	; (8004ff0 <SPI_available+0x87c>)
 8004e6c:	4862      	ldr	r0, [pc, #392]	; (8004ff8 <SPI_available+0x884>)
 8004e6e:	f004 fef9 	bl	8009c64 <HAL_SPI_TransmitReceive_IT>
				while(!flag_iput_spi2) {;}
 8004e72:	bf00      	nop
 8004e74:	4b5f      	ldr	r3, [pc, #380]	; (8004ff4 <SPI_available+0x880>)
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d0fb      	beq.n	8004e74 <SPI_available+0x700>
 8004e7c:	e0df      	b.n	800503e <SPI_available+0x8ca>
			}
			else if(i == 2)
 8004e7e:	4b59      	ldr	r3, [pc, #356]	; (8004fe4 <SPI_available+0x870>)
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	2b02      	cmp	r3, #2
 8004e84:	d128      	bne.n	8004ed8 <SPI_available+0x764>
			{
				SPI_tx_buf[0] = Status_PWM[j];
 8004e86:	4b58      	ldr	r3, [pc, #352]	; (8004fe8 <SPI_available+0x874>)
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	4b5c      	ldr	r3, [pc, #368]	; (8005000 <SPI_available+0x88c>)
 8004e8e:	5c9a      	ldrb	r2, [r3, r2]
 8004e90:	4b57      	ldr	r3, [pc, #348]	; (8004ff0 <SPI_available+0x87c>)
 8004e92:	701a      	strb	r2, [r3, #0]
				j++;
 8004e94:	4b54      	ldr	r3, [pc, #336]	; (8004fe8 <SPI_available+0x874>)
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	b2da      	uxtb	r2, r3
 8004e9c:	4b52      	ldr	r3, [pc, #328]	; (8004fe8 <SPI_available+0x874>)
 8004e9e:	701a      	strb	r2, [r3, #0]
				if(j > 7)
 8004ea0:	4b51      	ldr	r3, [pc, #324]	; (8004fe8 <SPI_available+0x874>)
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	2b07      	cmp	r3, #7
 8004ea6:	d908      	bls.n	8004eba <SPI_available+0x746>
				{
					j = 0;
 8004ea8:	4b4f      	ldr	r3, [pc, #316]	; (8004fe8 <SPI_available+0x874>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	701a      	strb	r2, [r3, #0]
					i++;
 8004eae:	4b4d      	ldr	r3, [pc, #308]	; (8004fe4 <SPI_available+0x870>)
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	b2da      	uxtb	r2, r3
 8004eb6:	4b4b      	ldr	r3, [pc, #300]	; (8004fe4 <SPI_available+0x870>)
 8004eb8:	701a      	strb	r2, [r3, #0]
				}
				flag_iput_spi2 = 0;
 8004eba:	4b4e      	ldr	r3, [pc, #312]	; (8004ff4 <SPI_available+0x880>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	4a41      	ldr	r2, [pc, #260]	; (8004fc8 <SPI_available+0x854>)
 8004ec4:	494a      	ldr	r1, [pc, #296]	; (8004ff0 <SPI_available+0x87c>)
 8004ec6:	484c      	ldr	r0, [pc, #304]	; (8004ff8 <SPI_available+0x884>)
 8004ec8:	f004 fecc 	bl	8009c64 <HAL_SPI_TransmitReceive_IT>
				while(!flag_iput_spi2) {;}
 8004ecc:	bf00      	nop
 8004ece:	4b49      	ldr	r3, [pc, #292]	; (8004ff4 <SPI_available+0x880>)
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d0fb      	beq.n	8004ece <SPI_available+0x75a>
 8004ed6:	e0b2      	b.n	800503e <SPI_available+0x8ca>
			}
			else if(i == 3)
 8004ed8:	4b42      	ldr	r3, [pc, #264]	; (8004fe4 <SPI_available+0x870>)
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	2b03      	cmp	r3, #3
 8004ede:	d128      	bne.n	8004f32 <SPI_available+0x7be>
			{
				SPI_tx_buf[0] = Status_OCD[j];
 8004ee0:	4b41      	ldr	r3, [pc, #260]	; (8004fe8 <SPI_available+0x874>)
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	4b3d      	ldr	r3, [pc, #244]	; (8004fdc <SPI_available+0x868>)
 8004ee8:	5c9a      	ldrb	r2, [r3, r2]
 8004eea:	4b41      	ldr	r3, [pc, #260]	; (8004ff0 <SPI_available+0x87c>)
 8004eec:	701a      	strb	r2, [r3, #0]
				j++;
 8004eee:	4b3e      	ldr	r3, [pc, #248]	; (8004fe8 <SPI_available+0x874>)
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	3301      	adds	r3, #1
 8004ef4:	b2da      	uxtb	r2, r3
 8004ef6:	4b3c      	ldr	r3, [pc, #240]	; (8004fe8 <SPI_available+0x874>)
 8004ef8:	701a      	strb	r2, [r3, #0]
				if(j > 7)
 8004efa:	4b3b      	ldr	r3, [pc, #236]	; (8004fe8 <SPI_available+0x874>)
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	2b07      	cmp	r3, #7
 8004f00:	d908      	bls.n	8004f14 <SPI_available+0x7a0>
				{
					j = 0;
 8004f02:	4b39      	ldr	r3, [pc, #228]	; (8004fe8 <SPI_available+0x874>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	701a      	strb	r2, [r3, #0]
					i++;
 8004f08:	4b36      	ldr	r3, [pc, #216]	; (8004fe4 <SPI_available+0x870>)
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	b2da      	uxtb	r2, r3
 8004f10:	4b34      	ldr	r3, [pc, #208]	; (8004fe4 <SPI_available+0x870>)
 8004f12:	701a      	strb	r2, [r3, #0]
				}
				flag_iput_spi2 = 0;
 8004f14:	4b37      	ldr	r3, [pc, #220]	; (8004ff4 <SPI_available+0x880>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	4a2a      	ldr	r2, [pc, #168]	; (8004fc8 <SPI_available+0x854>)
 8004f1e:	4934      	ldr	r1, [pc, #208]	; (8004ff0 <SPI_available+0x87c>)
 8004f20:	4835      	ldr	r0, [pc, #212]	; (8004ff8 <SPI_available+0x884>)
 8004f22:	f004 fe9f 	bl	8009c64 <HAL_SPI_TransmitReceive_IT>
				while(!flag_iput_spi2) {;}
 8004f26:	bf00      	nop
 8004f28:	4b32      	ldr	r3, [pc, #200]	; (8004ff4 <SPI_available+0x880>)
 8004f2a:	781b      	ldrb	r3, [r3, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d0fb      	beq.n	8004f28 <SPI_available+0x7b4>
 8004f30:	e085      	b.n	800503e <SPI_available+0x8ca>
			}
			else if(i == 4)
 8004f32:	4b2c      	ldr	r3, [pc, #176]	; (8004fe4 <SPI_available+0x870>)
 8004f34:	781b      	ldrb	r3, [r3, #0]
 8004f36:	2b04      	cmp	r3, #4
 8004f38:	d128      	bne.n	8004f8c <SPI_available+0x818>
			{
				SPI_tx_buf[0] = Status_1WR[j];
 8004f3a:	4b2b      	ldr	r3, [pc, #172]	; (8004fe8 <SPI_available+0x874>)
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	461a      	mov	r2, r3
 8004f40:	4b1f      	ldr	r3, [pc, #124]	; (8004fc0 <SPI_available+0x84c>)
 8004f42:	5c9a      	ldrb	r2, [r3, r2]
 8004f44:	4b2a      	ldr	r3, [pc, #168]	; (8004ff0 <SPI_available+0x87c>)
 8004f46:	701a      	strb	r2, [r3, #0]
				j++;
 8004f48:	4b27      	ldr	r3, [pc, #156]	; (8004fe8 <SPI_available+0x874>)
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	b2da      	uxtb	r2, r3
 8004f50:	4b25      	ldr	r3, [pc, #148]	; (8004fe8 <SPI_available+0x874>)
 8004f52:	701a      	strb	r2, [r3, #0]
				if(j > 7)
 8004f54:	4b24      	ldr	r3, [pc, #144]	; (8004fe8 <SPI_available+0x874>)
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	2b07      	cmp	r3, #7
 8004f5a:	d908      	bls.n	8004f6e <SPI_available+0x7fa>
				{
					j = 0;
 8004f5c:	4b22      	ldr	r3, [pc, #136]	; (8004fe8 <SPI_available+0x874>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	701a      	strb	r2, [r3, #0]
					i++;
 8004f62:	4b20      	ldr	r3, [pc, #128]	; (8004fe4 <SPI_available+0x870>)
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	3301      	adds	r3, #1
 8004f68:	b2da      	uxtb	r2, r3
 8004f6a:	4b1e      	ldr	r3, [pc, #120]	; (8004fe4 <SPI_available+0x870>)
 8004f6c:	701a      	strb	r2, [r3, #0]
				}
//				else
//				{
					flag_iput_spi2 = 0;
 8004f6e:	4b21      	ldr	r3, [pc, #132]	; (8004ff4 <SPI_available+0x880>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	701a      	strb	r2, [r3, #0]
					HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 8004f74:	2301      	movs	r3, #1
 8004f76:	4a14      	ldr	r2, [pc, #80]	; (8004fc8 <SPI_available+0x854>)
 8004f78:	491d      	ldr	r1, [pc, #116]	; (8004ff0 <SPI_available+0x87c>)
 8004f7a:	481f      	ldr	r0, [pc, #124]	; (8004ff8 <SPI_available+0x884>)
 8004f7c:	f004 fe72 	bl	8009c64 <HAL_SPI_TransmitReceive_IT>
					while(!flag_iput_spi2) {;}
 8004f80:	bf00      	nop
 8004f82:	4b1c      	ldr	r3, [pc, #112]	; (8004ff4 <SPI_available+0x880>)
 8004f84:	781b      	ldrb	r3, [r3, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d0fb      	beq.n	8004f82 <SPI_available+0x80e>
 8004f8a:	e058      	b.n	800503e <SPI_available+0x8ca>
//				}
			}
			else if(i == 5)
 8004f8c:	4b15      	ldr	r3, [pc, #84]	; (8004fe4 <SPI_available+0x870>)
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	2b05      	cmp	r3, #5
 8004f92:	d154      	bne.n	800503e <SPI_available+0x8ca>
			{
				i = 0;
 8004f94:	4b13      	ldr	r3, [pc, #76]	; (8004fe4 <SPI_available+0x870>)
 8004f96:	2200      	movs	r2, #0
 8004f98:	701a      	strb	r2, [r3, #0]
				j = 0;
 8004f9a:	4b13      	ldr	r3, [pc, #76]	; (8004fe8 <SPI_available+0x874>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	701a      	strb	r2, [r3, #0]
				tp = 0;
 8004fa0:	4b0a      	ldr	r3, [pc, #40]	; (8004fcc <SPI_available+0x858>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	701a      	strb	r2, [r3, #0]
				SEND_str("the_end\n");
 8004fa6:	4817      	ldr	r0, [pc, #92]	; (8005004 <SPI_available+0x890>)
 8004fa8:	f7fc ff82 	bl	8001eb0 <SEND_str>
				flag_iput_spi2 = 0;
 8004fac:	4b11      	ldr	r3, [pc, #68]	; (8004ff4 <SPI_available+0x880>)
 8004fae:	2200      	movs	r2, #0
 8004fb0:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	4a04      	ldr	r2, [pc, #16]	; (8004fc8 <SPI_available+0x854>)
 8004fb6:	490e      	ldr	r1, [pc, #56]	; (8004ff0 <SPI_available+0x87c>)
 8004fb8:	480f      	ldr	r0, [pc, #60]	; (8004ff8 <SPI_available+0x884>)
 8004fba:	f004 fe53 	bl	8009c64 <HAL_SPI_TransmitReceive_IT>
 8004fbe:	e03e      	b.n	800503e <SPI_available+0x8ca>
 8004fc0:	2000037c 	.word	0x2000037c
 8004fc4:	40020c00 	.word	0x40020c00
 8004fc8:	20000384 	.word	0x20000384
 8004fcc:	2000038c 	.word	0x2000038c
 8004fd0:	20000058 	.word	0x20000058
 8004fd4:	0801db50 	.word	0x0801db50
 8004fd8:	0801db58 	.word	0x0801db58
 8004fdc:	20000374 	.word	0x20000374
 8004fe0:	0801db64 	.word	0x0801db64
 8004fe4:	2000038a 	.word	0x2000038a
 8004fe8:	2000038b 	.word	0x2000038b
 8004fec:	2000035c 	.word	0x2000035c
 8004ff0:	20000388 	.word	0x20000388
 8004ff4:	20000389 	.word	0x20000389
 8004ff8:	20000af8 	.word	0x20000af8
 8004ffc:	20000364 	.word	0x20000364
 8005000:	2000036c 	.word	0x2000036c
 8005004:	0801db78 	.word	0x0801db78
			}
		}
		else if(SPI_rx_buf[0] == MCU_RELAY_CNT)
 8005008:	4b17      	ldr	r3, [pc, #92]	; (8005068 <SPI_available+0x8f4>)
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	2ba1      	cmp	r3, #161	; 0xa1
 800500e:	d016      	beq.n	800503e <SPI_available+0x8ca>
		{
			//     -     ( 0  10)
		}
		else if(SPI_rx_buf[0] == MCU_DIGITAL_CNT)
 8005010:	4b15      	ldr	r3, [pc, #84]	; (8005068 <SPI_available+0x8f4>)
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	2ba2      	cmp	r3, #162	; 0xa2
 8005016:	d012      	beq.n	800503e <SPI_available+0x8ca>
		{
			//     -      ( 0  10)
		}
		else if(SPI_rx_buf[0] == MCU_DIMMING_CNT)
 8005018:	4b13      	ldr	r3, [pc, #76]	; (8005068 <SPI_available+0x8f4>)
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	2ba3      	cmp	r3, #163	; 0xa3
 800501e:	d00e      	beq.n	800503e <SPI_available+0x8ca>
		{
			//     -     ( 0  10)
		}
		else if(SPI_rx_buf[0] == MCU_INTERFACE_CNT)
 8005020:	4b11      	ldr	r3, [pc, #68]	; (8005068 <SPI_available+0x8f4>)
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	2ba4      	cmp	r3, #164	; 0xa4
 8005026:	d00a      	beq.n	800503e <SPI_available+0x8ca>
		{
			//     -     ( 0  10)
		}
		else if(SPI_rx_buf[0] == MCU_RELAY_ADR)
 8005028:	4b0f      	ldr	r3, [pc, #60]	; (8005068 <SPI_available+0x8f4>)
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	2bb1      	cmp	r3, #177	; 0xb1
 800502e:	d006      	beq.n	800503e <SPI_available+0x8ca>
		{
			//          ( 2  11)
		}
		else if(SPI_rx_buf[0] == MCU_DIGITAL_ADR)
 8005030:	4b0d      	ldr	r3, [pc, #52]	; (8005068 <SPI_available+0x8f4>)
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	2bb2      	cmp	r3, #178	; 0xb2
 8005036:	d002      	beq.n	800503e <SPI_available+0x8ca>
		{
			//           ( 12  21)
		}
		else if(SPI_rx_buf[0] == MCU_DIMMING_ADR)
 8005038:	4b0b      	ldr	r3, [pc, #44]	; (8005068 <SPI_available+0x8f4>)
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	2bb3      	cmp	r3, #179	; 0xb3
		}
		else if(SPI_rx_buf[0] == MCU_INTERFACE_ADR)
		{
			//          ( 32  41)
		}
		if(!tp)
 800503e:	4b0b      	ldr	r3, [pc, #44]	; (800506c <SPI_available+0x8f8>)
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10d      	bne.n	8005062 <SPI_available+0x8ee>
//			{
//				tp1 = 0;
//			}
//			else
//			{
				flag_iput_spi2 = 1;		//Fix bag! so so
 8005046:	4b0a      	ldr	r3, [pc, #40]	; (8005070 <SPI_available+0x8fc>)
 8005048:	2201      	movs	r2, #1
 800504a:	701a      	strb	r2, [r3, #0]
				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
 800504c:	2301      	movs	r3, #1
 800504e:	4a06      	ldr	r2, [pc, #24]	; (8005068 <SPI_available+0x8f4>)
 8005050:	4908      	ldr	r1, [pc, #32]	; (8005074 <SPI_available+0x900>)
 8005052:	4809      	ldr	r0, [pc, #36]	; (8005078 <SPI_available+0x904>)
 8005054:	f004 fe06 	bl	8009c64 <HAL_SPI_TransmitReceive_IT>
				while(!flag_iput_spi2) {;}
 8005058:	bf00      	nop
 800505a:	4b05      	ldr	r3, [pc, #20]	; (8005070 <SPI_available+0x8fc>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d0fb      	beq.n	800505a <SPI_available+0x8e6>
		//				HAL_SPI_TransmitReceive_IT(&hspi2, (uint8_t *)SPI_tx_buf, (uint8_t *)SPI_rx_buf, 1);
		//				while(!flag_iput_spi2) {;}
		//			}
		//		}
	}
}
 8005062:	bf00      	nop
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	20000384 	.word	0x20000384
 800506c:	2000038c 	.word	0x2000038c
 8005070:	20000389 	.word	0x20000389
 8005074:	20000388 	.word	0x20000388
 8005078:	20000af8 	.word	0x20000af8

0800507c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005082:	2300      	movs	r3, #0
 8005084:	607b      	str	r3, [r7, #4]
 8005086:	4b10      	ldr	r3, [pc, #64]	; (80050c8 <HAL_MspInit+0x4c>)
 8005088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800508a:	4a0f      	ldr	r2, [pc, #60]	; (80050c8 <HAL_MspInit+0x4c>)
 800508c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005090:	6453      	str	r3, [r2, #68]	; 0x44
 8005092:	4b0d      	ldr	r3, [pc, #52]	; (80050c8 <HAL_MspInit+0x4c>)
 8005094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005096:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800509a:	607b      	str	r3, [r7, #4]
 800509c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800509e:	2300      	movs	r3, #0
 80050a0:	603b      	str	r3, [r7, #0]
 80050a2:	4b09      	ldr	r3, [pc, #36]	; (80050c8 <HAL_MspInit+0x4c>)
 80050a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a6:	4a08      	ldr	r2, [pc, #32]	; (80050c8 <HAL_MspInit+0x4c>)
 80050a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050ac:	6413      	str	r3, [r2, #64]	; 0x40
 80050ae:	4b06      	ldr	r3, [pc, #24]	; (80050c8 <HAL_MspInit+0x4c>)
 80050b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050b6:	603b      	str	r3, [r7, #0]
 80050b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050ba:	bf00      	nop
 80050bc:	370c      	adds	r7, #12
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	40023800 	.word	0x40023800

080050cc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b08c      	sub	sp, #48	; 0x30
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80050d4:	2300      	movs	r3, #0
 80050d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80050d8:	2300      	movs	r3, #0
 80050da:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 80050dc:	2200      	movs	r2, #0
 80050de:	6879      	ldr	r1, [r7, #4]
 80050e0:	2019      	movs	r0, #25
 80050e2:	f001 ff3b 	bl	8006f5c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80050e6:	2019      	movs	r0, #25
 80050e8:	f001 ff54 	bl	8006f94 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80050ec:	2300      	movs	r3, #0
 80050ee:	60fb      	str	r3, [r7, #12]
 80050f0:	4b1f      	ldr	r3, [pc, #124]	; (8005170 <HAL_InitTick+0xa4>)
 80050f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050f4:	4a1e      	ldr	r2, [pc, #120]	; (8005170 <HAL_InitTick+0xa4>)
 80050f6:	f043 0301 	orr.w	r3, r3, #1
 80050fa:	6453      	str	r3, [r2, #68]	; 0x44
 80050fc:	4b1c      	ldr	r3, [pc, #112]	; (8005170 <HAL_InitTick+0xa4>)
 80050fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	60fb      	str	r3, [r7, #12]
 8005106:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005108:	f107 0210 	add.w	r2, r7, #16
 800510c:	f107 0314 	add.w	r3, r7, #20
 8005110:	4611      	mov	r1, r2
 8005112:	4618      	mov	r0, r3
 8005114:	f004 f9c6 	bl	80094a4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8005118:	f004 f9b0 	bl	800947c <HAL_RCC_GetPCLK2Freq>
 800511c:	4603      	mov	r3, r0
 800511e:	005b      	lsls	r3, r3, #1
 8005120:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8005122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005124:	4a13      	ldr	r2, [pc, #76]	; (8005174 <HAL_InitTick+0xa8>)
 8005126:	fba2 2303 	umull	r2, r3, r2, r3
 800512a:	0c9b      	lsrs	r3, r3, #18
 800512c:	3b01      	subs	r3, #1
 800512e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8005130:	4b11      	ldr	r3, [pc, #68]	; (8005178 <HAL_InitTick+0xac>)
 8005132:	4a12      	ldr	r2, [pc, #72]	; (800517c <HAL_InitTick+0xb0>)
 8005134:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8005136:	4b10      	ldr	r3, [pc, #64]	; (8005178 <HAL_InitTick+0xac>)
 8005138:	f240 32e7 	movw	r2, #999	; 0x3e7
 800513c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800513e:	4a0e      	ldr	r2, [pc, #56]	; (8005178 <HAL_InitTick+0xac>)
 8005140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005142:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8005144:	4b0c      	ldr	r3, [pc, #48]	; (8005178 <HAL_InitTick+0xac>)
 8005146:	2200      	movs	r2, #0
 8005148:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800514a:	4b0b      	ldr	r3, [pc, #44]	; (8005178 <HAL_InitTick+0xac>)
 800514c:	2200      	movs	r2, #0
 800514e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8005150:	4809      	ldr	r0, [pc, #36]	; (8005178 <HAL_InitTick+0xac>)
 8005152:	f005 f925 	bl	800a3a0 <HAL_TIM_Base_Init>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d104      	bne.n	8005166 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800515c:	4806      	ldr	r0, [pc, #24]	; (8005178 <HAL_InitTick+0xac>)
 800515e:	f005 f94a 	bl	800a3f6 <HAL_TIM_Base_Start_IT>
 8005162:	4603      	mov	r3, r0
 8005164:	e000      	b.n	8005168 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
}
 8005168:	4618      	mov	r0, r3
 800516a:	3730      	adds	r7, #48	; 0x30
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}
 8005170:	40023800 	.word	0x40023800
 8005174:	431bde83 	.word	0x431bde83
 8005178:	20000ba8 	.word	0x20000ba8
 800517c:	40010000 	.word	0x40010000

08005180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005180:	b480      	push	{r7}
 8005182:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005184:	bf00      	nop
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr

0800518e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800518e:	b480      	push	{r7}
 8005190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005192:	e7fe      	b.n	8005192 <HardFault_Handler+0x4>

08005194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005194:	b480      	push	{r7}
 8005196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005198:	e7fe      	b.n	8005198 <MemManage_Handler+0x4>

0800519a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800519a:	b480      	push	{r7}
 800519c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800519e:	e7fe      	b.n	800519e <BusFault_Handler+0x4>

080051a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80051a0:	b480      	push	{r7}
 80051a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80051a4:	e7fe      	b.n	80051a4 <UsageFault_Handler+0x4>

080051a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80051a6:	b480      	push	{r7}
 80051a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80051aa:	bf00      	nop
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80051b4:	b480      	push	{r7}
 80051b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80051b8:	bf00      	nop
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr

080051c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80051c2:	b480      	push	{r7}
 80051c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80051c6:	bf00      	nop
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80051d0:	b480      	push	{r7}
 80051d2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80051d4:	bf00      	nop
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
	...

080051e0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 80051e4:	4802      	ldr	r0, [pc, #8]	; (80051f0 <DMA1_Stream2_IRQHandler+0x10>)
 80051e6:	f002 f80b 	bl	8007200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80051ea:	bf00      	nop
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	20000dd4 	.word	0x20000dd4

080051f4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80051f8:	4802      	ldr	r0, [pc, #8]	; (8005204 <DMA1_Stream4_IRQHandler+0x10>)
 80051fa:	f002 f801 	bl	8007200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80051fe:	bf00      	nop
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	20000cd4 	.word	0x20000cd4

08005208 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 800520c:	4802      	ldr	r0, [pc, #8]	; (8005218 <DMA1_Stream5_IRQHandler+0x10>)
 800520e:	f001 fff7 	bl	8007200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005212:	bf00      	nop
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	20000d34 	.word	0x20000d34

0800521c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8005220:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005224:	f003 fcc4 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8005228:	f44f 7000 	mov.w	r0, #512	; 0x200
 800522c:	f003 fcc0 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005230:	bf00      	nop
 8005232:	bd80      	pop	{r7, pc}

08005234 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005238:	4802      	ldr	r0, [pc, #8]	; (8005244 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800523a:	f005 faa7 	bl	800a78c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800523e:	bf00      	nop
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	20000ba8 	.word	0x20000ba8

08005248 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800524c:	4802      	ldr	r0, [pc, #8]	; (8005258 <SPI2_IRQHandler+0x10>)
 800524e:	f004 fd9d 	bl	8009d8c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8005252:	bf00      	nop
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	20000af8 	.word	0x20000af8

0800525c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(((huart1.Instance->SR & USART_SR_RXNE) != RESET) && ((huart1.Instance->CR1 & USART_CR1_RXNEIE) != RESET))
 8005262:	4b18      	ldr	r3, [pc, #96]	; (80052c4 <USART1_IRQHandler+0x68>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0320 	and.w	r3, r3, #32
 800526c:	2b00      	cmp	r3, #0
 800526e:	d023      	beq.n	80052b8 <USART1_IRQHandler+0x5c>
 8005270:	4b14      	ldr	r3, [pc, #80]	; (80052c4 <USART1_IRQHandler+0x68>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	f003 0320 	and.w	r3, r3, #32
 800527a:	2b00      	cmp	r3, #0
 800527c:	d01c      	beq.n	80052b8 <USART1_IRQHandler+0x5c>
	{
		uint8_t rbyte = (uint8_t)(huart1.Instance->DR & (uint8_t)0x00FF); //    
 800527e:	4b11      	ldr	r3, [pc, #68]	; (80052c4 <USART1_IRQHandler+0x68>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	71fb      	strb	r3, [r7, #7]
		gsm_rx_buffer_index_t i = (uint16_t)(gsm_rx_buffer_head + 1) % GSM_RX_BUFFER_SIZE;
 8005286:	4b10      	ldr	r3, [pc, #64]	; (80052c8 <USART1_IRQHandler+0x6c>)
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	b2db      	uxtb	r3, r3
 800528c:	3301      	adds	r3, #1
 800528e:	b2db      	uxtb	r3, r3
 8005290:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005294:	71bb      	strb	r3, [r7, #6]

		if(i != gsm_rx_buffer_tail)
 8005296:	4b0d      	ldr	r3, [pc, #52]	; (80052cc <USART1_IRQHandler+0x70>)
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	b2db      	uxtb	r3, r3
 800529c:	79ba      	ldrb	r2, [r7, #6]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d00a      	beq.n	80052b8 <USART1_IRQHandler+0x5c>
		{
			gsm_rx_buffer[gsm_rx_buffer_head] = rbyte;
 80052a2:	4b09      	ldr	r3, [pc, #36]	; (80052c8 <USART1_IRQHandler+0x6c>)
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	4619      	mov	r1, r3
 80052aa:	4a09      	ldr	r2, [pc, #36]	; (80052d0 <USART1_IRQHandler+0x74>)
 80052ac:	79fb      	ldrb	r3, [r7, #7]
 80052ae:	5453      	strb	r3, [r2, r1]
			gsm_rx_buffer_head = i;
 80052b0:	4a05      	ldr	r2, [pc, #20]	; (80052c8 <USART1_IRQHandler+0x6c>)
 80052b2:	79bb      	ldrb	r3, [r7, #6]
 80052b4:	7013      	strb	r3, [r2, #0]
		}
	}

	return;
 80052b6:	bf00      	nop
 80052b8:	bf00      	nop
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr
 80052c4:	20000e74 	.word	0x20000e74
 80052c8:	20000394 	.word	0x20000394
 80052cc:	20000395 	.word	0x20000395
 80052d0:	20000398 	.word	0x20000398

080052d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	if(((huart2.Instance->SR & USART_SR_RXNE) != RESET) && ((huart2.Instance->CR1 & USART_CR1_RXNEIE) != RESET))
 80052da:	4b18      	ldr	r3, [pc, #96]	; (800533c <USART2_IRQHandler+0x68>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0320 	and.w	r3, r3, #32
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d023      	beq.n	8005330 <USART2_IRQHandler+0x5c>
 80052e8:	4b14      	ldr	r3, [pc, #80]	; (800533c <USART2_IRQHandler+0x68>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	f003 0320 	and.w	r3, r3, #32
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d01c      	beq.n	8005330 <USART2_IRQHandler+0x5c>
	{
		uint8_t rbyte = (uint8_t)(huart2.Instance->DR & (uint8_t)0x00FF); //    
 80052f6:	4b11      	ldr	r3, [pc, #68]	; (800533c <USART2_IRQHandler+0x68>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	71fb      	strb	r3, [r7, #7]
		rs485_rx_buffer_index_t i = (uint16_t)(rs485_rx_buffer_head + 1) % RS485_RX_BUFFER_SIZE;
 80052fe:	4b10      	ldr	r3, [pc, #64]	; (8005340 <USART2_IRQHandler+0x6c>)
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	b2db      	uxtb	r3, r3
 8005304:	3301      	adds	r3, #1
 8005306:	b2db      	uxtb	r3, r3
 8005308:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800530c:	71bb      	strb	r3, [r7, #6]

		if(i != rs485_rx_buffer_tail)
 800530e:	4b0d      	ldr	r3, [pc, #52]	; (8005344 <USART2_IRQHandler+0x70>)
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	b2db      	uxtb	r3, r3
 8005314:	79ba      	ldrb	r2, [r7, #6]
 8005316:	429a      	cmp	r2, r3
 8005318:	d00a      	beq.n	8005330 <USART2_IRQHandler+0x5c>
		{
			rs485_rx_buffer[rs485_rx_buffer_head] = rbyte;
 800531a:	4b09      	ldr	r3, [pc, #36]	; (8005340 <USART2_IRQHandler+0x6c>)
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	b2db      	uxtb	r3, r3
 8005320:	4619      	mov	r1, r3
 8005322:	4a09      	ldr	r2, [pc, #36]	; (8005348 <USART2_IRQHandler+0x74>)
 8005324:	79fb      	ldrb	r3, [r7, #7]
 8005326:	5453      	strb	r3, [r2, r1]
			rs485_rx_buffer_head = i;
 8005328:	4a05      	ldr	r2, [pc, #20]	; (8005340 <USART2_IRQHandler+0x6c>)
 800532a:	79bb      	ldrb	r3, [r7, #6]
 800532c:	7013      	strb	r3, [r2, #0]
		}
	}

	return;
 800532e:	bf00      	nop
 8005330:	bf00      	nop
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr
 800533c:	20000eb4 	.word	0x20000eb4
 8005340:	2000041c 	.word	0x2000041c
 8005344:	2000041d 	.word	0x2000041d
 8005348:	20000420 	.word	0x20000420

0800534c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
//    USART(   Ethernet)

	if(((huart3.Instance->SR & USART_SR_RXNE) != RESET) && ((huart3.Instance->CR1 & USART_CR1_RXNEIE) != RESET))
 8005352:	4b18      	ldr	r3, [pc, #96]	; (80053b4 <USART3_IRQHandler+0x68>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0320 	and.w	r3, r3, #32
 800535c:	2b00      	cmp	r3, #0
 800535e:	d023      	beq.n	80053a8 <USART3_IRQHandler+0x5c>
 8005360:	4b14      	ldr	r3, [pc, #80]	; (80053b4 <USART3_IRQHandler+0x68>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	f003 0320 	and.w	r3, r3, #32
 800536a:	2b00      	cmp	r3, #0
 800536c:	d01c      	beq.n	80053a8 <USART3_IRQHandler+0x5c>
	{
		uint8_t rbyte = (uint8_t)(huart3.Instance->DR & (uint8_t)0x00FF); //    
 800536e:	4b11      	ldr	r3, [pc, #68]	; (80053b4 <USART3_IRQHandler+0x68>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	71fb      	strb	r3, [r7, #7]
		dbg_rx_buffer_index_t i = (uint16_t)(dbg_rx_buffer_head + 1) % DBG_RX_BUFFER_SIZE;
 8005376:	4b10      	ldr	r3, [pc, #64]	; (80053b8 <USART3_IRQHandler+0x6c>)
 8005378:	781b      	ldrb	r3, [r3, #0]
 800537a:	b2db      	uxtb	r3, r3
 800537c:	3301      	adds	r3, #1
 800537e:	b2db      	uxtb	r3, r3
 8005380:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005384:	71bb      	strb	r3, [r7, #6]

		if(i != dbg_rx_buffer_tail)
 8005386:	4b0d      	ldr	r3, [pc, #52]	; (80053bc <USART3_IRQHandler+0x70>)
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	b2db      	uxtb	r3, r3
 800538c:	79ba      	ldrb	r2, [r7, #6]
 800538e:	429a      	cmp	r2, r3
 8005390:	d00a      	beq.n	80053a8 <USART3_IRQHandler+0x5c>
		{
			dbg_rx_buffer[dbg_rx_buffer_head] = rbyte;
 8005392:	4b09      	ldr	r3, [pc, #36]	; (80053b8 <USART3_IRQHandler+0x6c>)
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	b2db      	uxtb	r3, r3
 8005398:	4619      	mov	r1, r3
 800539a:	4a09      	ldr	r2, [pc, #36]	; (80053c0 <USART3_IRQHandler+0x74>)
 800539c:	79fb      	ldrb	r3, [r7, #7]
 800539e:	5453      	strb	r3, [r2, r1]
			dbg_rx_buffer_head = i;
 80053a0:	4a05      	ldr	r2, [pc, #20]	; (80053b8 <USART3_IRQHandler+0x6c>)
 80053a2:	79bb      	ldrb	r3, [r7, #6]
 80053a4:	7013      	strb	r3, [r2, #0]
		}
	}

	return;
 80053a6:	bf00      	nop
 80053a8:	bf00      	nop
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr
 80053b4:	20000e34 	.word	0x20000e34
 80053b8:	200003d8 	.word	0x200003d8
 80053bc:	200003d9 	.word	0x200003d9
 80053c0:	200003dc 	.word	0x200003dc

080053c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80053c8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80053cc:	f003 fbf0 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80053d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80053d4:	f003 fbec 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80053d8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80053dc:	f003 fbe8 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80053e0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80053e4:	f003 fbe4 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80053e8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80053ec:	f003 fbe0 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80053f0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80053f4:	f003 fbdc 	bl	8008bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80053f8:	bf00      	nop
 80053fa:	bd80      	pop	{r7, pc}

080053fc <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 8005400:	4802      	ldr	r0, [pc, #8]	; (800540c <DMA1_Stream7_IRQHandler+0x10>)
 8005402:	f001 fefd 	bl	8007200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8005406:	bf00      	nop
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	20000c34 	.word	0x20000c34

08005410 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005414:	4802      	ldr	r0, [pc, #8]	; (8005420 <TIM6_DAC_IRQHandler+0x10>)
 8005416:	f005 f9b9 	bl	800a78c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800541a:	bf00      	nop
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	20000d94 	.word	0x20000d94

08005424 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005428:	4802      	ldr	r0, [pc, #8]	; (8005434 <DMA2_Stream0_IRQHandler+0x10>)
 800542a:	f001 fee9 	bl	8007200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800542e:	bf00      	nop
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	200007f0 	.word	0x200007f0

08005438 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b086      	sub	sp, #24
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005444:	2300      	movs	r3, #0
 8005446:	617b      	str	r3, [r7, #20]
 8005448:	e00a      	b.n	8005460 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800544a:	f3af 8000 	nop.w
 800544e:	4601      	mov	r1, r0
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	1c5a      	adds	r2, r3, #1
 8005454:	60ba      	str	r2, [r7, #8]
 8005456:	b2ca      	uxtb	r2, r1
 8005458:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	3301      	adds	r3, #1
 800545e:	617b      	str	r3, [r7, #20]
 8005460:	697a      	ldr	r2, [r7, #20]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	429a      	cmp	r2, r3
 8005466:	dbf0      	blt.n	800544a <_read+0x12>
	}

return len;
 8005468:	687b      	ldr	r3, [r7, #4]
}
 800546a:	4618      	mov	r0, r3
 800546c:	3718      	adds	r7, #24
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}

08005472 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005472:	b580      	push	{r7, lr}
 8005474:	b086      	sub	sp, #24
 8005476:	af00      	add	r7, sp, #0
 8005478:	60f8      	str	r0, [r7, #12]
 800547a:	60b9      	str	r1, [r7, #8]
 800547c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800547e:	2300      	movs	r3, #0
 8005480:	617b      	str	r3, [r7, #20]
 8005482:	e009      	b.n	8005498 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	1c5a      	adds	r2, r3, #1
 8005488:	60ba      	str	r2, [r7, #8]
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	4618      	mov	r0, r3
 800548e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	3301      	adds	r3, #1
 8005496:	617b      	str	r3, [r7, #20]
 8005498:	697a      	ldr	r2, [r7, #20]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	429a      	cmp	r2, r3
 800549e:	dbf1      	blt.n	8005484 <_write+0x12>
	}
	return len;
 80054a0:	687b      	ldr	r3, [r7, #4]
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3718      	adds	r7, #24
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}

080054aa <_close>:

int _close(int file)
{
 80054aa:	b480      	push	{r7}
 80054ac:	b083      	sub	sp, #12
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	6078      	str	r0, [r7, #4]
	return -1;
 80054b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr

080054c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80054c2:	b480      	push	{r7}
 80054c4:	b083      	sub	sp, #12
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
 80054ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80054d2:	605a      	str	r2, [r3, #4]
	return 0;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	370c      	adds	r7, #12
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <_isatty>:

int _isatty(int file)
{
 80054e2:	b480      	push	{r7}
 80054e4:	b083      	sub	sp, #12
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
	return 1;
 80054ea:	2301      	movs	r3, #1
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr

080054f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	60f8      	str	r0, [r7, #12]
 8005500:	60b9      	str	r1, [r7, #8]
 8005502:	607a      	str	r2, [r7, #4]
	return 0;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3714      	adds	r7, #20
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
	...

08005514 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005514:	b480      	push	{r7}
 8005516:	b087      	sub	sp, #28
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800551c:	4a14      	ldr	r2, [pc, #80]	; (8005570 <_sbrk+0x5c>)
 800551e:	4b15      	ldr	r3, [pc, #84]	; (8005574 <_sbrk+0x60>)
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005528:	4b13      	ldr	r3, [pc, #76]	; (8005578 <_sbrk+0x64>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d102      	bne.n	8005536 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005530:	4b11      	ldr	r3, [pc, #68]	; (8005578 <_sbrk+0x64>)
 8005532:	4a12      	ldr	r2, [pc, #72]	; (800557c <_sbrk+0x68>)
 8005534:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005536:	4b10      	ldr	r3, [pc, #64]	; (8005578 <_sbrk+0x64>)
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4413      	add	r3, r2
 800553e:	693a      	ldr	r2, [r7, #16]
 8005540:	429a      	cmp	r2, r3
 8005542:	d205      	bcs.n	8005550 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8005544:	4b0e      	ldr	r3, [pc, #56]	; (8005580 <_sbrk+0x6c>)
 8005546:	220c      	movs	r2, #12
 8005548:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800554a:	f04f 33ff 	mov.w	r3, #4294967295
 800554e:	e009      	b.n	8005564 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8005550:	4b09      	ldr	r3, [pc, #36]	; (8005578 <_sbrk+0x64>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005556:	4b08      	ldr	r3, [pc, #32]	; (8005578 <_sbrk+0x64>)
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4413      	add	r3, r2
 800555e:	4a06      	ldr	r2, [pc, #24]	; (8005578 <_sbrk+0x64>)
 8005560:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005562:	68fb      	ldr	r3, [r7, #12]
}
 8005564:	4618      	mov	r0, r3
 8005566:	371c      	adds	r7, #28
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr
 8005570:	20020000 	.word	0x20020000
 8005574:	00004000 	.word	0x00004000
 8005578:	20000390 	.word	0x20000390
 800557c:	20007190 	.word	0x20007190
 8005580:	2000718c 	.word	0x2000718c

08005584 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005584:	b480      	push	{r7}
 8005586:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005588:	4b08      	ldr	r3, [pc, #32]	; (80055ac <SystemInit+0x28>)
 800558a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800558e:	4a07      	ldr	r2, [pc, #28]	; (80055ac <SystemInit+0x28>)
 8005590:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005594:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005598:	4b04      	ldr	r3, [pc, #16]	; (80055ac <SystemInit+0x28>)
 800559a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800559e:	609a      	str	r2, [r3, #8]
#endif
}
 80055a0:	bf00      	nop
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	e000ed00 	.word	0xe000ed00

080055b0 <sensors_Reset>:
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
}
//--------------------------------------------------
uint8_t sensors_Reset(void)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b082      	sub	sp, #8
 80055b4:	af00      	add	r7, sp, #0
	uint16_t status;

	SET_LOW;					// 
 80055b6:	4b13      	ldr	r3, [pc, #76]	; (8005604 <sensors_Reset+0x54>)
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	4a12      	ldr	r2, [pc, #72]	; (8005604 <sensors_Reset+0x54>)
 80055bc:	f023 0301 	bic.w	r3, r3, #1
 80055c0:	6153      	str	r3, [r2, #20]
	delay_micros(480);			//    480 
 80055c2:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80055c6:	f7fc fdcb 	bl	8002160 <delay_micros>
	SET_HIGH;					// 
 80055ca:	4b0e      	ldr	r3, [pc, #56]	; (8005604 <sensors_Reset+0x54>)
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	4a0d      	ldr	r2, [pc, #52]	; (8005604 <sensors_Reset+0x54>)
 80055d0:	f043 0301 	orr.w	r3, r3, #1
 80055d4:	6153      	str	r3, [r2, #20]
	delay_micros(60);			//    60 
 80055d6:	203c      	movs	r0, #60	; 0x3c
 80055d8:	f7fc fdc2 	bl	8002160 <delay_micros>
	status = GET_STATUS_PIN;	// 
 80055dc:	4b09      	ldr	r3, [pc, #36]	; (8005604 <sensors_Reset+0x54>)
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	80fb      	strh	r3, [r7, #6]
	delay_micros(480);			//    480 
 80055e8:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80055ec:	f7fc fdb8 	bl	8002160 <delay_micros>
  	  	  	  	  	  	  		//(    ,       )
	return (status ? 1 : 0);	// 
 80055f0:	88fb      	ldrh	r3, [r7, #6]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	bf14      	ite	ne
 80055f6:	2301      	movne	r3, #1
 80055f8:	2300      	moveq	r3, #0
 80055fa:	b2db      	uxtb	r3, r3
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3708      	adds	r7, #8
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	40020c00 	.word	0x40020c00

08005608 <sensors_ReadBit>:
//----------------------------------------------------------
uint8_t sensors_ReadBit(void)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
	uint8_t bit = 0;
 800560e:	2300      	movs	r3, #0
 8005610:	71fb      	strb	r3, [r7, #7]

	SET_LOW;							// 
 8005612:	4b12      	ldr	r3, [pc, #72]	; (800565c <sensors_ReadBit+0x54>)
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	4a11      	ldr	r2, [pc, #68]	; (800565c <sensors_ReadBit+0x54>)
 8005618:	f023 0301 	bic.w	r3, r3, #1
 800561c:	6153      	str	r3, [r2, #20]
	delay_micros(1);
 800561e:	2001      	movs	r0, #1
 8005620:	f7fc fd9e 	bl	8002160 <delay_micros>
	SET_HIGH;							// 
 8005624:	4b0d      	ldr	r3, [pc, #52]	; (800565c <sensors_ReadBit+0x54>)
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	4a0c      	ldr	r2, [pc, #48]	; (800565c <sensors_ReadBit+0x54>)
 800562a:	f043 0301 	orr.w	r3, r3, #1
 800562e:	6153      	str	r3, [r2, #20]
	delay_micros(14);
 8005630:	200e      	movs	r0, #14
 8005632:	f7fc fd95 	bl	8002160 <delay_micros>
	bit = (GET_STATUS_PIN ? 1 : 0);		// 
 8005636:	4b09      	ldr	r3, [pc, #36]	; (800565c <sensors_ReadBit+0x54>)
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	f003 0301 	and.w	r3, r3, #1
 800563e:	2b00      	cmp	r3, #0
 8005640:	bf14      	ite	ne
 8005642:	2301      	movne	r3, #1
 8005644:	2300      	moveq	r3, #0
 8005646:	b2db      	uxtb	r3, r3
 8005648:	71fb      	strb	r3, [r7, #7]
	delay_micros(45);
 800564a:	202d      	movs	r0, #45	; 0x2d
 800564c:	f7fc fd88 	bl	8002160 <delay_micros>

	return bit;
 8005650:	79fb      	ldrb	r3, [r7, #7]
}
 8005652:	4618      	mov	r0, r3
 8005654:	3708      	adds	r7, #8
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	40020c00 	.word	0x40020c00

08005660 <sensors_ReadByte>:
//-----------------------------------------------
uint8_t sensors_ReadByte(void)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b082      	sub	sp, #8
 8005664:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8005666:	2300      	movs	r3, #0
 8005668:	71fb      	strb	r3, [r7, #7]

	for (uint8_t i = 0; i <= 7; i++)
 800566a:	2300      	movs	r3, #0
 800566c:	71bb      	strb	r3, [r7, #6]
 800566e:	e00d      	b.n	800568c <sensors_ReadByte+0x2c>
		data += sensors_ReadBit() << i;
 8005670:	f7ff ffca 	bl	8005608 <sensors_ReadBit>
 8005674:	4603      	mov	r3, r0
 8005676:	461a      	mov	r2, r3
 8005678:	79bb      	ldrb	r3, [r7, #6]
 800567a:	fa02 f303 	lsl.w	r3, r2, r3
 800567e:	b2da      	uxtb	r2, r3
 8005680:	79fb      	ldrb	r3, [r7, #7]
 8005682:	4413      	add	r3, r2
 8005684:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i <= 7; i++)
 8005686:	79bb      	ldrb	r3, [r7, #6]
 8005688:	3301      	adds	r3, #1
 800568a:	71bb      	strb	r3, [r7, #6]
 800568c:	79bb      	ldrb	r3, [r7, #6]
 800568e:	2b07      	cmp	r3, #7
 8005690:	d9ee      	bls.n	8005670 <sensors_ReadByte+0x10>

	return data;
 8005692:	79fb      	ldrb	r3, [r7, #7]
}
 8005694:	4618      	mov	r0, r3
 8005696:	3708      	adds	r7, #8
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <sensors_WriteBit>:
//-----------------------------------------------
void sensors_WriteBit(uint8_t bit)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	4603      	mov	r3, r0
 80056a4:	71fb      	strb	r3, [r7, #7]
	SET_LOW;
 80056a6:	4b11      	ldr	r3, [pc, #68]	; (80056ec <sensors_WriteBit+0x50>)
 80056a8:	695b      	ldr	r3, [r3, #20]
 80056aa:	4a10      	ldr	r2, [pc, #64]	; (80056ec <sensors_WriteBit+0x50>)
 80056ac:	f023 0301 	bic.w	r3, r3, #1
 80056b0:	6153      	str	r3, [r2, #20]
	delay_micros(bit ? 1 : 60);
 80056b2:	79fb      	ldrb	r3, [r7, #7]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d001      	beq.n	80056bc <sensors_WriteBit+0x20>
 80056b8:	2301      	movs	r3, #1
 80056ba:	e000      	b.n	80056be <sensors_WriteBit+0x22>
 80056bc:	233c      	movs	r3, #60	; 0x3c
 80056be:	4618      	mov	r0, r3
 80056c0:	f7fc fd4e 	bl	8002160 <delay_micros>
	SET_HIGH;
 80056c4:	4b09      	ldr	r3, [pc, #36]	; (80056ec <sensors_WriteBit+0x50>)
 80056c6:	695b      	ldr	r3, [r3, #20]
 80056c8:	4a08      	ldr	r2, [pc, #32]	; (80056ec <sensors_WriteBit+0x50>)
 80056ca:	f043 0301 	orr.w	r3, r3, #1
 80056ce:	6153      	str	r3, [r2, #20]
	delay_micros(bit ? 60 : 1);
 80056d0:	79fb      	ldrb	r3, [r7, #7]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d001      	beq.n	80056da <sensors_WriteBit+0x3e>
 80056d6:	233c      	movs	r3, #60	; 0x3c
 80056d8:	e000      	b.n	80056dc <sensors_WriteBit+0x40>
 80056da:	2301      	movs	r3, #1
 80056dc:	4618      	mov	r0, r3
 80056de:	f7fc fd3f 	bl	8002160 <delay_micros>
}
 80056e2:	bf00      	nop
 80056e4:	3708      	adds	r7, #8
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	40020c00 	.word	0x40020c00

080056f0 <sensors_WriteByte>:
//-----------------------------------------------
void sensors_WriteByte(uint8_t dt)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b084      	sub	sp, #16
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	4603      	mov	r3, r0
 80056f8:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++)
 80056fa:	2300      	movs	r3, #0
 80056fc:	73fb      	strb	r3, [r7, #15]
 80056fe:	e010      	b.n	8005722 <sensors_WriteByte+0x32>
	{
		sensors_WriteBit(dt >> i & 1);
 8005700:	79fa      	ldrb	r2, [r7, #7]
 8005702:	7bfb      	ldrb	r3, [r7, #15]
 8005704:	fa42 f303 	asr.w	r3, r2, r3
 8005708:	b2db      	uxtb	r3, r3
 800570a:	f003 0301 	and.w	r3, r3, #1
 800570e:	b2db      	uxtb	r3, r3
 8005710:	4618      	mov	r0, r3
 8005712:	f7ff ffc3 	bl	800569c <sensors_WriteBit>
		//Delay Protection
		delay_micros(5);
 8005716:	2005      	movs	r0, #5
 8005718:	f7fc fd22 	bl	8002160 <delay_micros>
	for (uint8_t i = 0; i < 8; i++)
 800571c:	7bfb      	ldrb	r3, [r7, #15]
 800571e:	3301      	adds	r3, #1
 8005720:	73fb      	strb	r3, [r7, #15]
 8005722:	7bfb      	ldrb	r3, [r7, #15]
 8005724:	2b07      	cmp	r3, #7
 8005726:	d9eb      	bls.n	8005700 <sensors_WriteByte+0x10>
	}
}
 8005728:	bf00      	nop
 800572a:	3710      	adds	r7, #16
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <sensors_SearchRom>:
//-----------------------------------------------
uint8_t sensors_SearchRom(uint8_t *Addr)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b086      	sub	sp, #24
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	// 
	id_bit_number = 1;
 8005738:	2301      	movs	r3, #1
 800573a:	75fb      	strb	r3, [r7, #23]
	last_zero = 0;
 800573c:	2300      	movs	r3, #0
 800573e:	75bb      	strb	r3, [r7, #22]
	rom_byte_number = 0;
 8005740:	2300      	movs	r3, #0
 8005742:	757b      	strb	r3, [r7, #21]
	rom_byte_mask = 1;
 8005744:	2301      	movs	r3, #1
 8005746:	74fb      	strb	r3, [r7, #19]
	search_result = 0;
 8005748:	2300      	movs	r3, #0
 800574a:	753b      	strb	r3, [r7, #20]
	if (!LastDeviceFlag)
 800574c:	4b55      	ldr	r3, [pc, #340]	; (80058a4 <sensors_SearchRom+0x174>)
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d104      	bne.n	800575e <sensors_SearchRom+0x2e>
	{
		sensors_Reset();
 8005754:	f7ff ff2c 	bl	80055b0 <sensors_Reset>
		sensors_WriteByte(0xF0);
 8005758:	20f0      	movs	r0, #240	; 0xf0
 800575a:	f7ff ffc9 	bl	80056f0 <sensors_WriteByte>
	}
	do
	{
		id_bit = sensors_ReadBit();
 800575e:	f7ff ff53 	bl	8005608 <sensors_ReadBit>
 8005762:	4603      	mov	r3, r0
 8005764:	72fb      	strb	r3, [r7, #11]
		cmp_id_bit = sensors_ReadBit();
 8005766:	f7ff ff4f 	bl	8005608 <sensors_ReadBit>
 800576a:	4603      	mov	r3, r0
 800576c:	72bb      	strb	r3, [r7, #10]
		if ((id_bit == 1) && (cmp_id_bit == 1))
 800576e:	7afb      	ldrb	r3, [r7, #11]
 8005770:	2b01      	cmp	r3, #1
 8005772:	d102      	bne.n	800577a <sensors_SearchRom+0x4a>
 8005774:	7abb      	ldrb	r3, [r7, #10]
 8005776:	2b01      	cmp	r3, #1
 8005778:	d05c      	beq.n	8005834 <sensors_SearchRom+0x104>
			break;
		else
		{
			if (id_bit != cmp_id_bit)
 800577a:	7afa      	ldrb	r2, [r7, #11]
 800577c:	7abb      	ldrb	r3, [r7, #10]
 800577e:	429a      	cmp	r2, r3
 8005780:	d002      	beq.n	8005788 <sensors_SearchRom+0x58>
				search_direction = id_bit; // bit write value for search
 8005782:	7afb      	ldrb	r3, [r7, #11]
 8005784:	74bb      	strb	r3, [r7, #18]
 8005786:	e025      	b.n	80057d4 <sensors_SearchRom+0xa4>
			else
			{
				if (id_bit_number < LastDiscrepancy)
 8005788:	4b47      	ldr	r3, [pc, #284]	; (80058a8 <sensors_SearchRom+0x178>)
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	7dfa      	ldrb	r2, [r7, #23]
 800578e:	429a      	cmp	r2, r3
 8005790:	d20c      	bcs.n	80057ac <sensors_SearchRom+0x7c>
					search_direction = ((ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8005792:	7d7b      	ldrb	r3, [r7, #21]
 8005794:	4a45      	ldr	r2, [pc, #276]	; (80058ac <sensors_SearchRom+0x17c>)
 8005796:	5cd2      	ldrb	r2, [r2, r3]
 8005798:	7cfb      	ldrb	r3, [r7, #19]
 800579a:	4013      	ands	r3, r2
 800579c:	b2db      	uxtb	r3, r3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	bf14      	ite	ne
 80057a2:	2301      	movne	r3, #1
 80057a4:	2300      	moveq	r3, #0
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	74bb      	strb	r3, [r7, #18]
 80057aa:	e008      	b.n	80057be <sensors_SearchRom+0x8e>
				else
					search_direction = (id_bit_number == LastDiscrepancy);
 80057ac:	4b3e      	ldr	r3, [pc, #248]	; (80058a8 <sensors_SearchRom+0x178>)
 80057ae:	781b      	ldrb	r3, [r3, #0]
 80057b0:	7dfa      	ldrb	r2, [r7, #23]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	bf0c      	ite	eq
 80057b6:	2301      	moveq	r3, #1
 80057b8:	2300      	movne	r3, #0
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	74bb      	strb	r3, [r7, #18]
				if (search_direction == 0)
 80057be:	7cbb      	ldrb	r3, [r7, #18]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d107      	bne.n	80057d4 <sensors_SearchRom+0xa4>
				{
					last_zero = id_bit_number;
 80057c4:	7dfb      	ldrb	r3, [r7, #23]
 80057c6:	75bb      	strb	r3, [r7, #22]
					if (last_zero < 9)
 80057c8:	7dbb      	ldrb	r3, [r7, #22]
 80057ca:	2b08      	cmp	r3, #8
 80057cc:	d802      	bhi.n	80057d4 <sensors_SearchRom+0xa4>
					LastFamilyDiscrepancy = last_zero;
 80057ce:	4a38      	ldr	r2, [pc, #224]	; (80058b0 <sensors_SearchRom+0x180>)
 80057d0:	7dbb      	ldrb	r3, [r7, #22]
 80057d2:	7013      	strb	r3, [r2, #0]
				}
			}
			if (search_direction == 1)
 80057d4:	7cbb      	ldrb	r3, [r7, #18]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d109      	bne.n	80057ee <sensors_SearchRom+0xbe>
				ROM_NO[rom_byte_number] |= rom_byte_mask;
 80057da:	7d7b      	ldrb	r3, [r7, #21]
 80057dc:	4a33      	ldr	r2, [pc, #204]	; (80058ac <sensors_SearchRom+0x17c>)
 80057de:	5cd1      	ldrb	r1, [r2, r3]
 80057e0:	7d7b      	ldrb	r3, [r7, #21]
 80057e2:	7cfa      	ldrb	r2, [r7, #19]
 80057e4:	430a      	orrs	r2, r1
 80057e6:	b2d1      	uxtb	r1, r2
 80057e8:	4a30      	ldr	r2, [pc, #192]	; (80058ac <sensors_SearchRom+0x17c>)
 80057ea:	54d1      	strb	r1, [r2, r3]
 80057ec:	e00d      	b.n	800580a <sensors_SearchRom+0xda>
			else
				ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 80057ee:	7d7b      	ldrb	r3, [r7, #21]
 80057f0:	4a2e      	ldr	r2, [pc, #184]	; (80058ac <sensors_SearchRom+0x17c>)
 80057f2:	5cd3      	ldrb	r3, [r2, r3]
 80057f4:	b25a      	sxtb	r2, r3
 80057f6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80057fa:	43db      	mvns	r3, r3
 80057fc:	b25b      	sxtb	r3, r3
 80057fe:	4013      	ands	r3, r2
 8005800:	b25a      	sxtb	r2, r3
 8005802:	7d7b      	ldrb	r3, [r7, #21]
 8005804:	b2d1      	uxtb	r1, r2
 8005806:	4a29      	ldr	r2, [pc, #164]	; (80058ac <sensors_SearchRom+0x17c>)
 8005808:	54d1      	strb	r1, [r2, r3]
			sensors_WriteBit(search_direction);
 800580a:	7cbb      	ldrb	r3, [r7, #18]
 800580c:	4618      	mov	r0, r3
 800580e:	f7ff ff45 	bl	800569c <sensors_WriteBit>
			id_bit_number++;
 8005812:	7dfb      	ldrb	r3, [r7, #23]
 8005814:	3301      	adds	r3, #1
 8005816:	75fb      	strb	r3, [r7, #23]
			rom_byte_mask <<= 1;
 8005818:	7cfb      	ldrb	r3, [r7, #19]
 800581a:	005b      	lsls	r3, r3, #1
 800581c:	74fb      	strb	r3, [r7, #19]
			if (rom_byte_mask == 0)
 800581e:	7cfb      	ldrb	r3, [r7, #19]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d104      	bne.n	800582e <sensors_SearchRom+0xfe>
			{
				rom_byte_number++;
 8005824:	7d7b      	ldrb	r3, [r7, #21]
 8005826:	3301      	adds	r3, #1
 8005828:	757b      	strb	r3, [r7, #21]
				rom_byte_mask = 1;
 800582a:	2301      	movs	r3, #1
 800582c:	74fb      	strb	r3, [r7, #19]
			}
		}
	} while(rom_byte_number < 8);		//   0  7  
 800582e:	7d7b      	ldrb	r3, [r7, #21]
 8005830:	2b07      	cmp	r3, #7
 8005832:	d994      	bls.n	800575e <sensors_SearchRom+0x2e>

	if (!(id_bit_number < 65))
 8005834:	7dfb      	ldrb	r3, [r7, #23]
 8005836:	2b40      	cmp	r3, #64	; 0x40
 8005838:	d90b      	bls.n	8005852 <sensors_SearchRom+0x122>
	{
		// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
		LastDiscrepancy = last_zero;
 800583a:	4a1b      	ldr	r2, [pc, #108]	; (80058a8 <sensors_SearchRom+0x178>)
 800583c:	7dbb      	ldrb	r3, [r7, #22]
 800583e:	7013      	strb	r3, [r2, #0]
		// check for last device
		if (LastDiscrepancy == 0)
 8005840:	4b19      	ldr	r3, [pc, #100]	; (80058a8 <sensors_SearchRom+0x178>)
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d102      	bne.n	800584e <sensors_SearchRom+0x11e>
			LastDeviceFlag = 1;
 8005848:	4b16      	ldr	r3, [pc, #88]	; (80058a4 <sensors_SearchRom+0x174>)
 800584a:	2201      	movs	r2, #1
 800584c:	701a      	strb	r2, [r3, #0]
		search_result = 1;	
 800584e:	2301      	movs	r3, #1
 8005850:	753b      	strb	r3, [r7, #20]
	}
	if (!search_result || !ROM_NO[0])
 8005852:	7d3b      	ldrb	r3, [r7, #20]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d003      	beq.n	8005860 <sensors_SearchRom+0x130>
 8005858:	4b14      	ldr	r3, [pc, #80]	; (80058ac <sensors_SearchRom+0x17c>)
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10b      	bne.n	8005878 <sensors_SearchRom+0x148>
	{
		LastDiscrepancy = 0;
 8005860:	4b11      	ldr	r3, [pc, #68]	; (80058a8 <sensors_SearchRom+0x178>)
 8005862:	2200      	movs	r2, #0
 8005864:	701a      	strb	r2, [r3, #0]
		LastDeviceFlag = 0;
 8005866:	4b0f      	ldr	r3, [pc, #60]	; (80058a4 <sensors_SearchRom+0x174>)
 8005868:	2200      	movs	r2, #0
 800586a:	701a      	strb	r2, [r3, #0]
		LastFamilyDiscrepancy = 0;
 800586c:	4b10      	ldr	r3, [pc, #64]	; (80058b0 <sensors_SearchRom+0x180>)
 800586e:	2200      	movs	r2, #0
 8005870:	701a      	strb	r2, [r3, #0]
		search_result = 0;
 8005872:	2300      	movs	r3, #0
 8005874:	753b      	strb	r3, [r7, #20]
 8005876:	e010      	b.n	800589a <sensors_SearchRom+0x16a>
	}
	else
	{
		for (int i = 0; i < 8; i++)
 8005878:	2300      	movs	r3, #0
 800587a:	60fb      	str	r3, [r7, #12]
 800587c:	e00a      	b.n	8005894 <sensors_SearchRom+0x164>
			Addr[i] = ROM_NO[i];
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	4413      	add	r3, r2
 8005884:	4909      	ldr	r1, [pc, #36]	; (80058ac <sensors_SearchRom+0x17c>)
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	440a      	add	r2, r1
 800588a:	7812      	ldrb	r2, [r2, #0]
 800588c:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	3301      	adds	r3, #1
 8005892:	60fb      	str	r3, [r7, #12]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2b07      	cmp	r3, #7
 8005898:	ddf1      	ble.n	800587e <sensors_SearchRom+0x14e>
	}
	return search_result;
 800589a:	7d3b      	ldrb	r3, [r7, #20]
}
 800589c:	4618      	mov	r0, r3
 800589e:	3718      	adds	r7, #24
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	20000bf1 	.word	0x20000bf1
 80058a8:	20000bf2 	.word	0x20000bf2
 80058ac:	20000be8 	.word	0x20000be8
 80058b0:	20000bf0 	.word	0x20000bf0

080058b4 <sensors_init>:
//-----------------------------------------------
uint8_t sensors_init(uint8_t mode)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	4603      	mov	r3, r0
 80058bc:	71fb      	strb	r3, [r7, #7]
	int i = 0, j=0;
 80058be:	2300      	movs	r3, #0
 80058c0:	617b      	str	r3, [r7, #20]
 80058c2:	2300      	movs	r3, #0
 80058c4:	613b      	str	r3, [r7, #16]
	uint8_t dt[8];
	if(mode == SKIP_ROM)
 80058c6:	79fb      	ldrb	r3, [r7, #7]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d116      	bne.n	80058fa <sensors_init+0x46>
	{
		if(sensors_Reset())
 80058cc:	f7ff fe70 	bl	80055b0 <sensors_Reset>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <sensors_init+0x26>
			return 1;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e06b      	b.n	80059b2 <sensors_init+0xfe>
		//SKIP ROM
		sensors_WriteByte(0xCC);
 80058da:	20cc      	movs	r0, #204	; 0xcc
 80058dc:	f7ff ff08 	bl	80056f0 <sensors_WriteByte>
		//WRITE SCRATCHPAD
		sensors_WriteByte(0x4E);
 80058e0:	204e      	movs	r0, #78	; 0x4e
 80058e2:	f7ff ff05 	bl	80056f0 <sensors_WriteByte>
		//TH REGISTER 100 
		sensors_WriteByte(0x64);
 80058e6:	2064      	movs	r0, #100	; 0x64
 80058e8:	f7ff ff02 	bl	80056f0 <sensors_WriteByte>
		//TL REGISTER - 30 
		sensors_WriteByte(0x9E);
 80058ec:	209e      	movs	r0, #158	; 0x9e
 80058ee:	f7ff feff 	bl	80056f0 <sensors_WriteByte>
		//Resolution 12 bit
		sensors_WriteByte(RESOLUTION_12BIT);
 80058f2:	207f      	movs	r0, #127	; 0x7f
 80058f4:	f7ff fefc 	bl	80056f0 <sensors_WriteByte>
 80058f8:	e05a      	b.n	80059b0 <sensors_init+0xfc>
	}
	else
	{
		for(i = 1; i <= 8; i++)
 80058fa:	2301      	movs	r3, #1
 80058fc:	617b      	str	r3, [r7, #20]
 80058fe:	e01c      	b.n	800593a <sensors_init+0x86>
		{
			if(sensors_SearchRom(dt))
 8005900:	f107 0308 	add.w	r3, r7, #8
 8005904:	4618      	mov	r0, r3
 8005906:	f7ff ff13 	bl	8005730 <sensors_SearchRom>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d018      	beq.n	8005942 <sensors_init+0x8e>
			{
				Dev_Cnt++;
 8005910:	4b2a      	ldr	r3, [pc, #168]	; (80059bc <sensors_init+0x108>)
 8005912:	781b      	ldrb	r3, [r3, #0]
 8005914:	3301      	adds	r3, #1
 8005916:	b2da      	uxtb	r2, r3
 8005918:	4b28      	ldr	r3, [pc, #160]	; (80059bc <sensors_init+0x108>)
 800591a:	701a      	strb	r2, [r3, #0]
				memcpy(Dev_ID[Dev_Cnt-1], dt, sizeof(dt));
 800591c:	4b27      	ldr	r3, [pc, #156]	; (80059bc <sensors_init+0x108>)
 800591e:	781b      	ldrb	r3, [r3, #0]
 8005920:	3b01      	subs	r3, #1
 8005922:	00db      	lsls	r3, r3, #3
 8005924:	4a26      	ldr	r2, [pc, #152]	; (80059c0 <sensors_init+0x10c>)
 8005926:	4413      	add	r3, r2
 8005928:	461a      	mov	r2, r3
 800592a:	f107 0308 	add.w	r3, r7, #8
 800592e:	cb03      	ldmia	r3!, {r0, r1}
 8005930:	6010      	str	r0, [r2, #0]
 8005932:	6051      	str	r1, [r2, #4]
		for(i = 1; i <= 8; i++)
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	3301      	adds	r3, #1
 8005938:	617b      	str	r3, [r7, #20]
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	2b08      	cmp	r3, #8
 800593e:	dddf      	ble.n	8005900 <sensors_init+0x4c>
 8005940:	e000      	b.n	8005944 <sensors_init+0x90>
			}
			else break;
 8005942:	bf00      	nop
		}
		for(i = 1; i <= Dev_Cnt; i++)
 8005944:	2301      	movs	r3, #1
 8005946:	617b      	str	r3, [r7, #20]
 8005948:	e02c      	b.n	80059a4 <sensors_init+0xf0>
		{
			if(sensors_Reset())
 800594a:	f7ff fe31 	bl	80055b0 <sensors_Reset>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d001      	beq.n	8005958 <sensors_init+0xa4>
				return 1;
 8005954:	2301      	movs	r3, #1
 8005956:	e02c      	b.n	80059b2 <sensors_init+0xfe>
			//Match Rom
			sensors_WriteByte(0x55);
 8005958:	2055      	movs	r0, #85	; 0x55
 800595a:	f7ff fec9 	bl	80056f0 <sensors_WriteByte>
			for(j = 0; j <= 7; j++)
 800595e:	2300      	movs	r3, #0
 8005960:	613b      	str	r3, [r7, #16]
 8005962:	e00d      	b.n	8005980 <sensors_init+0xcc>
			{
				sensors_WriteByte(Dev_ID[i-1][j]);
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	3b01      	subs	r3, #1
 8005968:	4a15      	ldr	r2, [pc, #84]	; (80059c0 <sensors_init+0x10c>)
 800596a:	00db      	lsls	r3, r3, #3
 800596c:	441a      	add	r2, r3
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	4413      	add	r3, r2
 8005972:	781b      	ldrb	r3, [r3, #0]
 8005974:	4618      	mov	r0, r3
 8005976:	f7ff febb 	bl	80056f0 <sensors_WriteByte>
			for(j = 0; j <= 7; j++)
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	3301      	adds	r3, #1
 800597e:	613b      	str	r3, [r7, #16]
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	2b07      	cmp	r3, #7
 8005984:	ddee      	ble.n	8005964 <sensors_init+0xb0>
			}
			//WRITE SCRATCHPAD
			sensors_WriteByte(0x4E);
 8005986:	204e      	movs	r0, #78	; 0x4e
 8005988:	f7ff feb2 	bl	80056f0 <sensors_WriteByte>
			//TH REGISTER 100 
			sensors_WriteByte(0x64);
 800598c:	2064      	movs	r0, #100	; 0x64
 800598e:	f7ff feaf 	bl	80056f0 <sensors_WriteByte>
			//TL REGISTER - 30 
			sensors_WriteByte(0x9E);
 8005992:	209e      	movs	r0, #158	; 0x9e
 8005994:	f7ff feac 	bl	80056f0 <sensors_WriteByte>
			//Resolution 12 bit
			sensors_WriteByte(RESOLUTION_12BIT);
 8005998:	207f      	movs	r0, #127	; 0x7f
 800599a:	f7ff fea9 	bl	80056f0 <sensors_WriteByte>
		for(i = 1; i <= Dev_Cnt; i++)
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	3301      	adds	r3, #1
 80059a2:	617b      	str	r3, [r7, #20]
 80059a4:	4b05      	ldr	r3, [pc, #20]	; (80059bc <sensors_init+0x108>)
 80059a6:	781b      	ldrb	r3, [r3, #0]
 80059a8:	461a      	mov	r2, r3
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	4293      	cmp	r3, r2
 80059ae:	ddcc      	ble.n	800594a <sensors_init+0x96>
		}
	}
	return 0;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3718      	adds	r7, #24
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	20000a34 	.word	0x20000a34
 80059c0:	20000318 	.word	0x20000318

080059c4 <sensors_MeasureTemperCmd>:
//----------------------------------------------------------
void sensors_MeasureTemperCmd(uint8_t mode, uint8_t DevNum)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	4603      	mov	r3, r0
 80059cc:	460a      	mov	r2, r1
 80059ce:	71fb      	strb	r3, [r7, #7]
 80059d0:	4613      	mov	r3, r2
 80059d2:	71bb      	strb	r3, [r7, #6]
	int i = 0;
 80059d4:	2300      	movs	r3, #0
 80059d6:	60fb      	str	r3, [r7, #12]
	sensors_Reset();
 80059d8:	f7ff fdea 	bl	80055b0 <sensors_Reset>
	if(mode == SKIP_ROM)
 80059dc:	79fb      	ldrb	r3, [r7, #7]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d103      	bne.n	80059ea <sensors_MeasureTemperCmd+0x26>
	{
    //SKIP ROM
		sensors_WriteByte(0xCC);
 80059e2:	20cc      	movs	r0, #204	; 0xcc
 80059e4:	f7ff fe84 	bl	80056f0 <sensors_WriteByte>
 80059e8:	e016      	b.n	8005a18 <sensors_MeasureTemperCmd+0x54>
	}
	else
	{
		//Match Rom
		sensors_WriteByte(0x55);
 80059ea:	2055      	movs	r0, #85	; 0x55
 80059ec:	f7ff fe80 	bl	80056f0 <sensors_WriteByte>
		for(i = 0; i <= 7; i++)
 80059f0:	2300      	movs	r3, #0
 80059f2:	60fb      	str	r3, [r7, #12]
 80059f4:	e00d      	b.n	8005a12 <sensors_MeasureTemperCmd+0x4e>
		{
			sensors_WriteByte(Dev_ID[DevNum-1][i]);
 80059f6:	79bb      	ldrb	r3, [r7, #6]
 80059f8:	3b01      	subs	r3, #1
 80059fa:	4a0b      	ldr	r2, [pc, #44]	; (8005a28 <sensors_MeasureTemperCmd+0x64>)
 80059fc:	00db      	lsls	r3, r3, #3
 80059fe:	441a      	add	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	4413      	add	r3, r2
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7ff fe72 	bl	80056f0 <sensors_WriteByte>
		for(i = 0; i <= 7; i++)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	3301      	adds	r3, #1
 8005a10:	60fb      	str	r3, [r7, #12]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2b07      	cmp	r3, #7
 8005a16:	ddee      	ble.n	80059f6 <sensors_MeasureTemperCmd+0x32>
		}
	}
	//CONVERT T
	sensors_WriteByte(0x44);
 8005a18:	2044      	movs	r0, #68	; 0x44
 8005a1a:	f7ff fe69 	bl	80056f0 <sensors_WriteByte>
}
 8005a1e:	bf00      	nop
 8005a20:	3710      	adds	r7, #16
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	20000318 	.word	0x20000318

08005a2c <sensors_ReadStratcpad>:
//----------------------------------------------------------
void sensors_ReadStratcpad(uint8_t mode, uint8_t *Data, uint8_t DevNum)
{
 8005a2c:	b590      	push	{r4, r7, lr}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	4603      	mov	r3, r0
 8005a34:	6039      	str	r1, [r7, #0]
 8005a36:	71fb      	strb	r3, [r7, #7]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	sensors_Reset();
 8005a3c:	f7ff fdb8 	bl	80055b0 <sensors_Reset>
	if(mode == SKIP_ROM)
 8005a40:	79fb      	ldrb	r3, [r7, #7]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d103      	bne.n	8005a4e <sensors_ReadStratcpad+0x22>
	{
		//SKIP ROM
		sensors_WriteByte(0xCC);
 8005a46:	20cc      	movs	r0, #204	; 0xcc
 8005a48:	f7ff fe52 	bl	80056f0 <sensors_WriteByte>
 8005a4c:	e016      	b.n	8005a7c <sensors_ReadStratcpad+0x50>
	}
	else
	{
		//Match Rom
		sensors_WriteByte(0x55);
 8005a4e:	2055      	movs	r0, #85	; 0x55
 8005a50:	f7ff fe4e 	bl	80056f0 <sensors_WriteByte>
		for(i = 0; i <= 7; i++)
 8005a54:	2300      	movs	r3, #0
 8005a56:	73fb      	strb	r3, [r7, #15]
 8005a58:	e00d      	b.n	8005a76 <sensors_ReadStratcpad+0x4a>
		{
			sensors_WriteByte(Dev_ID[DevNum-1][i]);
 8005a5a:	79bb      	ldrb	r3, [r7, #6]
 8005a5c:	1e5a      	subs	r2, r3, #1
 8005a5e:	7bfb      	ldrb	r3, [r7, #15]
 8005a60:	4912      	ldr	r1, [pc, #72]	; (8005aac <sensors_ReadStratcpad+0x80>)
 8005a62:	00d2      	lsls	r2, r2, #3
 8005a64:	440a      	add	r2, r1
 8005a66:	4413      	add	r3, r2
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f7ff fe40 	bl	80056f0 <sensors_WriteByte>
		for(i = 0; i <= 7; i++)
 8005a70:	7bfb      	ldrb	r3, [r7, #15]
 8005a72:	3301      	adds	r3, #1
 8005a74:	73fb      	strb	r3, [r7, #15]
 8005a76:	7bfb      	ldrb	r3, [r7, #15]
 8005a78:	2b07      	cmp	r3, #7
 8005a7a:	d9ee      	bls.n	8005a5a <sensors_ReadStratcpad+0x2e>
		}
	}
	//READ SCRATCHPAD
	sensors_WriteByte(0xBE);
 8005a7c:	20be      	movs	r0, #190	; 0xbe
 8005a7e:	f7ff fe37 	bl	80056f0 <sensors_WriteByte>
	for(i = 0; i < 8; i++)
 8005a82:	2300      	movs	r3, #0
 8005a84:	73fb      	strb	r3, [r7, #15]
 8005a86:	e009      	b.n	8005a9c <sensors_ReadStratcpad+0x70>
	{
		Data[i] = sensors_ReadByte();
 8005a88:	7bfb      	ldrb	r3, [r7, #15]
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	18d4      	adds	r4, r2, r3
 8005a8e:	f7ff fde7 	bl	8005660 <sensors_ReadByte>
 8005a92:	4603      	mov	r3, r0
 8005a94:	7023      	strb	r3, [r4, #0]
	for(i = 0; i < 8; i++)
 8005a96:	7bfb      	ldrb	r3, [r7, #15]
 8005a98:	3301      	adds	r3, #1
 8005a9a:	73fb      	strb	r3, [r7, #15]
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
 8005a9e:	2b07      	cmp	r3, #7
 8005aa0:	d9f2      	bls.n	8005a88 <sensors_ReadStratcpad+0x5c>
	}
}
 8005aa2:	bf00      	nop
 8005aa4:	3714      	adds	r7, #20
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd90      	pop	{r4, r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	20000318 	.word	0x20000318

08005ab0 <sensors_GetSign>:
//----------------------------------------------------------
uint8_t sensors_GetSign(uint16_t dt)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	80fb      	strh	r3, [r7, #6]
	// 11- 
	if (dt&(1<<11))
 8005aba:	88fb      	ldrh	r3, [r7, #6]
 8005abc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d001      	beq.n	8005ac8 <sensors_GetSign+0x18>
		return 1;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e000      	b.n	8005aca <sensors_GetSign+0x1a>
	else
		return 0;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	370c      	adds	r7, #12
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr

08005ad6 <sensors_Convert>:
//----------------------------------------------------------
float sensors_Convert(uint16_t dt)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b085      	sub	sp, #20
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	4603      	mov	r3, r0
 8005ade:	80fb      	strh	r3, [r7, #6]
	float t;

	t = (float)((dt&0x07FF)>>4);		//    
 8005ae0:	88fb      	ldrh	r3, [r7, #6]
 8005ae2:	111b      	asrs	r3, r3, #4
 8005ae4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ae8:	ee07 3a90 	vmov	s15, r3
 8005aec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005af0:	edc7 7a03 	vstr	s15, [r7, #12]
	t += (float)(dt&0x000F) / 16.0f;	//  
 8005af4:	88fb      	ldrh	r3, [r7, #6]
 8005af6:	f003 030f 	and.w	r3, r3, #15
 8005afa:	ee07 3a90 	vmov	s15, r3
 8005afe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005b02:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8005b06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b0a:	ed97 7a03 	vldr	s14, [r7, #12]
 8005b0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b12:	edc7 7a03 	vstr	s15, [r7, #12]

	return t;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	ee07 3a90 	vmov	s15, r3
}
 8005b1c:	eeb0 0a67 	vmov.f32	s0, s15
 8005b20:	3714      	adds	r7, #20
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
	...

08005b2c <UpdateTempSens>:
//----------------------------------------------------------
void UpdateTempSens(void)
{
 8005b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b2e:	b08b      	sub	sp, #44	; 0x2c
 8005b30:	af06      	add	r7, sp, #24
	sensors_init(NO_SKIP_ROM);
 8005b32:	2001      	movs	r0, #1
 8005b34:	f7ff febe 	bl	80058b4 <sensors_init>

	for(uint8_t i = 0; i < Dev_Cnt; i++)
 8005b38:	2300      	movs	r3, #0
 8005b3a:	73fb      	strb	r3, [r7, #15]
 8005b3c:	e079      	b.n	8005c32 <UpdateTempSens+0x106>
	{
		sprintf(Device_RAW_ROM[i],"%02X%02X%02X%02X%02X%02X%02X%02X", Dev_ID[i][0], Dev_ID[i][1], Dev_ID[i][2], Dev_ID[i][3], Dev_ID[i][4], Dev_ID[i][5], Dev_ID[i][6], Dev_ID[i][7]);
 8005b3e:	7bfa      	ldrb	r2, [r7, #15]
 8005b40:	4613      	mov	r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	4413      	add	r3, r2
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	4a42      	ldr	r2, [pc, #264]	; (8005c54 <UpdateTempSens+0x128>)
 8005b4a:	1898      	adds	r0, r3, r2
 8005b4c:	7bfb      	ldrb	r3, [r7, #15]
 8005b4e:	4a42      	ldr	r2, [pc, #264]	; (8005c58 <UpdateTempSens+0x12c>)
 8005b50:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8005b54:	469c      	mov	ip, r3
 8005b56:	7bfb      	ldrb	r3, [r7, #15]
 8005b58:	4a3f      	ldr	r2, [pc, #252]	; (8005c58 <UpdateTempSens+0x12c>)
 8005b5a:	00db      	lsls	r3, r3, #3
 8005b5c:	4413      	add	r3, r2
 8005b5e:	785b      	ldrb	r3, [r3, #1]
 8005b60:	469e      	mov	lr, r3
 8005b62:	7bfb      	ldrb	r3, [r7, #15]
 8005b64:	4a3c      	ldr	r2, [pc, #240]	; (8005c58 <UpdateTempSens+0x12c>)
 8005b66:	00db      	lsls	r3, r3, #3
 8005b68:	4413      	add	r3, r2
 8005b6a:	789b      	ldrb	r3, [r3, #2]
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	7bfb      	ldrb	r3, [r7, #15]
 8005b70:	4a39      	ldr	r2, [pc, #228]	; (8005c58 <UpdateTempSens+0x12c>)
 8005b72:	00db      	lsls	r3, r3, #3
 8005b74:	4413      	add	r3, r2
 8005b76:	78db      	ldrb	r3, [r3, #3]
 8005b78:	461c      	mov	r4, r3
 8005b7a:	7bfb      	ldrb	r3, [r7, #15]
 8005b7c:	4a36      	ldr	r2, [pc, #216]	; (8005c58 <UpdateTempSens+0x12c>)
 8005b7e:	00db      	lsls	r3, r3, #3
 8005b80:	4413      	add	r3, r2
 8005b82:	791b      	ldrb	r3, [r3, #4]
 8005b84:	461d      	mov	r5, r3
 8005b86:	7bfb      	ldrb	r3, [r7, #15]
 8005b88:	4a33      	ldr	r2, [pc, #204]	; (8005c58 <UpdateTempSens+0x12c>)
 8005b8a:	00db      	lsls	r3, r3, #3
 8005b8c:	4413      	add	r3, r2
 8005b8e:	795b      	ldrb	r3, [r3, #5]
 8005b90:	461e      	mov	r6, r3
 8005b92:	7bfb      	ldrb	r3, [r7, #15]
 8005b94:	4a30      	ldr	r2, [pc, #192]	; (8005c58 <UpdateTempSens+0x12c>)
 8005b96:	00db      	lsls	r3, r3, #3
 8005b98:	4413      	add	r3, r2
 8005b9a:	799b      	ldrb	r3, [r3, #6]
 8005b9c:	607b      	str	r3, [r7, #4]
 8005b9e:	7bfb      	ldrb	r3, [r7, #15]
 8005ba0:	4a2d      	ldr	r2, [pc, #180]	; (8005c58 <UpdateTempSens+0x12c>)
 8005ba2:	00db      	lsls	r3, r3, #3
 8005ba4:	4413      	add	r3, r2
 8005ba6:	79db      	ldrb	r3, [r3, #7]
 8005ba8:	9305      	str	r3, [sp, #20]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	9304      	str	r3, [sp, #16]
 8005bae:	9603      	str	r6, [sp, #12]
 8005bb0:	9502      	str	r5, [sp, #8]
 8005bb2:	9401      	str	r4, [sp, #4]
 8005bb4:	9100      	str	r1, [sp, #0]
 8005bb6:	4673      	mov	r3, lr
 8005bb8:	4662      	mov	r2, ip
 8005bba:	4928      	ldr	r1, [pc, #160]	; (8005c5c <UpdateTempSens+0x130>)
 8005bbc:	f012 ff1c 	bl	80189f8 <siprintf>
		if(strcmp(Device_RAW_ROM[i], "28790E950C000069") == 0)
 8005bc0:	7bfa      	ldrb	r2, [r7, #15]
 8005bc2:	4613      	mov	r3, r2
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	4413      	add	r3, r2
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	4a22      	ldr	r2, [pc, #136]	; (8005c54 <UpdateTempSens+0x128>)
 8005bcc:	4413      	add	r3, r2
 8005bce:	4924      	ldr	r1, [pc, #144]	; (8005c60 <UpdateTempSens+0x134>)
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f7fa fafd 	bl	80001d0 <strcmp>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d10c      	bne.n	8005bf6 <UpdateTempSens+0xca>
		{
			SEND_str(Device_RAW_ROM[i]);
 8005bdc:	7bfa      	ldrb	r2, [r7, #15]
 8005bde:	4613      	mov	r3, r2
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	4413      	add	r3, r2
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	4a1b      	ldr	r2, [pc, #108]	; (8005c54 <UpdateTempSens+0x128>)
 8005be8:	4413      	add	r3, r2
 8005bea:	4618      	mov	r0, r3
 8005bec:	f7fc f960 	bl	8001eb0 <SEND_str>
			SEND_str(" - YES\n");
 8005bf0:	481c      	ldr	r0, [pc, #112]	; (8005c64 <UpdateTempSens+0x138>)
 8005bf2:	f7fc f95d 	bl	8001eb0 <SEND_str>
		}
		if(strcmp(Device_RAW_ROM[i], "28BF1E930C000031") == 0)
 8005bf6:	7bfa      	ldrb	r2, [r7, #15]
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	4413      	add	r3, r2
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4a14      	ldr	r2, [pc, #80]	; (8005c54 <UpdateTempSens+0x128>)
 8005c02:	4413      	add	r3, r2
 8005c04:	4918      	ldr	r1, [pc, #96]	; (8005c68 <UpdateTempSens+0x13c>)
 8005c06:	4618      	mov	r0, r3
 8005c08:	f7fa fae2 	bl	80001d0 <strcmp>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d10c      	bne.n	8005c2c <UpdateTempSens+0x100>
		{
			SEND_str(Device_RAW_ROM[i]);
 8005c12:	7bfa      	ldrb	r2, [r7, #15]
 8005c14:	4613      	mov	r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	4413      	add	r3, r2
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	4a0d      	ldr	r2, [pc, #52]	; (8005c54 <UpdateTempSens+0x128>)
 8005c1e:	4413      	add	r3, r2
 8005c20:	4618      	mov	r0, r3
 8005c22:	f7fc f945 	bl	8001eb0 <SEND_str>
			SEND_str(" - YES\n");
 8005c26:	480f      	ldr	r0, [pc, #60]	; (8005c64 <UpdateTempSens+0x138>)
 8005c28:	f7fc f942 	bl	8001eb0 <SEND_str>
	for(uint8_t i = 0; i < Dev_Cnt; i++)
 8005c2c:	7bfb      	ldrb	r3, [r7, #15]
 8005c2e:	3301      	adds	r3, #1
 8005c30:	73fb      	strb	r3, [r7, #15]
 8005c32:	4b0e      	ldr	r3, [pc, #56]	; (8005c6c <UpdateTempSens+0x140>)
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	7bfa      	ldrb	r2, [r7, #15]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d380      	bcc.n	8005b3e <UpdateTempSens+0x12>
		}
	}

	__HAL_TIM_CLEAR_FLAG(&htim6, TIM_SR_UIF); //  
 8005c3c:	4b0c      	ldr	r3, [pc, #48]	; (8005c70 <UpdateTempSens+0x144>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f06f 0201 	mvn.w	r2, #1
 8005c44:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start_IT(&htim6);
 8005c46:	480a      	ldr	r0, [pc, #40]	; (8005c70 <UpdateTempSens+0x144>)
 8005c48:	f004 fbd5 	bl	800a3f6 <HAL_TIM_Base_Start_IT>
}
 8005c4c:	bf00      	nop
 8005c4e:	3714      	adds	r7, #20
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c54:	20000a38 	.word	0x20000a38
 8005c58:	20000318 	.word	0x20000318
 8005c5c:	0801db84 	.word	0x0801db84
 8005c60:	0801dba8 	.word	0x0801dba8
 8005c64:	0801dbbc 	.word	0x0801dbbc
 8005c68:	0801dbc4 	.word	0x0801dbc4
 8005c6c:	20000a34 	.word	0x20000a34
 8005c70:	20000d94 	.word	0x20000d94

08005c74 <MX_TIM3_Init>:
DMA_HandleTypeDef hdma_tim3_ch3;
DMA_HandleTypeDef hdma_tim3_ch4_up;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b08a      	sub	sp, #40	; 0x28
 8005c78:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c7a:	f107 0320 	add.w	r3, r7, #32
 8005c7e:	2200      	movs	r2, #0
 8005c80:	601a      	str	r2, [r3, #0]
 8005c82:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005c84:	1d3b      	adds	r3, r7, #4
 8005c86:	2200      	movs	r2, #0
 8005c88:	601a      	str	r2, [r3, #0]
 8005c8a:	605a      	str	r2, [r3, #4]
 8005c8c:	609a      	str	r2, [r3, #8]
 8005c8e:	60da      	str	r2, [r3, #12]
 8005c90:	611a      	str	r2, [r3, #16]
 8005c92:	615a      	str	r2, [r3, #20]
 8005c94:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8005c96:	4b33      	ldr	r3, [pc, #204]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005c98:	4a33      	ldr	r2, [pc, #204]	; (8005d68 <MX_TIM3_Init+0xf4>)
 8005c9a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 8005c9c:	4b31      	ldr	r3, [pc, #196]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005c9e:	2203      	movs	r2, #3
 8005ca0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ca2:	4b30      	ldr	r3, [pc, #192]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8005ca8:	4b2e      	ldr	r3, [pc, #184]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005caa:	f242 7210 	movw	r2, #10000	; 0x2710
 8005cae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005cb0:	4b2c      	ldr	r3, [pc, #176]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005cb6:	4b2b      	ldr	r3, [pc, #172]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005cb8:	2200      	movs	r2, #0
 8005cba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005cbc:	4829      	ldr	r0, [pc, #164]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005cbe:	f004 fc27 	bl	800a510 <HAL_TIM_PWM_Init>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d001      	beq.n	8005ccc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8005cc8:	f7fe fb44 	bl	8004354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005cd4:	f107 0320 	add.w	r3, r7, #32
 8005cd8:	4619      	mov	r1, r3
 8005cda:	4822      	ldr	r0, [pc, #136]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005cdc:	f005 fab8 	bl	800b250 <HAL_TIMEx_MasterConfigSynchronization>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8005ce6:	f7fe fb35 	bl	8004354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005cea:	2360      	movs	r3, #96	; 0x60
 8005cec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8005cee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005cf2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8005cf8:	2304      	movs	r3, #4
 8005cfa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005cfc:	1d3b      	adds	r3, r7, #4
 8005cfe:	2200      	movs	r2, #0
 8005d00:	4619      	mov	r1, r3
 8005d02:	4818      	ldr	r0, [pc, #96]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005d04:	f004 feaa 	bl	800aa5c <HAL_TIM_PWM_ConfigChannel>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d001      	beq.n	8005d12 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8005d0e:	f7fe fb21 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005d12:	1d3b      	adds	r3, r7, #4
 8005d14:	2204      	movs	r2, #4
 8005d16:	4619      	mov	r1, r3
 8005d18:	4812      	ldr	r0, [pc, #72]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005d1a:	f004 fe9f 	bl	800aa5c <HAL_TIM_PWM_ConfigChannel>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d001      	beq.n	8005d28 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8005d24:	f7fe fb16 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005d28:	1d3b      	adds	r3, r7, #4
 8005d2a:	2208      	movs	r2, #8
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	480d      	ldr	r0, [pc, #52]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005d30:	f004 fe94 	bl	800aa5c <HAL_TIM_PWM_ConfigChannel>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8005d3a:	f7fe fb0b 	bl	8004354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005d3e:	1d3b      	adds	r3, r7, #4
 8005d40:	220c      	movs	r2, #12
 8005d42:	4619      	mov	r1, r3
 8005d44:	4807      	ldr	r0, [pc, #28]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005d46:	f004 fe89 	bl	800aa5c <HAL_TIM_PWM_ConfigChannel>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d001      	beq.n	8005d54 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8005d50:	f7fe fb00 	bl	8004354 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8005d54:	4803      	ldr	r0, [pc, #12]	; (8005d64 <MX_TIM3_Init+0xf0>)
 8005d56:	f000 f9df 	bl	8006118 <HAL_TIM_MspPostInit>

}
 8005d5a:	bf00      	nop
 8005d5c:	3728      	adds	r7, #40	; 0x28
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
 8005d62:	bf00      	nop
 8005d64:	20000c94 	.word	0x20000c94
 8005d68:	40000400 	.word	0x40000400

08005d6c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b08a      	sub	sp, #40	; 0x28
 8005d70:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d72:	f107 0320 	add.w	r3, r7, #32
 8005d76:	2200      	movs	r2, #0
 8005d78:	601a      	str	r2, [r3, #0]
 8005d7a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005d7c:	1d3b      	adds	r3, r7, #4
 8005d7e:	2200      	movs	r2, #0
 8005d80:	601a      	str	r2, [r3, #0]
 8005d82:	605a      	str	r2, [r3, #4]
 8005d84:	609a      	str	r2, [r3, #8]
 8005d86:	60da      	str	r2, [r3, #12]
 8005d88:	611a      	str	r2, [r3, #16]
 8005d8a:	615a      	str	r2, [r3, #20]
 8005d8c:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8005d8e:	4b20      	ldr	r3, [pc, #128]	; (8005e10 <MX_TIM4_Init+0xa4>)
 8005d90:	4a20      	ldr	r2, [pc, #128]	; (8005e14 <MX_TIM4_Init+0xa8>)
 8005d92:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005d94:	4b1e      	ldr	r3, [pc, #120]	; (8005e10 <MX_TIM4_Init+0xa4>)
 8005d96:	2200      	movs	r2, #0
 8005d98:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d9a:	4b1d      	ldr	r3, [pc, #116]	; (8005e10 <MX_TIM4_Init+0xa4>)
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65000;
 8005da0:	4b1b      	ldr	r3, [pc, #108]	; (8005e10 <MX_TIM4_Init+0xa4>)
 8005da2:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8005da6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005da8:	4b19      	ldr	r3, [pc, #100]	; (8005e10 <MX_TIM4_Init+0xa4>)
 8005daa:	2200      	movs	r2, #0
 8005dac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005dae:	4b18      	ldr	r3, [pc, #96]	; (8005e10 <MX_TIM4_Init+0xa4>)
 8005db0:	2200      	movs	r2, #0
 8005db2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8005db4:	4816      	ldr	r0, [pc, #88]	; (8005e10 <MX_TIM4_Init+0xa4>)
 8005db6:	f004 fb42 	bl	800a43e <HAL_TIM_OC_Init>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d001      	beq.n	8005dc4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8005dc0:	f7fe fac8 	bl	8004354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005dcc:	f107 0320 	add.w	r3, r7, #32
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	480f      	ldr	r0, [pc, #60]	; (8005e10 <MX_TIM4_Init+0xa4>)
 8005dd4:	f005 fa3c 	bl	800b250 <HAL_TIMEx_MasterConfigSynchronization>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8005dde:	f7fe fab9 	bl	8004354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8005de2:	2330      	movs	r3, #48	; 0x30
 8005de4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005de6:	2300      	movs	r3, #0
 8005de8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005dea:	2300      	movs	r3, #0
 8005dec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005dee:	2300      	movs	r3, #0
 8005df0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005df2:	1d3b      	adds	r3, r7, #4
 8005df4:	220c      	movs	r2, #12
 8005df6:	4619      	mov	r1, r3
 8005df8:	4805      	ldr	r0, [pc, #20]	; (8005e10 <MX_TIM4_Init+0xa4>)
 8005dfa:	f004 fdcf 	bl	800a99c <HAL_TIM_OC_ConfigChannel>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d001      	beq.n	8005e08 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8005e04:	f7fe faa6 	bl	8004354 <Error_Handler>
  }

}
 8005e08:	bf00      	nop
 8005e0a:	3728      	adds	r7, #40	; 0x28
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	20000bf4 	.word	0x20000bf4
 8005e14:	40000800 	.word	0x40000800

08005e18 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e1e:	463b      	mov	r3, r7
 8005e20:	2200      	movs	r2, #0
 8005e22:	601a      	str	r2, [r3, #0]
 8005e24:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 8005e26:	4b15      	ldr	r3, [pc, #84]	; (8005e7c <MX_TIM6_Init+0x64>)
 8005e28:	4a15      	ldr	r2, [pc, #84]	; (8005e80 <MX_TIM6_Init+0x68>)
 8005e2a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8005e2c:	4b13      	ldr	r3, [pc, #76]	; (8005e7c <MX_TIM6_Init+0x64>)
 8005e2e:	2253      	movs	r2, #83	; 0x53
 8005e30:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e32:	4b12      	ldr	r3, [pc, #72]	; (8005e7c <MX_TIM6_Init+0x64>)
 8005e34:	2200      	movs	r2, #0
 8005e36:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 49999;
 8005e38:	4b10      	ldr	r3, [pc, #64]	; (8005e7c <MX_TIM6_Init+0x64>)
 8005e3a:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8005e3e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e40:	4b0e      	ldr	r3, [pc, #56]	; (8005e7c <MX_TIM6_Init+0x64>)
 8005e42:	2200      	movs	r2, #0
 8005e44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005e46:	480d      	ldr	r0, [pc, #52]	; (8005e7c <MX_TIM6_Init+0x64>)
 8005e48:	f004 faaa 	bl	800a3a0 <HAL_TIM_Base_Init>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8005e52:	f7fe fa7f 	bl	8004354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e56:	2300      	movs	r3, #0
 8005e58:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005e5e:	463b      	mov	r3, r7
 8005e60:	4619      	mov	r1, r3
 8005e62:	4806      	ldr	r0, [pc, #24]	; (8005e7c <MX_TIM6_Init+0x64>)
 8005e64:	f005 f9f4 	bl	800b250 <HAL_TIMEx_MasterConfigSynchronization>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d001      	beq.n	8005e72 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8005e6e:	f7fe fa71 	bl	8004354 <Error_Handler>
  }

}
 8005e72:	bf00      	nop
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	20000d94 	.word	0x20000d94
 8005e80:	40001000 	.word	0x40001000

08005e84 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a72      	ldr	r2, [pc, #456]	; (800605c <HAL_TIM_PWM_MspInit+0x1d8>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	f040 80de 	bne.w	8006054 <HAL_TIM_PWM_MspInit+0x1d0>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005e98:	2300      	movs	r3, #0
 8005e9a:	60fb      	str	r3, [r7, #12]
 8005e9c:	4b70      	ldr	r3, [pc, #448]	; (8006060 <HAL_TIM_PWM_MspInit+0x1dc>)
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea0:	4a6f      	ldr	r2, [pc, #444]	; (8006060 <HAL_TIM_PWM_MspInit+0x1dc>)
 8005ea2:	f043 0302 	orr.w	r3, r3, #2
 8005ea6:	6413      	str	r3, [r2, #64]	; 0x40
 8005ea8:	4b6d      	ldr	r3, [pc, #436]	; (8006060 <HAL_TIM_PWM_MspInit+0x1dc>)
 8005eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eac:	f003 0302 	and.w	r3, r3, #2
 8005eb0:	60fb      	str	r3, [r7, #12]
 8005eb2:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 8005eb4:	4b6b      	ldr	r3, [pc, #428]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005eb6:	4a6c      	ldr	r2, [pc, #432]	; (8006068 <HAL_TIM_PWM_MspInit+0x1e4>)
 8005eb8:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8005eba:	4b6a      	ldr	r3, [pc, #424]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005ebc:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005ec0:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005ec2:	4b68      	ldr	r3, [pc, #416]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005ec4:	2240      	movs	r2, #64	; 0x40
 8005ec6:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ec8:	4b66      	ldr	r3, [pc, #408]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005eca:	2200      	movs	r2, #0
 8005ecc:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8005ece:	4b65      	ldr	r3, [pc, #404]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005ed0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ed4:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005ed6:	4b63      	ldr	r3, [pc, #396]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005ed8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005edc:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005ede:	4b61      	ldr	r3, [pc, #388]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005ee0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005ee4:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_CIRCULAR;
 8005ee6:	4b5f      	ldr	r3, [pc, #380]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005ee8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005eec:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8005eee:	4b5d      	ldr	r3, [pc, #372]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005ef4:	4b5b      	ldr	r3, [pc, #364]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8005efa:	485a      	ldr	r0, [pc, #360]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005efc:	f001 f858 	bl	8006fb0 <HAL_DMA_Init>
 8005f00:	4603      	mov	r3, r0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d001      	beq.n	8005f0a <HAL_TIM_PWM_MspInit+0x86>
    {
      Error_Handler();
 8005f06:	f7fe fa25 	bl	8004354 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a55      	ldr	r2, [pc, #340]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005f0e:	625a      	str	r2, [r3, #36]	; 0x24
 8005f10:	4a54      	ldr	r2, [pc, #336]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a52      	ldr	r2, [pc, #328]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005f1a:	639a      	str	r2, [r3, #56]	; 0x38
 8005f1c:	4a51      	ldr	r2, [pc, #324]	; (8006064 <HAL_TIM_PWM_MspInit+0x1e0>)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Stream5;
 8005f22:	4b52      	ldr	r3, [pc, #328]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f24:	4a52      	ldr	r2, [pc, #328]	; (8006070 <HAL_TIM_PWM_MspInit+0x1ec>)
 8005f26:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Channel = DMA_CHANNEL_5;
 8005f28:	4b50      	ldr	r3, [pc, #320]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f2a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005f2e:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005f30:	4b4e      	ldr	r3, [pc, #312]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f32:	2240      	movs	r2, #64	; 0x40
 8005f34:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f36:	4b4d      	ldr	r3, [pc, #308]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f38:	2200      	movs	r2, #0
 8005f3a:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8005f3c:	4b4b      	ldr	r3, [pc, #300]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f42:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005f44:	4b49      	ldr	r3, [pc, #292]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f46:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f4a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005f4c:	4b47      	ldr	r3, [pc, #284]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005f52:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 8005f54:	4b45      	ldr	r3, [pc, #276]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f56:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f5a:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8005f5c:	4b43      	ldr	r3, [pc, #268]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f5e:	2200      	movs	r2, #0
 8005f60:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005f62:	4b42      	ldr	r3, [pc, #264]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8005f68:	4840      	ldr	r0, [pc, #256]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f6a:	f001 f821 	bl	8006fb0 <HAL_DMA_Init>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d001      	beq.n	8005f78 <HAL_TIM_PWM_MspInit+0xf4>
    {
      Error_Handler();
 8005f74:	f7fe f9ee 	bl	8004354 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a3c      	ldr	r2, [pc, #240]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f7c:	629a      	str	r2, [r3, #40]	; 0x28
 8005f7e:	4a3b      	ldr	r2, [pc, #236]	; (800606c <HAL_TIM_PWM_MspInit+0x1e8>)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3_CH3 Init */
    hdma_tim3_ch3.Instance = DMA1_Stream7;
 8005f84:	4b3b      	ldr	r3, [pc, #236]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005f86:	4a3c      	ldr	r2, [pc, #240]	; (8006078 <HAL_TIM_PWM_MspInit+0x1f4>)
 8005f88:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 8005f8a:	4b3a      	ldr	r3, [pc, #232]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005f8c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005f90:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005f92:	4b38      	ldr	r3, [pc, #224]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005f94:	2240      	movs	r2, #64	; 0x40
 8005f96:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f98:	4b36      	ldr	r3, [pc, #216]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8005f9e:	4b35      	ldr	r3, [pc, #212]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005fa0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005fa4:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005fa6:	4b33      	ldr	r3, [pc, #204]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005fa8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fac:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005fae:	4b31      	ldr	r3, [pc, #196]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005fb0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005fb4:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 8005fb6:	4b2f      	ldr	r3, [pc, #188]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005fb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005fbc:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8005fbe:	4b2d      	ldr	r3, [pc, #180]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005fc4:	4b2b      	ldr	r3, [pc, #172]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 8005fca:	482a      	ldr	r0, [pc, #168]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005fcc:	f000 fff0 	bl	8006fb0 <HAL_DMA_Init>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d001      	beq.n	8005fda <HAL_TIM_PWM_MspInit+0x156>
    {
      Error_Handler();
 8005fd6:	f7fe f9bd 	bl	8004354 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a25      	ldr	r2, [pc, #148]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005fde:	62da      	str	r2, [r3, #44]	; 0x2c
 8005fe0:	4a24      	ldr	r2, [pc, #144]	; (8006074 <HAL_TIM_PWM_MspInit+0x1f0>)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3_CH4_UP Init */
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 8005fe6:	4b25      	ldr	r3, [pc, #148]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005fe8:	4a25      	ldr	r2, [pc, #148]	; (8006080 <HAL_TIM_PWM_MspInit+0x1fc>)
 8005fea:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 8005fec:	4b23      	ldr	r3, [pc, #140]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005fee:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005ff2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005ff4:	4b21      	ldr	r3, [pc, #132]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005ff6:	2240      	movs	r2, #64	; 0x40
 8005ff8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ffa:	4b20      	ldr	r3, [pc, #128]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8006000:	4b1e      	ldr	r3, [pc, #120]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 8006002:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006006:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006008:	4b1c      	ldr	r3, [pc, #112]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 800600a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800600e:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006010:	4b1a      	ldr	r3, [pc, #104]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 8006012:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006016:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 8006018:	4b18      	ldr	r3, [pc, #96]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 800601a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800601e:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 8006020:	4b16      	ldr	r3, [pc, #88]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 8006022:	2200      	movs	r2, #0
 8006024:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006026:	4b15      	ldr	r3, [pc, #84]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 8006028:	2200      	movs	r2, #0
 800602a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 800602c:	4813      	ldr	r0, [pc, #76]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 800602e:	f000 ffbf 	bl	8006fb0 <HAL_DMA_Init>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d001      	beq.n	800603c <HAL_TIM_PWM_MspInit+0x1b8>
    {
      Error_Handler();
 8006038:	f7fe f98c 	bl	8004354 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a0f      	ldr	r2, [pc, #60]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 8006040:	631a      	str	r2, [r3, #48]	; 0x30
 8006042:	4a0e      	ldr	r2, [pc, #56]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a0c      	ldr	r2, [pc, #48]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 800604c:	621a      	str	r2, [r3, #32]
 800604e:	4a0b      	ldr	r2, [pc, #44]	; (800607c <HAL_TIM_PWM_MspInit+0x1f8>)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8006054:	bf00      	nop
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	40000400 	.word	0x40000400
 8006060:	40023800 	.word	0x40023800
 8006064:	20000cd4 	.word	0x20000cd4
 8006068:	40026070 	.word	0x40026070
 800606c:	20000d34 	.word	0x20000d34
 8006070:	40026088 	.word	0x40026088
 8006074:	20000c34 	.word	0x20000c34
 8006078:	400260b8 	.word	0x400260b8
 800607c:	20000dd4 	.word	0x20000dd4
 8006080:	40026040 	.word	0x40026040

08006084 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8006084:	b480      	push	{r7}
 8006086:	b085      	sub	sp, #20
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM4)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a0b      	ldr	r2, [pc, #44]	; (80060c0 <HAL_TIM_OC_MspInit+0x3c>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d10d      	bne.n	80060b2 <HAL_TIM_OC_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006096:	2300      	movs	r3, #0
 8006098:	60fb      	str	r3, [r7, #12]
 800609a:	4b0a      	ldr	r3, [pc, #40]	; (80060c4 <HAL_TIM_OC_MspInit+0x40>)
 800609c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800609e:	4a09      	ldr	r2, [pc, #36]	; (80060c4 <HAL_TIM_OC_MspInit+0x40>)
 80060a0:	f043 0304 	orr.w	r3, r3, #4
 80060a4:	6413      	str	r3, [r2, #64]	; 0x40
 80060a6:	4b07      	ldr	r3, [pc, #28]	; (80060c4 <HAL_TIM_OC_MspInit+0x40>)
 80060a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060aa:	f003 0304 	and.w	r3, r3, #4
 80060ae:	60fb      	str	r3, [r7, #12]
 80060b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80060b2:	bf00      	nop
 80060b4:	3714      	adds	r7, #20
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	40000800 	.word	0x40000800
 80060c4:	40023800 	.word	0x40023800

080060c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a0e      	ldr	r2, [pc, #56]	; (8006110 <HAL_TIM_Base_MspInit+0x48>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d115      	bne.n	8006106 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80060da:	2300      	movs	r3, #0
 80060dc:	60fb      	str	r3, [r7, #12]
 80060de:	4b0d      	ldr	r3, [pc, #52]	; (8006114 <HAL_TIM_Base_MspInit+0x4c>)
 80060e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e2:	4a0c      	ldr	r2, [pc, #48]	; (8006114 <HAL_TIM_Base_MspInit+0x4c>)
 80060e4:	f043 0310 	orr.w	r3, r3, #16
 80060e8:	6413      	str	r3, [r2, #64]	; 0x40
 80060ea:	4b0a      	ldr	r3, [pc, #40]	; (8006114 <HAL_TIM_Base_MspInit+0x4c>)
 80060ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ee:	f003 0310 	and.w	r3, r3, #16
 80060f2:	60fb      	str	r3, [r7, #12]
 80060f4:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80060f6:	2200      	movs	r2, #0
 80060f8:	2100      	movs	r1, #0
 80060fa:	2036      	movs	r0, #54	; 0x36
 80060fc:	f000 ff2e 	bl	8006f5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006100:	2036      	movs	r0, #54	; 0x36
 8006102:	f000 ff47 	bl	8006f94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8006106:	bf00      	nop
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	40001000 	.word	0x40001000
 8006114:	40023800 	.word	0x40023800

08006118 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b088      	sub	sp, #32
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006120:	f107 030c 	add.w	r3, r7, #12
 8006124:	2200      	movs	r2, #0
 8006126:	601a      	str	r2, [r3, #0]
 8006128:	605a      	str	r2, [r3, #4]
 800612a:	609a      	str	r2, [r3, #8]
 800612c:	60da      	str	r2, [r3, #12]
 800612e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a12      	ldr	r2, [pc, #72]	; (8006180 <HAL_TIM_MspPostInit+0x68>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d11e      	bne.n	8006178 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800613a:	2300      	movs	r3, #0
 800613c:	60bb      	str	r3, [r7, #8]
 800613e:	4b11      	ldr	r3, [pc, #68]	; (8006184 <HAL_TIM_MspPostInit+0x6c>)
 8006140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006142:	4a10      	ldr	r2, [pc, #64]	; (8006184 <HAL_TIM_MspPostInit+0x6c>)
 8006144:	f043 0304 	orr.w	r3, r3, #4
 8006148:	6313      	str	r3, [r2, #48]	; 0x30
 800614a:	4b0e      	ldr	r3, [pc, #56]	; (8006184 <HAL_TIM_MspPostInit+0x6c>)
 800614c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800614e:	f003 0304 	and.w	r3, r3, #4
 8006152:	60bb      	str	r3, [r7, #8]
 8006154:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM0_Pin|PWM1_Pin|PWM2_Pin|PWM3_Pin;
 8006156:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800615a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800615c:	2302      	movs	r3, #2
 800615e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006160:	2300      	movs	r3, #0
 8006162:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006164:	2303      	movs	r3, #3
 8006166:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006168:	2302      	movs	r3, #2
 800616a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800616c:	f107 030c 	add.w	r3, r7, #12
 8006170:	4619      	mov	r1, r3
 8006172:	4805      	ldr	r0, [pc, #20]	; (8006188 <HAL_TIM_MspPostInit+0x70>)
 8006174:	f002 fb4e 	bl	8008814 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8006178:	bf00      	nop
 800617a:	3720      	adds	r7, #32
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}
 8006180:	40000400 	.word	0x40000400
 8006184:	40023800 	.word	0x40023800
 8006188:	40020800 	.word	0x40020800

0800618c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8006190:	4b11      	ldr	r3, [pc, #68]	; (80061d8 <MX_USART1_UART_Init+0x4c>)
 8006192:	4a12      	ldr	r2, [pc, #72]	; (80061dc <MX_USART1_UART_Init+0x50>)
 8006194:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8006196:	4b10      	ldr	r3, [pc, #64]	; (80061d8 <MX_USART1_UART_Init+0x4c>)
 8006198:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800619c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800619e:	4b0e      	ldr	r3, [pc, #56]	; (80061d8 <MX_USART1_UART_Init+0x4c>)
 80061a0:	2200      	movs	r2, #0
 80061a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80061a4:	4b0c      	ldr	r3, [pc, #48]	; (80061d8 <MX_USART1_UART_Init+0x4c>)
 80061a6:	2200      	movs	r2, #0
 80061a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80061aa:	4b0b      	ldr	r3, [pc, #44]	; (80061d8 <MX_USART1_UART_Init+0x4c>)
 80061ac:	2200      	movs	r2, #0
 80061ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80061b0:	4b09      	ldr	r3, [pc, #36]	; (80061d8 <MX_USART1_UART_Init+0x4c>)
 80061b2:	220c      	movs	r2, #12
 80061b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80061b6:	4b08      	ldr	r3, [pc, #32]	; (80061d8 <MX_USART1_UART_Init+0x4c>)
 80061b8:	2200      	movs	r2, #0
 80061ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80061bc:	4b06      	ldr	r3, [pc, #24]	; (80061d8 <MX_USART1_UART_Init+0x4c>)
 80061be:	2200      	movs	r2, #0
 80061c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80061c2:	4805      	ldr	r0, [pc, #20]	; (80061d8 <MX_USART1_UART_Init+0x4c>)
 80061c4:	f005 f8d4 	bl	800b370 <HAL_UART_Init>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d001      	beq.n	80061d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80061ce:	f7fe f8c1 	bl	8004354 <Error_Handler>
  }

}
 80061d2:	bf00      	nop
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	20000e74 	.word	0x20000e74
 80061dc:	40011000 	.word	0x40011000

080061e0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80061e4:	4b11      	ldr	r3, [pc, #68]	; (800622c <MX_USART2_UART_Init+0x4c>)
 80061e6:	4a12      	ldr	r2, [pc, #72]	; (8006230 <MX_USART2_UART_Init+0x50>)
 80061e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80061ea:	4b10      	ldr	r3, [pc, #64]	; (800622c <MX_USART2_UART_Init+0x4c>)
 80061ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80061f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80061f2:	4b0e      	ldr	r3, [pc, #56]	; (800622c <MX_USART2_UART_Init+0x4c>)
 80061f4:	2200      	movs	r2, #0
 80061f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80061f8:	4b0c      	ldr	r3, [pc, #48]	; (800622c <MX_USART2_UART_Init+0x4c>)
 80061fa:	2200      	movs	r2, #0
 80061fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80061fe:	4b0b      	ldr	r3, [pc, #44]	; (800622c <MX_USART2_UART_Init+0x4c>)
 8006200:	2200      	movs	r2, #0
 8006202:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006204:	4b09      	ldr	r3, [pc, #36]	; (800622c <MX_USART2_UART_Init+0x4c>)
 8006206:	220c      	movs	r2, #12
 8006208:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800620a:	4b08      	ldr	r3, [pc, #32]	; (800622c <MX_USART2_UART_Init+0x4c>)
 800620c:	2200      	movs	r2, #0
 800620e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006210:	4b06      	ldr	r3, [pc, #24]	; (800622c <MX_USART2_UART_Init+0x4c>)
 8006212:	2200      	movs	r2, #0
 8006214:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006216:	4805      	ldr	r0, [pc, #20]	; (800622c <MX_USART2_UART_Init+0x4c>)
 8006218:	f005 f8aa 	bl	800b370 <HAL_UART_Init>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d001      	beq.n	8006226 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006222:	f7fe f897 	bl	8004354 <Error_Handler>
  }

}
 8006226:	bf00      	nop
 8006228:	bd80      	pop	{r7, pc}
 800622a:	bf00      	nop
 800622c:	20000eb4 	.word	0x20000eb4
 8006230:	40004400 	.word	0x40004400

08006234 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8006238:	4b11      	ldr	r3, [pc, #68]	; (8006280 <MX_USART3_UART_Init+0x4c>)
 800623a:	4a12      	ldr	r2, [pc, #72]	; (8006284 <MX_USART3_UART_Init+0x50>)
 800623c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 57600;
 800623e:	4b10      	ldr	r3, [pc, #64]	; (8006280 <MX_USART3_UART_Init+0x4c>)
 8006240:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8006244:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006246:	4b0e      	ldr	r3, [pc, #56]	; (8006280 <MX_USART3_UART_Init+0x4c>)
 8006248:	2200      	movs	r2, #0
 800624a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800624c:	4b0c      	ldr	r3, [pc, #48]	; (8006280 <MX_USART3_UART_Init+0x4c>)
 800624e:	2200      	movs	r2, #0
 8006250:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006252:	4b0b      	ldr	r3, [pc, #44]	; (8006280 <MX_USART3_UART_Init+0x4c>)
 8006254:	2200      	movs	r2, #0
 8006256:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006258:	4b09      	ldr	r3, [pc, #36]	; (8006280 <MX_USART3_UART_Init+0x4c>)
 800625a:	220c      	movs	r2, #12
 800625c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800625e:	4b08      	ldr	r3, [pc, #32]	; (8006280 <MX_USART3_UART_Init+0x4c>)
 8006260:	2200      	movs	r2, #0
 8006262:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006264:	4b06      	ldr	r3, [pc, #24]	; (8006280 <MX_USART3_UART_Init+0x4c>)
 8006266:	2200      	movs	r2, #0
 8006268:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800626a:	4805      	ldr	r0, [pc, #20]	; (8006280 <MX_USART3_UART_Init+0x4c>)
 800626c:	f005 f880 	bl	800b370 <HAL_UART_Init>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d001      	beq.n	800627a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8006276:	f7fe f86d 	bl	8004354 <Error_Handler>
  }

}
 800627a:	bf00      	nop
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	20000e34 	.word	0x20000e34
 8006284:	40004800 	.word	0x40004800

08006288 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b08e      	sub	sp, #56	; 0x38
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006290:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006294:	2200      	movs	r2, #0
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	605a      	str	r2, [r3, #4]
 800629a:	609a      	str	r2, [r3, #8]
 800629c:	60da      	str	r2, [r3, #12]
 800629e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a58      	ldr	r2, [pc, #352]	; (8006408 <HAL_UART_MspInit+0x180>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d135      	bne.n	8006316 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80062aa:	2300      	movs	r3, #0
 80062ac:	623b      	str	r3, [r7, #32]
 80062ae:	4b57      	ldr	r3, [pc, #348]	; (800640c <HAL_UART_MspInit+0x184>)
 80062b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062b2:	4a56      	ldr	r2, [pc, #344]	; (800640c <HAL_UART_MspInit+0x184>)
 80062b4:	f043 0310 	orr.w	r3, r3, #16
 80062b8:	6453      	str	r3, [r2, #68]	; 0x44
 80062ba:	4b54      	ldr	r3, [pc, #336]	; (800640c <HAL_UART_MspInit+0x184>)
 80062bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062be:	f003 0310 	and.w	r3, r3, #16
 80062c2:	623b      	str	r3, [r7, #32]
 80062c4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80062c6:	2300      	movs	r3, #0
 80062c8:	61fb      	str	r3, [r7, #28]
 80062ca:	4b50      	ldr	r3, [pc, #320]	; (800640c <HAL_UART_MspInit+0x184>)
 80062cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ce:	4a4f      	ldr	r2, [pc, #316]	; (800640c <HAL_UART_MspInit+0x184>)
 80062d0:	f043 0301 	orr.w	r3, r3, #1
 80062d4:	6313      	str	r3, [r2, #48]	; 0x30
 80062d6:	4b4d      	ldr	r3, [pc, #308]	; (800640c <HAL_UART_MspInit+0x184>)
 80062d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	61fb      	str	r3, [r7, #28]
 80062e0:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = SIM_RxD_Pin|SIM_TxD_Pin;
 80062e2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80062e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062e8:	2302      	movs	r3, #2
 80062ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062ec:	2300      	movs	r3, #0
 80062ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80062f0:	2303      	movs	r3, #3
 80062f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80062f4:	2307      	movs	r3, #7
 80062f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80062f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80062fc:	4619      	mov	r1, r3
 80062fe:	4844      	ldr	r0, [pc, #272]	; (8006410 <HAL_UART_MspInit+0x188>)
 8006300:	f002 fa88 	bl	8008814 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006304:	2200      	movs	r2, #0
 8006306:	2100      	movs	r1, #0
 8006308:	2025      	movs	r0, #37	; 0x25
 800630a:	f000 fe27 	bl	8006f5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800630e:	2025      	movs	r0, #37	; 0x25
 8006310:	f000 fe40 	bl	8006f94 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8006314:	e073      	b.n	80063fe <HAL_UART_MspInit+0x176>
  else if(uartHandle->Instance==USART2)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a3e      	ldr	r2, [pc, #248]	; (8006414 <HAL_UART_MspInit+0x18c>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d134      	bne.n	800638a <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006320:	2300      	movs	r3, #0
 8006322:	61bb      	str	r3, [r7, #24]
 8006324:	4b39      	ldr	r3, [pc, #228]	; (800640c <HAL_UART_MspInit+0x184>)
 8006326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006328:	4a38      	ldr	r2, [pc, #224]	; (800640c <HAL_UART_MspInit+0x184>)
 800632a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800632e:	6413      	str	r3, [r2, #64]	; 0x40
 8006330:	4b36      	ldr	r3, [pc, #216]	; (800640c <HAL_UART_MspInit+0x184>)
 8006332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006338:	61bb      	str	r3, [r7, #24]
 800633a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800633c:	2300      	movs	r3, #0
 800633e:	617b      	str	r3, [r7, #20]
 8006340:	4b32      	ldr	r3, [pc, #200]	; (800640c <HAL_UART_MspInit+0x184>)
 8006342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006344:	4a31      	ldr	r2, [pc, #196]	; (800640c <HAL_UART_MspInit+0x184>)
 8006346:	f043 0308 	orr.w	r3, r3, #8
 800634a:	6313      	str	r3, [r2, #48]	; 0x30
 800634c:	4b2f      	ldr	r3, [pc, #188]	; (800640c <HAL_UART_MspInit+0x184>)
 800634e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006350:	f003 0308 	and.w	r3, r3, #8
 8006354:	617b      	str	r3, [r7, #20]
 8006356:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = RS485_RxD_Pin|RS485_TxD_Pin;
 8006358:	2360      	movs	r3, #96	; 0x60
 800635a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800635c:	2302      	movs	r3, #2
 800635e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006360:	2300      	movs	r3, #0
 8006362:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006364:	2303      	movs	r3, #3
 8006366:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006368:	2307      	movs	r3, #7
 800636a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800636c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006370:	4619      	mov	r1, r3
 8006372:	4829      	ldr	r0, [pc, #164]	; (8006418 <HAL_UART_MspInit+0x190>)
 8006374:	f002 fa4e 	bl	8008814 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006378:	2200      	movs	r2, #0
 800637a:	2100      	movs	r1, #0
 800637c:	2026      	movs	r0, #38	; 0x26
 800637e:	f000 fded 	bl	8006f5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006382:	2026      	movs	r0, #38	; 0x26
 8006384:	f000 fe06 	bl	8006f94 <HAL_NVIC_EnableIRQ>
}
 8006388:	e039      	b.n	80063fe <HAL_UART_MspInit+0x176>
  else if(uartHandle->Instance==USART3)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a23      	ldr	r2, [pc, #140]	; (800641c <HAL_UART_MspInit+0x194>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d134      	bne.n	80063fe <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006394:	2300      	movs	r3, #0
 8006396:	613b      	str	r3, [r7, #16]
 8006398:	4b1c      	ldr	r3, [pc, #112]	; (800640c <HAL_UART_MspInit+0x184>)
 800639a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639c:	4a1b      	ldr	r2, [pc, #108]	; (800640c <HAL_UART_MspInit+0x184>)
 800639e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063a2:	6413      	str	r3, [r2, #64]	; 0x40
 80063a4:	4b19      	ldr	r3, [pc, #100]	; (800640c <HAL_UART_MspInit+0x184>)
 80063a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063ac:	613b      	str	r3, [r7, #16]
 80063ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80063b0:	2300      	movs	r3, #0
 80063b2:	60fb      	str	r3, [r7, #12]
 80063b4:	4b15      	ldr	r3, [pc, #84]	; (800640c <HAL_UART_MspInit+0x184>)
 80063b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b8:	4a14      	ldr	r2, [pc, #80]	; (800640c <HAL_UART_MspInit+0x184>)
 80063ba:	f043 0304 	orr.w	r3, r3, #4
 80063be:	6313      	str	r3, [r2, #48]	; 0x30
 80063c0:	4b12      	ldr	r3, [pc, #72]	; (800640c <HAL_UART_MspInit+0x184>)
 80063c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c4:	f003 0304 	and.w	r3, r3, #4
 80063c8:	60fb      	str	r3, [r7, #12]
 80063ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = COM_RxD_Pin|COM_TxD_Pin;
 80063cc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80063d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063d2:	2302      	movs	r3, #2
 80063d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063d6:	2300      	movs	r3, #0
 80063d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80063da:	2303      	movs	r3, #3
 80063dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80063de:	2307      	movs	r3, #7
 80063e0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80063e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80063e6:	4619      	mov	r1, r3
 80063e8:	480d      	ldr	r0, [pc, #52]	; (8006420 <HAL_UART_MspInit+0x198>)
 80063ea:	f002 fa13 	bl	8008814 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80063ee:	2200      	movs	r2, #0
 80063f0:	2100      	movs	r1, #0
 80063f2:	2027      	movs	r0, #39	; 0x27
 80063f4:	f000 fdb2 	bl	8006f5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80063f8:	2027      	movs	r0, #39	; 0x27
 80063fa:	f000 fdcb 	bl	8006f94 <HAL_NVIC_EnableIRQ>
}
 80063fe:	bf00      	nop
 8006400:	3738      	adds	r7, #56	; 0x38
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	40011000 	.word	0x40011000
 800640c:	40023800 	.word	0x40023800
 8006410:	40020000 	.word	0x40020000
 8006414:	40004400 	.word	0x40004400
 8006418:	40020c00 	.word	0x40020c00
 800641c:	40004800 	.word	0x40004800
 8006420:	40020800 	.word	0x40020800

08006424 <dbg_available>:
volatile dbg_rx_buffer_index_t dbg_rx_buffer_head = 0;
volatile dbg_rx_buffer_index_t dbg_rx_buffer_tail = 0;
uint8_t dbg_rx_buffer[DBG_RX_BUFFER_SIZE] = {0,};

int16_t dbg_available(void)
{
 8006424:	b480      	push	{r7}
 8006426:	af00      	add	r7, sp, #0
	return ((uint16_t)(DBG_RX_BUFFER_SIZE + dbg_rx_buffer_head - dbg_rx_buffer_tail)) % DBG_RX_BUFFER_SIZE;
 8006428:	4b08      	ldr	r3, [pc, #32]	; (800644c <dbg_available+0x28>)
 800642a:	781b      	ldrb	r3, [r3, #0]
 800642c:	b2da      	uxtb	r2, r3
 800642e:	4b08      	ldr	r3, [pc, #32]	; (8006450 <dbg_available+0x2c>)
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	b2db      	uxtb	r3, r3
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	b2db      	uxtb	r3, r3
 8006438:	b21b      	sxth	r3, r3
 800643a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800643e:	b21b      	sxth	r3, r3
}
 8006440:	4618      	mov	r0, r3
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr
 800644a:	bf00      	nop
 800644c:	200003d8 	.word	0x200003d8
 8006450:	200003d9 	.word	0x200003d9

08006454 <dbg_read>:

int16_t dbg_read(void)
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
	if(dbg_rx_buffer_head == dbg_rx_buffer_tail)
 800645a:	4b12      	ldr	r3, [pc, #72]	; (80064a4 <dbg_read+0x50>)
 800645c:	781b      	ldrb	r3, [r3, #0]
 800645e:	b2da      	uxtb	r2, r3
 8006460:	4b11      	ldr	r3, [pc, #68]	; (80064a8 <dbg_read+0x54>)
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	b2db      	uxtb	r3, r3
 8006466:	429a      	cmp	r2, r3
 8006468:	d102      	bne.n	8006470 <dbg_read+0x1c>
	{
		return -1;
 800646a:	f04f 33ff 	mov.w	r3, #4294967295
 800646e:	e012      	b.n	8006496 <dbg_read+0x42>
	}
	else
	{
		uint8_t c = dbg_rx_buffer[dbg_rx_buffer_tail];
 8006470:	4b0d      	ldr	r3, [pc, #52]	; (80064a8 <dbg_read+0x54>)
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	b2db      	uxtb	r3, r3
 8006476:	461a      	mov	r2, r3
 8006478:	4b0c      	ldr	r3, [pc, #48]	; (80064ac <dbg_read+0x58>)
 800647a:	5c9b      	ldrb	r3, [r3, r2]
 800647c:	71fb      	strb	r3, [r7, #7]
		dbg_rx_buffer_tail = (dbg_rx_buffer_index_t)(dbg_rx_buffer_tail + 1) % DBG_RX_BUFFER_SIZE;
 800647e:	4b0a      	ldr	r3, [pc, #40]	; (80064a8 <dbg_read+0x54>)
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	b2db      	uxtb	r3, r3
 8006484:	3301      	adds	r3, #1
 8006486:	b2db      	uxtb	r3, r3
 8006488:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800648c:	b2da      	uxtb	r2, r3
 800648e:	4b06      	ldr	r3, [pc, #24]	; (80064a8 <dbg_read+0x54>)
 8006490:	701a      	strb	r2, [r3, #0]
		return c;
 8006492:	79fb      	ldrb	r3, [r7, #7]
 8006494:	b21b      	sxth	r3, r3
	}
}
 8006496:	4618      	mov	r0, r3
 8006498:	370c      	adds	r7, #12
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr
 80064a2:	bf00      	nop
 80064a4:	200003d8 	.word	0x200003d8
 80064a8:	200003d9 	.word	0x200003d9
 80064ac:	200003dc 	.word	0x200003dc

080064b0 <EN_Interrupt>:
		return c;
	}
}
//-----------------------------------------------------------------------------------------------------------------
void EN_Interrupt(void)
{
 80064b0:	b480      	push	{r7}
 80064b2:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 80064b4:	4b0e      	ldr	r3, [pc, #56]	; (80064f0 <EN_Interrupt+0x40>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68da      	ldr	r2, [r3, #12]
 80064ba:	4b0d      	ldr	r3, [pc, #52]	; (80064f0 <EN_Interrupt+0x40>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f042 0220 	orr.w	r2, r2, #32
 80064c2:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 80064c4:	4b0b      	ldr	r3, [pc, #44]	; (80064f4 <EN_Interrupt+0x44>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	68da      	ldr	r2, [r3, #12]
 80064ca:	4b0a      	ldr	r3, [pc, #40]	; (80064f4 <EN_Interrupt+0x44>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f042 0220 	orr.w	r2, r2, #32
 80064d2:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 80064d4:	4b08      	ldr	r3, [pc, #32]	; (80064f8 <EN_Interrupt+0x48>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68da      	ldr	r2, [r3, #12]
 80064da:	4b07      	ldr	r3, [pc, #28]	; (80064f8 <EN_Interrupt+0x48>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f042 0220 	orr.w	r2, r2, #32
 80064e2:	60da      	str	r2, [r3, #12]

	//__HAL_SPI_ENABLE_IT(&hspi2, SPI_IT_RXNE);
}
 80064e4:	bf00      	nop
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr
 80064ee:	bf00      	nop
 80064f0:	20000e74 	.word	0x20000e74
 80064f4:	20000e34 	.word	0x20000e34
 80064f8:	20000eb4 	.word	0x20000eb4

080064fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80064fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006534 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006500:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006502:	e003      	b.n	800650c <LoopCopyDataInit>

08006504 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006504:	4b0c      	ldr	r3, [pc, #48]	; (8006538 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006506:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006508:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800650a:	3104      	adds	r1, #4

0800650c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800650c:	480b      	ldr	r0, [pc, #44]	; (800653c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800650e:	4b0c      	ldr	r3, [pc, #48]	; (8006540 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006510:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006512:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006514:	d3f6      	bcc.n	8006504 <CopyDataInit>
  ldr  r2, =_sbss
 8006516:	4a0b      	ldr	r2, [pc, #44]	; (8006544 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006518:	e002      	b.n	8006520 <LoopFillZerobss>

0800651a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800651a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800651c:	f842 3b04 	str.w	r3, [r2], #4

08006520 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006520:	4b09      	ldr	r3, [pc, #36]	; (8006548 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006522:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006524:	d3f9      	bcc.n	800651a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006526:	f7ff f82d 	bl	8005584 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800652a:	f011 fc4b 	bl	8017dc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800652e:	f7fd fd75 	bl	800401c <main>
  bx  lr    
 8006532:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006534:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006538:	08020de8 	.word	0x08020de8
  ldr  r0, =_sdata
 800653c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006540:	20000248 	.word	0x20000248
  ldr  r2, =_sbss
 8006544:	20000248 	.word	0x20000248
  ldr  r3, = _ebss
 8006548:	20007190 	.word	0x20007190

0800654c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800654c:	e7fe      	b.n	800654c <ADC_IRQHandler>
	...

08006550 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006554:	4b0e      	ldr	r3, [pc, #56]	; (8006590 <HAL_Init+0x40>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a0d      	ldr	r2, [pc, #52]	; (8006590 <HAL_Init+0x40>)
 800655a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800655e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006560:	4b0b      	ldr	r3, [pc, #44]	; (8006590 <HAL_Init+0x40>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a0a      	ldr	r2, [pc, #40]	; (8006590 <HAL_Init+0x40>)
 8006566:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800656a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800656c:	4b08      	ldr	r3, [pc, #32]	; (8006590 <HAL_Init+0x40>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a07      	ldr	r2, [pc, #28]	; (8006590 <HAL_Init+0x40>)
 8006572:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006576:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006578:	2003      	movs	r0, #3
 800657a:	f000 fce4 	bl	8006f46 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800657e:	2000      	movs	r0, #0
 8006580:	f7fe fda4 	bl	80050cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006584:	f7fe fd7a 	bl	800507c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	40023c00 	.word	0x40023c00

08006594 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006594:	b480      	push	{r7}
 8006596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006598:	4b06      	ldr	r3, [pc, #24]	; (80065b4 <HAL_IncTick+0x20>)
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	461a      	mov	r2, r3
 800659e:	4b06      	ldr	r3, [pc, #24]	; (80065b8 <HAL_IncTick+0x24>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4413      	add	r3, r2
 80065a4:	4a04      	ldr	r2, [pc, #16]	; (80065b8 <HAL_IncTick+0x24>)
 80065a6:	6013      	str	r3, [r2, #0]
}
 80065a8:	bf00      	nop
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	20000064 	.word	0x20000064
 80065b8:	20000ef4 	.word	0x20000ef4

080065bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80065bc:	b480      	push	{r7}
 80065be:	af00      	add	r7, sp, #0
  return uwTick;
 80065c0:	4b03      	ldr	r3, [pc, #12]	; (80065d0 <HAL_GetTick+0x14>)
 80065c2:	681b      	ldr	r3, [r3, #0]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	20000ef4 	.word	0x20000ef4

080065d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b084      	sub	sp, #16
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80065dc:	f7ff ffee 	bl	80065bc <HAL_GetTick>
 80065e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ec:	d005      	beq.n	80065fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80065ee:	4b09      	ldr	r3, [pc, #36]	; (8006614 <HAL_Delay+0x40>)
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	461a      	mov	r2, r3
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	4413      	add	r3, r2
 80065f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80065fa:	bf00      	nop
 80065fc:	f7ff ffde 	bl	80065bc <HAL_GetTick>
 8006600:	4602      	mov	r2, r0
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	1ad3      	subs	r3, r2, r3
 8006606:	68fa      	ldr	r2, [r7, #12]
 8006608:	429a      	cmp	r2, r3
 800660a:	d8f7      	bhi.n	80065fc <HAL_Delay+0x28>
  {
  }
}
 800660c:	bf00      	nop
 800660e:	3710      	adds	r7, #16
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	20000064 	.word	0x20000064

08006618 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006620:	2300      	movs	r3, #0
 8006622:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d101      	bne.n	800662e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	e033      	b.n	8006696 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006632:	2b00      	cmp	r3, #0
 8006634:	d109      	bne.n	800664a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f7fa fce2 	bl	8001000 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800664e:	f003 0310 	and.w	r3, r3, #16
 8006652:	2b00      	cmp	r3, #0
 8006654:	d118      	bne.n	8006688 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800665e:	f023 0302 	bic.w	r3, r3, #2
 8006662:	f043 0202 	orr.w	r2, r3, #2
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 fa40 	bl	8006af0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800667a:	f023 0303 	bic.w	r3, r3, #3
 800667e:	f043 0201 	orr.w	r2, r3, #1
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	641a      	str	r2, [r3, #64]	; 0x40
 8006686:	e001      	b.n	800668c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006694:	7bfb      	ldrb	r3, [r7, #15]
}
 8006696:	4618      	mov	r0, r3
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
	...

080066a0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b086      	sub	sp, #24
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	60b9      	str	r1, [r7, #8]
 80066aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80066ac:	2300      	movs	r3, #0
 80066ae:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d101      	bne.n	80066be <HAL_ADC_Start_DMA+0x1e>
 80066ba:	2302      	movs	r3, #2
 80066bc:	e0cc      	b.n	8006858 <HAL_ADC_Start_DMA+0x1b8>
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	f003 0301 	and.w	r3, r3, #1
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d018      	beq.n	8006706 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	689a      	ldr	r2, [r3, #8]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f042 0201 	orr.w	r2, r2, #1
 80066e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80066e4:	4b5e      	ldr	r3, [pc, #376]	; (8006860 <HAL_ADC_Start_DMA+0x1c0>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a5e      	ldr	r2, [pc, #376]	; (8006864 <HAL_ADC_Start_DMA+0x1c4>)
 80066ea:	fba2 2303 	umull	r2, r3, r2, r3
 80066ee:	0c9a      	lsrs	r2, r3, #18
 80066f0:	4613      	mov	r3, r2
 80066f2:	005b      	lsls	r3, r3, #1
 80066f4:	4413      	add	r3, r2
 80066f6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80066f8:	e002      	b.n	8006700 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	3b01      	subs	r3, #1
 80066fe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1f9      	bne.n	80066fa <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f003 0301 	and.w	r3, r3, #1
 8006710:	2b01      	cmp	r3, #1
 8006712:	f040 80a0 	bne.w	8006856 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800671e:	f023 0301 	bic.w	r3, r3, #1
 8006722:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006734:	2b00      	cmp	r3, #0
 8006736:	d007      	beq.n	8006748 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800673c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006740:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006750:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006754:	d106      	bne.n	8006764 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800675a:	f023 0206 	bic.w	r2, r3, #6
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	645a      	str	r2, [r3, #68]	; 0x44
 8006762:	e002      	b.n	800676a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2200      	movs	r2, #0
 8006768:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006772:	4b3d      	ldr	r3, [pc, #244]	; (8006868 <HAL_ADC_Start_DMA+0x1c8>)
 8006774:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800677a:	4a3c      	ldr	r2, [pc, #240]	; (800686c <HAL_ADC_Start_DMA+0x1cc>)
 800677c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006782:	4a3b      	ldr	r2, [pc, #236]	; (8006870 <HAL_ADC_Start_DMA+0x1d0>)
 8006784:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800678a:	4a3a      	ldr	r2, [pc, #232]	; (8006874 <HAL_ADC_Start_DMA+0x1d4>)
 800678c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006796:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	685a      	ldr	r2, [r3, #4]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80067a6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689a      	ldr	r2, [r3, #8]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067b6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	334c      	adds	r3, #76	; 0x4c
 80067c2:	4619      	mov	r1, r3
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f000 fca0 	bl	800710c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	f003 031f 	and.w	r3, r3, #31
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d12a      	bne.n	800682e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a26      	ldr	r2, [pc, #152]	; (8006878 <HAL_ADC_Start_DMA+0x1d8>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d015      	beq.n	800680e <HAL_ADC_Start_DMA+0x16e>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a25      	ldr	r2, [pc, #148]	; (800687c <HAL_ADC_Start_DMA+0x1dc>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d105      	bne.n	80067f8 <HAL_ADC_Start_DMA+0x158>
 80067ec:	4b1e      	ldr	r3, [pc, #120]	; (8006868 <HAL_ADC_Start_DMA+0x1c8>)
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f003 031f 	and.w	r3, r3, #31
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d00a      	beq.n	800680e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a20      	ldr	r2, [pc, #128]	; (8006880 <HAL_ADC_Start_DMA+0x1e0>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d129      	bne.n	8006856 <HAL_ADC_Start_DMA+0x1b6>
 8006802:	4b19      	ldr	r3, [pc, #100]	; (8006868 <HAL_ADC_Start_DMA+0x1c8>)
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	f003 031f 	and.w	r3, r3, #31
 800680a:	2b0f      	cmp	r3, #15
 800680c:	d823      	bhi.n	8006856 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006818:	2b00      	cmp	r3, #0
 800681a:	d11c      	bne.n	8006856 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	689a      	ldr	r2, [r3, #8]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800682a:	609a      	str	r2, [r3, #8]
 800682c:	e013      	b.n	8006856 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a11      	ldr	r2, [pc, #68]	; (8006878 <HAL_ADC_Start_DMA+0x1d8>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d10e      	bne.n	8006856 <HAL_ADC_Start_DMA+0x1b6>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006842:	2b00      	cmp	r3, #0
 8006844:	d107      	bne.n	8006856 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	689a      	ldr	r2, [r3, #8]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006854:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3718      	adds	r7, #24
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}
 8006860:	2000005c 	.word	0x2000005c
 8006864:	431bde83 	.word	0x431bde83
 8006868:	40012300 	.word	0x40012300
 800686c:	08006ce9 	.word	0x08006ce9
 8006870:	08006da3 	.word	0x08006da3
 8006874:	08006dbf 	.word	0x08006dbf
 8006878:	40012000 	.word	0x40012000
 800687c:	40012100 	.word	0x40012100
 8006880:	40012200 	.word	0x40012200

08006884 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800688c:	bf00      	nop
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80068b6:	2300      	movs	r3, #0
 80068b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d101      	bne.n	80068c8 <HAL_ADC_ConfigChannel+0x1c>
 80068c4:	2302      	movs	r3, #2
 80068c6:	e105      	b.n	8006ad4 <HAL_ADC_ConfigChannel+0x228>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2b09      	cmp	r3, #9
 80068d6:	d925      	bls.n	8006924 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68d9      	ldr	r1, [r3, #12]
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	461a      	mov	r2, r3
 80068e6:	4613      	mov	r3, r2
 80068e8:	005b      	lsls	r3, r3, #1
 80068ea:	4413      	add	r3, r2
 80068ec:	3b1e      	subs	r3, #30
 80068ee:	2207      	movs	r2, #7
 80068f0:	fa02 f303 	lsl.w	r3, r2, r3
 80068f4:	43da      	mvns	r2, r3
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	400a      	ands	r2, r1
 80068fc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68d9      	ldr	r1, [r3, #12]
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	689a      	ldr	r2, [r3, #8]
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	b29b      	uxth	r3, r3
 800690e:	4618      	mov	r0, r3
 8006910:	4603      	mov	r3, r0
 8006912:	005b      	lsls	r3, r3, #1
 8006914:	4403      	add	r3, r0
 8006916:	3b1e      	subs	r3, #30
 8006918:	409a      	lsls	r2, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	430a      	orrs	r2, r1
 8006920:	60da      	str	r2, [r3, #12]
 8006922:	e022      	b.n	800696a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	6919      	ldr	r1, [r3, #16]
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	b29b      	uxth	r3, r3
 8006930:	461a      	mov	r2, r3
 8006932:	4613      	mov	r3, r2
 8006934:	005b      	lsls	r3, r3, #1
 8006936:	4413      	add	r3, r2
 8006938:	2207      	movs	r2, #7
 800693a:	fa02 f303 	lsl.w	r3, r2, r3
 800693e:	43da      	mvns	r2, r3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	400a      	ands	r2, r1
 8006946:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	6919      	ldr	r1, [r3, #16]
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	689a      	ldr	r2, [r3, #8]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	b29b      	uxth	r3, r3
 8006958:	4618      	mov	r0, r3
 800695a:	4603      	mov	r3, r0
 800695c:	005b      	lsls	r3, r3, #1
 800695e:	4403      	add	r3, r0
 8006960:	409a      	lsls	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	430a      	orrs	r2, r1
 8006968:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	2b06      	cmp	r3, #6
 8006970:	d824      	bhi.n	80069bc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	685a      	ldr	r2, [r3, #4]
 800697c:	4613      	mov	r3, r2
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	4413      	add	r3, r2
 8006982:	3b05      	subs	r3, #5
 8006984:	221f      	movs	r2, #31
 8006986:	fa02 f303 	lsl.w	r3, r2, r3
 800698a:	43da      	mvns	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	400a      	ands	r2, r1
 8006992:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	b29b      	uxth	r3, r3
 80069a0:	4618      	mov	r0, r3
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	685a      	ldr	r2, [r3, #4]
 80069a6:	4613      	mov	r3, r2
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	4413      	add	r3, r2
 80069ac:	3b05      	subs	r3, #5
 80069ae:	fa00 f203 	lsl.w	r2, r0, r3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	430a      	orrs	r2, r1
 80069b8:	635a      	str	r2, [r3, #52]	; 0x34
 80069ba:	e04c      	b.n	8006a56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	2b0c      	cmp	r3, #12
 80069c2:	d824      	bhi.n	8006a0e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	685a      	ldr	r2, [r3, #4]
 80069ce:	4613      	mov	r3, r2
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	4413      	add	r3, r2
 80069d4:	3b23      	subs	r3, #35	; 0x23
 80069d6:	221f      	movs	r2, #31
 80069d8:	fa02 f303 	lsl.w	r3, r2, r3
 80069dc:	43da      	mvns	r2, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	400a      	ands	r2, r1
 80069e4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	4618      	mov	r0, r3
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	4613      	mov	r3, r2
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	4413      	add	r3, r2
 80069fe:	3b23      	subs	r3, #35	; 0x23
 8006a00:	fa00 f203 	lsl.w	r2, r0, r3
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	430a      	orrs	r2, r1
 8006a0a:	631a      	str	r2, [r3, #48]	; 0x30
 8006a0c:	e023      	b.n	8006a56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	4613      	mov	r3, r2
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	4413      	add	r3, r2
 8006a1e:	3b41      	subs	r3, #65	; 0x41
 8006a20:	221f      	movs	r2, #31
 8006a22:	fa02 f303 	lsl.w	r3, r2, r3
 8006a26:	43da      	mvns	r2, r3
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	400a      	ands	r2, r1
 8006a2e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	685a      	ldr	r2, [r3, #4]
 8006a42:	4613      	mov	r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	4413      	add	r3, r2
 8006a48:	3b41      	subs	r3, #65	; 0x41
 8006a4a:	fa00 f203 	lsl.w	r2, r0, r3
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	430a      	orrs	r2, r1
 8006a54:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006a56:	4b22      	ldr	r3, [pc, #136]	; (8006ae0 <HAL_ADC_ConfigChannel+0x234>)
 8006a58:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a21      	ldr	r2, [pc, #132]	; (8006ae4 <HAL_ADC_ConfigChannel+0x238>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d109      	bne.n	8006a78 <HAL_ADC_ConfigChannel+0x1cc>
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2b12      	cmp	r3, #18
 8006a6a:	d105      	bne.n	8006a78 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a19      	ldr	r2, [pc, #100]	; (8006ae4 <HAL_ADC_ConfigChannel+0x238>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d123      	bne.n	8006aca <HAL_ADC_ConfigChannel+0x21e>
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2b10      	cmp	r3, #16
 8006a88:	d003      	beq.n	8006a92 <HAL_ADC_ConfigChannel+0x1e6>
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	2b11      	cmp	r3, #17
 8006a90:	d11b      	bne.n	8006aca <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2b10      	cmp	r3, #16
 8006aa4:	d111      	bne.n	8006aca <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006aa6:	4b10      	ldr	r3, [pc, #64]	; (8006ae8 <HAL_ADC_ConfigChannel+0x23c>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a10      	ldr	r2, [pc, #64]	; (8006aec <HAL_ADC_ConfigChannel+0x240>)
 8006aac:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab0:	0c9a      	lsrs	r2, r3, #18
 8006ab2:	4613      	mov	r3, r2
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	4413      	add	r3, r2
 8006ab8:	005b      	lsls	r3, r3, #1
 8006aba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006abc:	e002      	b.n	8006ac4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d1f9      	bne.n	8006abe <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006ad2:	2300      	movs	r3, #0
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3714      	adds	r7, #20
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr
 8006ae0:	40012300 	.word	0x40012300
 8006ae4:	40012000 	.word	0x40012000
 8006ae8:	2000005c 	.word	0x2000005c
 8006aec:	431bde83 	.word	0x431bde83

08006af0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006af8:	4b79      	ldr	r3, [pc, #484]	; (8006ce0 <ADC_Init+0x1f0>)
 8006afa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	685a      	ldr	r2, [r3, #4]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	431a      	orrs	r2, r3
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	685a      	ldr	r2, [r3, #4]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	6859      	ldr	r1, [r3, #4]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	691b      	ldr	r3, [r3, #16]
 8006b30:	021a      	lsls	r2, r3, #8
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	430a      	orrs	r2, r1
 8006b38:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	685a      	ldr	r2, [r3, #4]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006b48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	6859      	ldr	r1, [r3, #4]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	689a      	ldr	r2, [r3, #8]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	430a      	orrs	r2, r1
 8006b5a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689a      	ldr	r2, [r3, #8]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	6899      	ldr	r1, [r3, #8]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	68da      	ldr	r2, [r3, #12]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	430a      	orrs	r2, r1
 8006b7c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b82:	4a58      	ldr	r2, [pc, #352]	; (8006ce4 <ADC_Init+0x1f4>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d022      	beq.n	8006bce <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	689a      	ldr	r2, [r3, #8]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006b96:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	6899      	ldr	r1, [r3, #8]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	430a      	orrs	r2, r1
 8006ba8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	689a      	ldr	r2, [r3, #8]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006bb8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	6899      	ldr	r1, [r3, #8]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	430a      	orrs	r2, r1
 8006bca:	609a      	str	r2, [r3, #8]
 8006bcc:	e00f      	b.n	8006bee <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	689a      	ldr	r2, [r3, #8]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006bdc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	689a      	ldr	r2, [r3, #8]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006bec:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	689a      	ldr	r2, [r3, #8]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f022 0202 	bic.w	r2, r2, #2
 8006bfc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	6899      	ldr	r1, [r3, #8]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	7e1b      	ldrb	r3, [r3, #24]
 8006c08:	005a      	lsls	r2, r3, #1
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d01b      	beq.n	8006c54 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	685a      	ldr	r2, [r3, #4]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c2a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	685a      	ldr	r2, [r3, #4]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006c3a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	6859      	ldr	r1, [r3, #4]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c46:	3b01      	subs	r3, #1
 8006c48:	035a      	lsls	r2, r3, #13
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	430a      	orrs	r2, r1
 8006c50:	605a      	str	r2, [r3, #4]
 8006c52:	e007      	b.n	8006c64 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	685a      	ldr	r2, [r3, #4]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006c62:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006c72:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	69db      	ldr	r3, [r3, #28]
 8006c7e:	3b01      	subs	r3, #1
 8006c80:	051a      	lsls	r2, r3, #20
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	430a      	orrs	r2, r1
 8006c88:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	689a      	ldr	r2, [r3, #8]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006c98:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	6899      	ldr	r1, [r3, #8]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006ca6:	025a      	lsls	r2, r3, #9
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	430a      	orrs	r2, r1
 8006cae:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	689a      	ldr	r2, [r3, #8]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cbe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	6899      	ldr	r1, [r3, #8]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	695b      	ldr	r3, [r3, #20]
 8006cca:	029a      	lsls	r2, r3, #10
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	430a      	orrs	r2, r1
 8006cd2:	609a      	str	r2, [r3, #8]
}
 8006cd4:	bf00      	nop
 8006cd6:	3714      	adds	r7, #20
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr
 8006ce0:	40012300 	.word	0x40012300
 8006ce4:	0f000001 	.word	0x0f000001

08006ce8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b084      	sub	sp, #16
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cfa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d13c      	bne.n	8006d7c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d06:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d12b      	bne.n	8006d74 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d127      	bne.n	8006d74 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d2a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d006      	beq.n	8006d40 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d119      	bne.n	8006d74 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	685a      	ldr	r2, [r3, #4]
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f022 0220 	bic.w	r2, r2, #32
 8006d4e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d54:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d105      	bne.n	8006d74 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d6c:	f043 0201 	orr.w	r2, r3, #1
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006d74:	68f8      	ldr	r0, [r7, #12]
 8006d76:	f7fd fa65 	bl	8004244 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006d7a:	e00e      	b.n	8006d9a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d80:	f003 0310 	and.w	r3, r3, #16
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d003      	beq.n	8006d90 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f7ff fd85 	bl	8006898 <HAL_ADC_ErrorCallback>
}
 8006d8e:	e004      	b.n	8006d9a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	4798      	blx	r3
}
 8006d9a:	bf00      	nop
 8006d9c:	3710      	adds	r7, #16
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}

08006da2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006da2:	b580      	push	{r7, lr}
 8006da4:	b084      	sub	sp, #16
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dae:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f7ff fd67 	bl	8006884 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006db6:	bf00      	nop
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}

08006dbe <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b084      	sub	sp, #16
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dca:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2240      	movs	r2, #64	; 0x40
 8006dd0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dd6:	f043 0204 	orr.w	r2, r3, #4
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006dde:	68f8      	ldr	r0, [r7, #12]
 8006de0:	f7ff fd5a 	bl	8006898 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006de4:	bf00      	nop
 8006de6:	3710      	adds	r7, #16
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b085      	sub	sp, #20
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f003 0307 	and.w	r3, r3, #7
 8006dfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006dfc:	4b0c      	ldr	r3, [pc, #48]	; (8006e30 <__NVIC_SetPriorityGrouping+0x44>)
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e02:	68ba      	ldr	r2, [r7, #8]
 8006e04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006e08:	4013      	ands	r3, r2
 8006e0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006e18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006e1e:	4a04      	ldr	r2, [pc, #16]	; (8006e30 <__NVIC_SetPriorityGrouping+0x44>)
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	60d3      	str	r3, [r2, #12]
}
 8006e24:	bf00      	nop
 8006e26:	3714      	adds	r7, #20
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr
 8006e30:	e000ed00 	.word	0xe000ed00

08006e34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006e34:	b480      	push	{r7}
 8006e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e38:	4b04      	ldr	r3, [pc, #16]	; (8006e4c <__NVIC_GetPriorityGrouping+0x18>)
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	0a1b      	lsrs	r3, r3, #8
 8006e3e:	f003 0307 	and.w	r3, r3, #7
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr
 8006e4c:	e000ed00 	.word	0xe000ed00

08006e50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	4603      	mov	r3, r0
 8006e58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	db0b      	blt.n	8006e7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e62:	79fb      	ldrb	r3, [r7, #7]
 8006e64:	f003 021f 	and.w	r2, r3, #31
 8006e68:	4907      	ldr	r1, [pc, #28]	; (8006e88 <__NVIC_EnableIRQ+0x38>)
 8006e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e6e:	095b      	lsrs	r3, r3, #5
 8006e70:	2001      	movs	r0, #1
 8006e72:	fa00 f202 	lsl.w	r2, r0, r2
 8006e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006e7a:	bf00      	nop
 8006e7c:	370c      	adds	r7, #12
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	e000e100 	.word	0xe000e100

08006e8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	4603      	mov	r3, r0
 8006e94:	6039      	str	r1, [r7, #0]
 8006e96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	db0a      	blt.n	8006eb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	b2da      	uxtb	r2, r3
 8006ea4:	490c      	ldr	r1, [pc, #48]	; (8006ed8 <__NVIC_SetPriority+0x4c>)
 8006ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eaa:	0112      	lsls	r2, r2, #4
 8006eac:	b2d2      	uxtb	r2, r2
 8006eae:	440b      	add	r3, r1
 8006eb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006eb4:	e00a      	b.n	8006ecc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	b2da      	uxtb	r2, r3
 8006eba:	4908      	ldr	r1, [pc, #32]	; (8006edc <__NVIC_SetPriority+0x50>)
 8006ebc:	79fb      	ldrb	r3, [r7, #7]
 8006ebe:	f003 030f 	and.w	r3, r3, #15
 8006ec2:	3b04      	subs	r3, #4
 8006ec4:	0112      	lsls	r2, r2, #4
 8006ec6:	b2d2      	uxtb	r2, r2
 8006ec8:	440b      	add	r3, r1
 8006eca:	761a      	strb	r2, [r3, #24]
}
 8006ecc:	bf00      	nop
 8006ece:	370c      	adds	r7, #12
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr
 8006ed8:	e000e100 	.word	0xe000e100
 8006edc:	e000ed00 	.word	0xe000ed00

08006ee0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b089      	sub	sp, #36	; 0x24
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f003 0307 	and.w	r3, r3, #7
 8006ef2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	f1c3 0307 	rsb	r3, r3, #7
 8006efa:	2b04      	cmp	r3, #4
 8006efc:	bf28      	it	cs
 8006efe:	2304      	movcs	r3, #4
 8006f00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	3304      	adds	r3, #4
 8006f06:	2b06      	cmp	r3, #6
 8006f08:	d902      	bls.n	8006f10 <NVIC_EncodePriority+0x30>
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	3b03      	subs	r3, #3
 8006f0e:	e000      	b.n	8006f12 <NVIC_EncodePriority+0x32>
 8006f10:	2300      	movs	r3, #0
 8006f12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f14:	f04f 32ff 	mov.w	r2, #4294967295
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f1e:	43da      	mvns	r2, r3
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	401a      	ands	r2, r3
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f28:	f04f 31ff 	mov.w	r1, #4294967295
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8006f32:	43d9      	mvns	r1, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f38:	4313      	orrs	r3, r2
         );
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3724      	adds	r7, #36	; 0x24
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr

08006f46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f46:	b580      	push	{r7, lr}
 8006f48:	b082      	sub	sp, #8
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f7ff ff4c 	bl	8006dec <__NVIC_SetPriorityGrouping>
}
 8006f54:	bf00      	nop
 8006f56:	3708      	adds	r7, #8
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b086      	sub	sp, #24
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	4603      	mov	r3, r0
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	607a      	str	r2, [r7, #4]
 8006f68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006f6e:	f7ff ff61 	bl	8006e34 <__NVIC_GetPriorityGrouping>
 8006f72:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	68b9      	ldr	r1, [r7, #8]
 8006f78:	6978      	ldr	r0, [r7, #20]
 8006f7a:	f7ff ffb1 	bl	8006ee0 <NVIC_EncodePriority>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f84:	4611      	mov	r1, r2
 8006f86:	4618      	mov	r0, r3
 8006f88:	f7ff ff80 	bl	8006e8c <__NVIC_SetPriority>
}
 8006f8c:	bf00      	nop
 8006f8e:	3718      	adds	r7, #24
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b082      	sub	sp, #8
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f7ff ff54 	bl	8006e50 <__NVIC_EnableIRQ>
}
 8006fa8:	bf00      	nop
 8006faa:	3708      	adds	r7, #8
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}

08006fb0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b086      	sub	sp, #24
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006fbc:	f7ff fafe 	bl	80065bc <HAL_GetTick>
 8006fc0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d101      	bne.n	8006fcc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	e099      	b.n	8007100 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2202      	movs	r2, #2
 8006fd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	681a      	ldr	r2, [r3, #0]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f022 0201 	bic.w	r2, r2, #1
 8006fea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006fec:	e00f      	b.n	800700e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006fee:	f7ff fae5 	bl	80065bc <HAL_GetTick>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	1ad3      	subs	r3, r2, r3
 8006ff8:	2b05      	cmp	r3, #5
 8006ffa:	d908      	bls.n	800700e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2220      	movs	r2, #32
 8007000:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2203      	movs	r2, #3
 8007006:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800700a:	2303      	movs	r3, #3
 800700c:	e078      	b.n	8007100 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f003 0301 	and.w	r3, r3, #1
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1e8      	bne.n	8006fee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007024:	697a      	ldr	r2, [r7, #20]
 8007026:	4b38      	ldr	r3, [pc, #224]	; (8007108 <HAL_DMA_Init+0x158>)
 8007028:	4013      	ands	r3, r2
 800702a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	685a      	ldr	r2, [r3, #4]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800703a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	691b      	ldr	r3, [r3, #16]
 8007040:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007046:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	699b      	ldr	r3, [r3, #24]
 800704c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007052:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a1b      	ldr	r3, [r3, #32]
 8007058:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800705a:	697a      	ldr	r2, [r7, #20]
 800705c:	4313      	orrs	r3, r2
 800705e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007064:	2b04      	cmp	r3, #4
 8007066:	d107      	bne.n	8007078 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007070:	4313      	orrs	r3, r2
 8007072:	697a      	ldr	r2, [r7, #20]
 8007074:	4313      	orrs	r3, r2
 8007076:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	697a      	ldr	r2, [r7, #20]
 800707e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	695b      	ldr	r3, [r3, #20]
 8007086:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	f023 0307 	bic.w	r3, r3, #7
 800708e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	4313      	orrs	r3, r2
 8007098:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709e:	2b04      	cmp	r3, #4
 80070a0:	d117      	bne.n	80070d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070a6:	697a      	ldr	r2, [r7, #20]
 80070a8:	4313      	orrs	r3, r2
 80070aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d00e      	beq.n	80070d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f000 fa91 	bl	80075dc <DMA_CheckFifoParam>
 80070ba:	4603      	mov	r3, r0
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d008      	beq.n	80070d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2240      	movs	r2, #64	; 0x40
 80070c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80070ce:	2301      	movs	r3, #1
 80070d0:	e016      	b.n	8007100 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	697a      	ldr	r2, [r7, #20]
 80070d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fa48 	bl	8007570 <DMA_CalcBaseAndBitshift>
 80070e0:	4603      	mov	r3, r0
 80070e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070e8:	223f      	movs	r2, #63	; 0x3f
 80070ea:	409a      	lsls	r2, r3
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2200      	movs	r2, #0
 80070f4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80070fe:	2300      	movs	r3, #0
}
 8007100:	4618      	mov	r0, r3
 8007102:	3718      	adds	r7, #24
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}
 8007108:	f010803f 	.word	0xf010803f

0800710c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b086      	sub	sp, #24
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	607a      	str	r2, [r7, #4]
 8007118:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800711a:	2300      	movs	r3, #0
 800711c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007122:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800712a:	2b01      	cmp	r3, #1
 800712c:	d101      	bne.n	8007132 <HAL_DMA_Start_IT+0x26>
 800712e:	2302      	movs	r3, #2
 8007130:	e040      	b.n	80071b4 <HAL_DMA_Start_IT+0xa8>
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2201      	movs	r2, #1
 8007136:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007140:	b2db      	uxtb	r3, r3
 8007142:	2b01      	cmp	r3, #1
 8007144:	d12f      	bne.n	80071a6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2202      	movs	r2, #2
 800714a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2200      	movs	r2, #0
 8007152:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	68b9      	ldr	r1, [r7, #8]
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f000 f9da 	bl	8007514 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007164:	223f      	movs	r2, #63	; 0x3f
 8007166:	409a      	lsls	r2, r3
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f042 0216 	orr.w	r2, r2, #22
 800717a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007180:	2b00      	cmp	r3, #0
 8007182:	d007      	beq.n	8007194 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	681a      	ldr	r2, [r3, #0]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f042 0208 	orr.w	r2, r2, #8
 8007192:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f042 0201 	orr.w	r2, r2, #1
 80071a2:	601a      	str	r2, [r3, #0]
 80071a4:	e005      	b.n	80071b2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80071ae:	2302      	movs	r3, #2
 80071b0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80071b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3718      	adds	r7, #24
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80071bc:	b480      	push	{r7}
 80071be:	b083      	sub	sp, #12
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	2b02      	cmp	r3, #2
 80071ce:	d004      	beq.n	80071da <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2280      	movs	r2, #128	; 0x80
 80071d4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e00c      	b.n	80071f4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2205      	movs	r2, #5
 80071de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f022 0201 	bic.w	r2, r2, #1
 80071f0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	370c      	adds	r7, #12
 80071f8:	46bd      	mov	sp, r7
 80071fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fe:	4770      	bx	lr

08007200 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b086      	sub	sp, #24
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007208:	2300      	movs	r3, #0
 800720a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800720c:	4b92      	ldr	r3, [pc, #584]	; (8007458 <HAL_DMA_IRQHandler+0x258>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a92      	ldr	r2, [pc, #584]	; (800745c <HAL_DMA_IRQHandler+0x25c>)
 8007212:	fba2 2303 	umull	r2, r3, r2, r3
 8007216:	0a9b      	lsrs	r3, r3, #10
 8007218:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800721e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800722a:	2208      	movs	r2, #8
 800722c:	409a      	lsls	r2, r3
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	4013      	ands	r3, r2
 8007232:	2b00      	cmp	r3, #0
 8007234:	d01a      	beq.n	800726c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f003 0304 	and.w	r3, r3, #4
 8007240:	2b00      	cmp	r3, #0
 8007242:	d013      	beq.n	800726c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f022 0204 	bic.w	r2, r2, #4
 8007252:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007258:	2208      	movs	r2, #8
 800725a:	409a      	lsls	r2, r3
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007264:	f043 0201 	orr.w	r2, r3, #1
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007270:	2201      	movs	r2, #1
 8007272:	409a      	lsls	r2, r3
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	4013      	ands	r3, r2
 8007278:	2b00      	cmp	r3, #0
 800727a:	d012      	beq.n	80072a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	695b      	ldr	r3, [r3, #20]
 8007282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007286:	2b00      	cmp	r3, #0
 8007288:	d00b      	beq.n	80072a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800728e:	2201      	movs	r2, #1
 8007290:	409a      	lsls	r2, r3
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800729a:	f043 0202 	orr.w	r2, r3, #2
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072a6:	2204      	movs	r2, #4
 80072a8:	409a      	lsls	r2, r3
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	4013      	ands	r3, r2
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d012      	beq.n	80072d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 0302 	and.w	r3, r3, #2
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00b      	beq.n	80072d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072c4:	2204      	movs	r2, #4
 80072c6:	409a      	lsls	r2, r3
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072d0:	f043 0204 	orr.w	r2, r3, #4
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072dc:	2210      	movs	r2, #16
 80072de:	409a      	lsls	r2, r3
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	4013      	ands	r3, r2
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d043      	beq.n	8007370 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 0308 	and.w	r3, r3, #8
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d03c      	beq.n	8007370 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072fa:	2210      	movs	r2, #16
 80072fc:	409a      	lsls	r2, r3
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800730c:	2b00      	cmp	r3, #0
 800730e:	d018      	beq.n	8007342 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800731a:	2b00      	cmp	r3, #0
 800731c:	d108      	bne.n	8007330 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007322:	2b00      	cmp	r3, #0
 8007324:	d024      	beq.n	8007370 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	4798      	blx	r3
 800732e:	e01f      	b.n	8007370 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007334:	2b00      	cmp	r3, #0
 8007336:	d01b      	beq.n	8007370 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	4798      	blx	r3
 8007340:	e016      	b.n	8007370 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800734c:	2b00      	cmp	r3, #0
 800734e:	d107      	bne.n	8007360 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 0208 	bic.w	r2, r2, #8
 800735e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007364:	2b00      	cmp	r3, #0
 8007366:	d003      	beq.n	8007370 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007374:	2220      	movs	r2, #32
 8007376:	409a      	lsls	r2, r3
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	4013      	ands	r3, r2
 800737c:	2b00      	cmp	r3, #0
 800737e:	f000 808e 	beq.w	800749e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f003 0310 	and.w	r3, r3, #16
 800738c:	2b00      	cmp	r3, #0
 800738e:	f000 8086 	beq.w	800749e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007396:	2220      	movs	r2, #32
 8007398:	409a      	lsls	r2, r3
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	2b05      	cmp	r3, #5
 80073a8:	d136      	bne.n	8007418 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f022 0216 	bic.w	r2, r2, #22
 80073b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	695a      	ldr	r2, [r3, #20]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80073c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d103      	bne.n	80073da <HAL_DMA_IRQHandler+0x1da>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d007      	beq.n	80073ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f022 0208 	bic.w	r2, r2, #8
 80073e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073ee:	223f      	movs	r2, #63	; 0x3f
 80073f0:	409a      	lsls	r2, r3
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2201      	movs	r2, #1
 8007402:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800740a:	2b00      	cmp	r3, #0
 800740c:	d07d      	beq.n	800750a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	4798      	blx	r3
        }
        return;
 8007416:	e078      	b.n	800750a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007422:	2b00      	cmp	r3, #0
 8007424:	d01c      	beq.n	8007460 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007430:	2b00      	cmp	r3, #0
 8007432:	d108      	bne.n	8007446 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007438:	2b00      	cmp	r3, #0
 800743a:	d030      	beq.n	800749e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	4798      	blx	r3
 8007444:	e02b      	b.n	800749e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800744a:	2b00      	cmp	r3, #0
 800744c:	d027      	beq.n	800749e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	4798      	blx	r3
 8007456:	e022      	b.n	800749e <HAL_DMA_IRQHandler+0x29e>
 8007458:	2000005c 	.word	0x2000005c
 800745c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800746a:	2b00      	cmp	r3, #0
 800746c:	d10f      	bne.n	800748e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f022 0210 	bic.w	r2, r2, #16
 800747c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2201      	movs	r2, #1
 800748a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007492:	2b00      	cmp	r3, #0
 8007494:	d003      	beq.n	800749e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d032      	beq.n	800750c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074aa:	f003 0301 	and.w	r3, r3, #1
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d022      	beq.n	80074f8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2205      	movs	r2, #5
 80074b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	681a      	ldr	r2, [r3, #0]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f022 0201 	bic.w	r2, r2, #1
 80074c8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	3301      	adds	r3, #1
 80074ce:	60bb      	str	r3, [r7, #8]
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	429a      	cmp	r2, r3
 80074d4:	d307      	bcc.n	80074e6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 0301 	and.w	r3, r3, #1
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d1f2      	bne.n	80074ca <HAL_DMA_IRQHandler+0x2ca>
 80074e4:	e000      	b.n	80074e8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80074e6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d005      	beq.n	800750c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	4798      	blx	r3
 8007508:	e000      	b.n	800750c <HAL_DMA_IRQHandler+0x30c>
        return;
 800750a:	bf00      	nop
    }
  }
}
 800750c:	3718      	adds	r7, #24
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}
 8007512:	bf00      	nop

08007514 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
 8007520:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007530:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	683a      	ldr	r2, [r7, #0]
 8007538:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	2b40      	cmp	r3, #64	; 0x40
 8007540:	d108      	bne.n	8007554 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	68ba      	ldr	r2, [r7, #8]
 8007550:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007552:	e007      	b.n	8007564 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68ba      	ldr	r2, [r7, #8]
 800755a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	60da      	str	r2, [r3, #12]
}
 8007564:	bf00      	nop
 8007566:	3714      	adds	r7, #20
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007570:	b480      	push	{r7}
 8007572:	b085      	sub	sp, #20
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	b2db      	uxtb	r3, r3
 800757e:	3b10      	subs	r3, #16
 8007580:	4a14      	ldr	r2, [pc, #80]	; (80075d4 <DMA_CalcBaseAndBitshift+0x64>)
 8007582:	fba2 2303 	umull	r2, r3, r2, r3
 8007586:	091b      	lsrs	r3, r3, #4
 8007588:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800758a:	4a13      	ldr	r2, [pc, #76]	; (80075d8 <DMA_CalcBaseAndBitshift+0x68>)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	4413      	add	r3, r2
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	461a      	mov	r2, r3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2b03      	cmp	r3, #3
 800759c:	d909      	bls.n	80075b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80075a6:	f023 0303 	bic.w	r3, r3, #3
 80075aa:	1d1a      	adds	r2, r3, #4
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	659a      	str	r2, [r3, #88]	; 0x58
 80075b0:	e007      	b.n	80075c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80075ba:	f023 0303 	bic.w	r3, r3, #3
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3714      	adds	r7, #20
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr
 80075d2:	bf00      	nop
 80075d4:	aaaaaaab 	.word	0xaaaaaaab
 80075d8:	08020978 	.word	0x08020978

080075dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80075dc:	b480      	push	{r7}
 80075de:	b085      	sub	sp, #20
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075e4:	2300      	movs	r3, #0
 80075e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d11f      	bne.n	8007636 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	2b03      	cmp	r3, #3
 80075fa:	d855      	bhi.n	80076a8 <DMA_CheckFifoParam+0xcc>
 80075fc:	a201      	add	r2, pc, #4	; (adr r2, 8007604 <DMA_CheckFifoParam+0x28>)
 80075fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007602:	bf00      	nop
 8007604:	08007615 	.word	0x08007615
 8007608:	08007627 	.word	0x08007627
 800760c:	08007615 	.word	0x08007615
 8007610:	080076a9 	.word	0x080076a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007618:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800761c:	2b00      	cmp	r3, #0
 800761e:	d045      	beq.n	80076ac <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007624:	e042      	b.n	80076ac <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800762a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800762e:	d13f      	bne.n	80076b0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007634:	e03c      	b.n	80076b0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	699b      	ldr	r3, [r3, #24]
 800763a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800763e:	d121      	bne.n	8007684 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	2b03      	cmp	r3, #3
 8007644:	d836      	bhi.n	80076b4 <DMA_CheckFifoParam+0xd8>
 8007646:	a201      	add	r2, pc, #4	; (adr r2, 800764c <DMA_CheckFifoParam+0x70>)
 8007648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800764c:	0800765d 	.word	0x0800765d
 8007650:	08007663 	.word	0x08007663
 8007654:	0800765d 	.word	0x0800765d
 8007658:	08007675 	.word	0x08007675
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	73fb      	strb	r3, [r7, #15]
      break;
 8007660:	e02f      	b.n	80076c2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007666:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d024      	beq.n	80076b8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007672:	e021      	b.n	80076b8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007678:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800767c:	d11e      	bne.n	80076bc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007682:	e01b      	b.n	80076bc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	2b02      	cmp	r3, #2
 8007688:	d902      	bls.n	8007690 <DMA_CheckFifoParam+0xb4>
 800768a:	2b03      	cmp	r3, #3
 800768c:	d003      	beq.n	8007696 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800768e:	e018      	b.n	80076c2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8007690:	2301      	movs	r3, #1
 8007692:	73fb      	strb	r3, [r7, #15]
      break;
 8007694:	e015      	b.n	80076c2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800769a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d00e      	beq.n	80076c0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	73fb      	strb	r3, [r7, #15]
      break;
 80076a6:	e00b      	b.n	80076c0 <DMA_CheckFifoParam+0xe4>
      break;
 80076a8:	bf00      	nop
 80076aa:	e00a      	b.n	80076c2 <DMA_CheckFifoParam+0xe6>
      break;
 80076ac:	bf00      	nop
 80076ae:	e008      	b.n	80076c2 <DMA_CheckFifoParam+0xe6>
      break;
 80076b0:	bf00      	nop
 80076b2:	e006      	b.n	80076c2 <DMA_CheckFifoParam+0xe6>
      break;
 80076b4:	bf00      	nop
 80076b6:	e004      	b.n	80076c2 <DMA_CheckFifoParam+0xe6>
      break;
 80076b8:	bf00      	nop
 80076ba:	e002      	b.n	80076c2 <DMA_CheckFifoParam+0xe6>
      break;   
 80076bc:	bf00      	nop
 80076be:	e000      	b.n	80076c2 <DMA_CheckFifoParam+0xe6>
      break;
 80076c0:	bf00      	nop
    }
  } 
  
  return status; 
 80076c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3714      	adds	r7, #20
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr

080076d0 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b088      	sub	sp, #32
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 80076d8:	2300      	movs	r3, #0
 80076da:	61fb      	str	r3, [r7, #28]
 80076dc:	2300      	movs	r3, #0
 80076de:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 80076e0:	4baa      	ldr	r3, [pc, #680]	; (800798c <HAL_ETH_Init+0x2bc>)
 80076e2:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 80076e4:	2300      	movs	r3, #0
 80076e6:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80076e8:	2300      	movs	r3, #0
 80076ea:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d101      	bne.n	80076f6 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80076f2:	2301      	movs	r3, #1
 80076f4:	e185      	b.n	8007a02 <HAL_ETH_Init+0x332>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80076fc:	b2db      	uxtb	r3, r3
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d106      	bne.n	8007710 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2200      	movs	r2, #0
 8007706:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f004 fb22 	bl	800bd54 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007710:	2300      	movs	r3, #0
 8007712:	60bb      	str	r3, [r7, #8]
 8007714:	4b9e      	ldr	r3, [pc, #632]	; (8007990 <HAL_ETH_Init+0x2c0>)
 8007716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007718:	4a9d      	ldr	r2, [pc, #628]	; (8007990 <HAL_ETH_Init+0x2c0>)
 800771a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800771e:	6453      	str	r3, [r2, #68]	; 0x44
 8007720:	4b9b      	ldr	r3, [pc, #620]	; (8007990 <HAL_ETH_Init+0x2c0>)
 8007722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007724:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007728:	60bb      	str	r3, [r7, #8]
 800772a:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800772c:	4b99      	ldr	r3, [pc, #612]	; (8007994 <HAL_ETH_Init+0x2c4>)
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	4a98      	ldr	r2, [pc, #608]	; (8007994 <HAL_ETH_Init+0x2c4>)
 8007732:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007736:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8007738:	4b96      	ldr	r3, [pc, #600]	; (8007994 <HAL_ETH_Init+0x2c4>)
 800773a:	685a      	ldr	r2, [r3, #4]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a1b      	ldr	r3, [r3, #32]
 8007740:	4994      	ldr	r1, [pc, #592]	; (8007994 <HAL_ETH_Init+0x2c4>)
 8007742:	4313      	orrs	r3, r2
 8007744:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f042 0201 	orr.w	r2, r2, #1
 8007758:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800775c:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800775e:	f7fe ff2d 	bl	80065bc <HAL_GetTick>
 8007762:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8007764:	e011      	b.n	800778a <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8007766:	f7fe ff29 	bl	80065bc <HAL_GetTick>
 800776a:	4602      	mov	r2, r0
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	1ad3      	subs	r3, r2, r3
 8007770:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007774:	d909      	bls.n	800778a <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2203      	movs	r2, #3
 800777a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2200      	movs	r2, #0
 8007782:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8007786:	2303      	movs	r3, #3
 8007788:	e13b      	b.n	8007a02 <HAL_ETH_Init+0x332>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f003 0301 	and.w	r3, r3, #1
 8007798:	2b00      	cmp	r3, #0
 800779a:	d1e4      	bne.n	8007766 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	691b      	ldr	r3, [r3, #16]
 80077a2:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 80077a4:	69fb      	ldr	r3, [r7, #28]
 80077a6:	f023 031c 	bic.w	r3, r3, #28
 80077aa:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80077ac:	f001 fe46 	bl	800943c <HAL_RCC_GetHCLKFreq>
 80077b0:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80077b2:	69bb      	ldr	r3, [r7, #24]
 80077b4:	4a78      	ldr	r2, [pc, #480]	; (8007998 <HAL_ETH_Init+0x2c8>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d908      	bls.n	80077cc <HAL_ETH_Init+0xfc>
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	4a77      	ldr	r2, [pc, #476]	; (800799c <HAL_ETH_Init+0x2cc>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d804      	bhi.n	80077cc <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80077c2:	69fb      	ldr	r3, [r7, #28]
 80077c4:	f043 0308 	orr.w	r3, r3, #8
 80077c8:	61fb      	str	r3, [r7, #28]
 80077ca:	e027      	b.n	800781c <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80077cc:	69bb      	ldr	r3, [r7, #24]
 80077ce:	4a73      	ldr	r2, [pc, #460]	; (800799c <HAL_ETH_Init+0x2cc>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d908      	bls.n	80077e6 <HAL_ETH_Init+0x116>
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	4a72      	ldr	r2, [pc, #456]	; (80079a0 <HAL_ETH_Init+0x2d0>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d804      	bhi.n	80077e6 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	f043 030c 	orr.w	r3, r3, #12
 80077e2:	61fb      	str	r3, [r7, #28]
 80077e4:	e01a      	b.n	800781c <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	4a6d      	ldr	r2, [pc, #436]	; (80079a0 <HAL_ETH_Init+0x2d0>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d903      	bls.n	80077f6 <HAL_ETH_Init+0x126>
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	4a6c      	ldr	r2, [pc, #432]	; (80079a4 <HAL_ETH_Init+0x2d4>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d911      	bls.n	800781a <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	4a6a      	ldr	r2, [pc, #424]	; (80079a4 <HAL_ETH_Init+0x2d4>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d908      	bls.n	8007810 <HAL_ETH_Init+0x140>
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	4a69      	ldr	r2, [pc, #420]	; (80079a8 <HAL_ETH_Init+0x2d8>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d804      	bhi.n	8007810 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	f043 0304 	orr.w	r3, r3, #4
 800780c:	61fb      	str	r3, [r7, #28]
 800780e:	e005      	b.n	800781c <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8007810:	69fb      	ldr	r3, [r7, #28]
 8007812:	f043 0310 	orr.w	r3, r3, #16
 8007816:	61fb      	str	r3, [r7, #28]
 8007818:	e000      	b.n	800781c <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 800781a:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	69fa      	ldr	r2, [r7, #28]
 8007822:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8007824:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007828:	2100      	movs	r1, #0
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 fb16 	bl	8007e5c <HAL_ETH_WritePHYRegister>
 8007830:	4603      	mov	r3, r0
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00b      	beq.n	800784e <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8007836:	2301      	movs	r3, #1
 8007838:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 800783a:	6939      	ldr	r1, [r7, #16]
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 fccb 	bl	80081d8 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2201      	movs	r2, #1
 8007846:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e0d9      	b.n	8007a02 <HAL_ETH_Init+0x332>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800784e:	20ff      	movs	r0, #255	; 0xff
 8007850:	f7fe fec0 	bl	80065d4 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	2b00      	cmp	r3, #0
 800785a:	f000 80a7 	beq.w	80079ac <HAL_ETH_Init+0x2dc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800785e:	f7fe fead 	bl	80065bc <HAL_GetTick>
 8007862:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8007864:	f107 030c 	add.w	r3, r7, #12
 8007868:	461a      	mov	r2, r3
 800786a:	2101      	movs	r1, #1
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 fa8d 	bl	8007d8c <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8007872:	f7fe fea3 	bl	80065bc <HAL_GetTick>
 8007876:	4602      	mov	r2, r0
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	1ad3      	subs	r3, r2, r3
 800787c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007880:	4293      	cmp	r3, r2
 8007882:	d90f      	bls.n	80078a4 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8007888:	6939      	ldr	r1, [r7, #16]
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f000 fca4 	bl	80081d8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80078a0:	2303      	movs	r3, #3
 80078a2:	e0ae      	b.n	8007a02 <HAL_ETH_Init+0x332>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f003 0304 	and.w	r3, r3, #4
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d0da      	beq.n	8007864 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80078ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80078b2:	2100      	movs	r1, #0
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 fad1 	bl	8007e5c <HAL_ETH_WritePHYRegister>
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00b      	beq.n	80078d8 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80078c4:	6939      	ldr	r1, [r7, #16]
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f000 fc86 	bl	80081d8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2201      	movs	r2, #1
 80078d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80078d4:	2301      	movs	r3, #1
 80078d6:	e094      	b.n	8007a02 <HAL_ETH_Init+0x332>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 80078d8:	f7fe fe70 	bl	80065bc <HAL_GetTick>
 80078dc:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80078de:	f107 030c 	add.w	r3, r7, #12
 80078e2:	461a      	mov	r2, r3
 80078e4:	2101      	movs	r1, #1
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 fa50 	bl	8007d8c <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80078ec:	f7fe fe66 	bl	80065bc <HAL_GetTick>
 80078f0:	4602      	mov	r2, r0
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	1ad3      	subs	r3, r2, r3
 80078f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d90f      	bls.n	800791e <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80078fe:	2301      	movs	r3, #1
 8007900:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8007902:	6939      	ldr	r1, [r7, #16]
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f000 fc67 	bl	80081d8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2201      	movs	r2, #1
 800790e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800791a:	2303      	movs	r3, #3
 800791c:	e071      	b.n	8007a02 <HAL_ETH_Init+0x332>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f003 0320 	and.w	r3, r3, #32
 8007924:	2b00      	cmp	r3, #0
 8007926:	d0da      	beq.n	80078de <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8007928:	f107 030c 	add.w	r3, r7, #12
 800792c:	461a      	mov	r2, r3
 800792e:	211f      	movs	r1, #31
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f000 fa2b 	bl	8007d8c <HAL_ETH_ReadPHYRegister>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d00b      	beq.n	8007954 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8007940:	6939      	ldr	r1, [r7, #16]
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 fc48 	bl	80081d8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8007950:	2301      	movs	r3, #1
 8007952:	e056      	b.n	8007a02 <HAL_ETH_Init+0x332>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f003 0310 	and.w	r3, r3, #16
 800795a:	2b00      	cmp	r3, #0
 800795c:	d004      	beq.n	8007968 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007964:	60da      	str	r2, [r3, #12]
 8007966:	e002      	b.n	800796e <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	f003 0304 	and.w	r3, r3, #4
 8007974:	2b00      	cmp	r3, #0
 8007976:	d003      	beq.n	8007980 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	609a      	str	r2, [r3, #8]
 800797e:	e037      	b.n	80079f0 <HAL_ETH_Init+0x320>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007986:	609a      	str	r2, [r3, #8]
 8007988:	e032      	b.n	80079f0 <HAL_ETH_Init+0x320>
 800798a:	bf00      	nop
 800798c:	03938700 	.word	0x03938700
 8007990:	40023800 	.word	0x40023800
 8007994:	40013800 	.word	0x40013800
 8007998:	01312cff 	.word	0x01312cff
 800799c:	02160ebf 	.word	0x02160ebf
 80079a0:	039386ff 	.word	0x039386ff
 80079a4:	05f5e0ff 	.word	0x05f5e0ff
 80079a8:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	08db      	lsrs	r3, r3, #3
 80079b2:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	085b      	lsrs	r3, r3, #1
 80079ba:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80079bc:	4313      	orrs	r3, r2
 80079be:	b29b      	uxth	r3, r3
 80079c0:	461a      	mov	r2, r3
 80079c2:	2100      	movs	r1, #0
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f000 fa49 	bl	8007e5c <HAL_ETH_WritePHYRegister>
 80079ca:	4603      	mov	r3, r0
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00b      	beq.n	80079e8 <HAL_ETH_Init+0x318>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80079d4:	6939      	ldr	r1, [r7, #16]
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 fbfe 	bl	80081d8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2201      	movs	r2, #1
 80079e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	e00c      	b.n	8007a02 <HAL_ETH_Init+0x332>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 80079e8:	f640 70ff 	movw	r0, #4095	; 0xfff
 80079ec:	f7fe fdf2 	bl	80065d4 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80079f0:	6939      	ldr	r1, [r7, #16]
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f000 fbf0 	bl	80081d8 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2201      	movs	r2, #1
 80079fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3720      	adds	r7, #32
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop

08007a0c <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b087      	sub	sp, #28
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	607a      	str	r2, [r7, #4]
 8007a18:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d101      	bne.n	8007a2c <HAL_ETH_DMATxDescListInit+0x20>
 8007a28:	2302      	movs	r3, #2
 8007a2a:	e052      	b.n	8007ad2 <HAL_ETH_DMATxDescListInit+0xc6>
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2202      	movs	r2, #2
 8007a38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	68ba      	ldr	r2, [r7, #8]
 8007a40:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8007a42:	2300      	movs	r3, #0
 8007a44:	617b      	str	r3, [r7, #20]
 8007a46:	e030      	b.n	8007aaa <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	015b      	lsls	r3, r3, #5
 8007a4c:	68ba      	ldr	r2, [r7, #8]
 8007a4e:	4413      	add	r3, r2
 8007a50:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007a58:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007a60:	fb02 f303 	mul.w	r3, r2, r3
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	4413      	add	r3, r2
 8007a68:	461a      	mov	r2, r3
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	69db      	ldr	r3, [r3, #28]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d105      	bne.n	8007a82 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	3b01      	subs	r3, #1
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d208      	bcs.n	8007a9e <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	3301      	adds	r3, #1
 8007a90:	015b      	lsls	r3, r3, #5
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	4413      	add	r3, r2
 8007a96:	461a      	mov	r2, r3
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	60da      	str	r2, [r3, #12]
 8007a9c:	e002      	b.n	8007aa4 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8007a9e:	68ba      	ldr	r2, [r7, #8]
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	617b      	str	r3, [r7, #20]
 8007aaa:	697a      	ldr	r2, [r7, #20]
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d3ca      	bcc.n	8007a48 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	68ba      	ldr	r2, [r7, #8]
 8007ab8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007abc:	3310      	adds	r3, #16
 8007abe:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	371c      	adds	r7, #28
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007adc:	4770      	bx	lr

08007ade <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8007ade:	b480      	push	{r7}
 8007ae0:	b087      	sub	sp, #28
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	60f8      	str	r0, [r7, #12]
 8007ae6:	60b9      	str	r1, [r7, #8]
 8007ae8:	607a      	str	r2, [r7, #4]
 8007aea:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8007aec:	2300      	movs	r3, #0
 8007aee:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007af6:	2b01      	cmp	r3, #1
 8007af8:	d101      	bne.n	8007afe <HAL_ETH_DMARxDescListInit+0x20>
 8007afa:	2302      	movs	r3, #2
 8007afc:	e056      	b.n	8007bac <HAL_ETH_DMARxDescListInit+0xce>
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2201      	movs	r2, #1
 8007b02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2202      	movs	r2, #2
 8007b0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	68ba      	ldr	r2, [r7, #8]
 8007b12:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8007b14:	2300      	movs	r3, #0
 8007b16:	617b      	str	r3, [r7, #20]
 8007b18:	e034      	b.n	8007b84 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	015b      	lsls	r3, r3, #5
 8007b1e:	68ba      	ldr	r2, [r7, #8]
 8007b20:	4413      	add	r3, r2
 8007b22:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007b2a:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8007b32:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007b3a:	fb02 f303 	mul.w	r3, r2, r3
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	4413      	add	r3, r2
 8007b42:	461a      	mov	r2, r3
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	699b      	ldr	r3, [r3, #24]
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d105      	bne.n	8007b5c <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	3b01      	subs	r3, #1
 8007b60:	697a      	ldr	r2, [r7, #20]
 8007b62:	429a      	cmp	r2, r3
 8007b64:	d208      	bcs.n	8007b78 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	3301      	adds	r3, #1
 8007b6a:	015b      	lsls	r3, r3, #5
 8007b6c:	68ba      	ldr	r2, [r7, #8]
 8007b6e:	4413      	add	r3, r2
 8007b70:	461a      	mov	r2, r3
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	60da      	str	r2, [r3, #12]
 8007b76:	e002      	b.n	8007b7e <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	3301      	adds	r3, #1
 8007b82:	617b      	str	r3, [r7, #20]
 8007b84:	697a      	ldr	r2, [r7, #20]
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	d3c6      	bcc.n	8007b1a <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	68ba      	ldr	r2, [r7, #8]
 8007b92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b96:	330c      	adds	r3, #12
 8007b98:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8007baa:	2300      	movs	r3, #0
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	371c      	adds	r7, #28
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b087      	sub	sp, #28
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	617b      	str	r3, [r7, #20]
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	60fb      	str	r3, [r7, #12]
 8007bca:	2300      	movs	r3, #0
 8007bcc:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d101      	bne.n	8007bdc <HAL_ETH_TransmitFrame+0x24>
 8007bd8:	2302      	movs	r3, #2
 8007bda:	e0cd      	b.n	8007d78 <HAL_ETH_TransmitFrame+0x1c0>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2202      	movs	r2, #2
 8007be8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d109      	bne.n	8007c06 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8007c02:	2301      	movs	r3, #1
 8007c04:	e0b8      	b.n	8007d78 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	da09      	bge.n	8007c24 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2212      	movs	r2, #18
 8007c14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	e0a9      	b.n	8007d78 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d915      	bls.n	8007c5a <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	4a54      	ldr	r2, [pc, #336]	; (8007d84 <HAL_ETH_TransmitFrame+0x1cc>)
 8007c32:	fba2 2303 	umull	r2, r3, r2, r3
 8007c36:	0a9b      	lsrs	r3, r3, #10
 8007c38:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8007c3a:	683a      	ldr	r2, [r7, #0]
 8007c3c:	4b51      	ldr	r3, [pc, #324]	; (8007d84 <HAL_ETH_TransmitFrame+0x1cc>)
 8007c3e:	fba3 1302 	umull	r1, r3, r3, r2
 8007c42:	0a9b      	lsrs	r3, r3, #10
 8007c44:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8007c48:	fb01 f303 	mul.w	r3, r1, r3
 8007c4c:	1ad3      	subs	r3, r2, r3
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d005      	beq.n	8007c5e <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	3301      	adds	r3, #1
 8007c56:	617b      	str	r3, [r7, #20]
 8007c58:	e001      	b.n	8007c5e <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d11c      	bne.n	8007c9e <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c68:	681a      	ldr	r2, [r3, #0]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c6e:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8007c72:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c78:	683a      	ldr	r2, [r7, #0]
 8007c7a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8007c7e:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c8a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007c8e:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c94:	68db      	ldr	r3, [r3, #12]
 8007c96:	461a      	mov	r2, r3
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	62da      	str	r2, [r3, #44]	; 0x2c
 8007c9c:	e04b      	b.n	8007d36 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	613b      	str	r3, [r7, #16]
 8007ca2:	e044      	b.n	8007d2e <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cae:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007cb2:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d107      	bne.n	8007cca <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007cc8:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cce:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007cd2:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	3b01      	subs	r3, #1
 8007cd8:	693a      	ldr	r2, [r7, #16]
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d116      	bne.n	8007d0c <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007cec:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	4a25      	ldr	r2, [pc, #148]	; (8007d88 <HAL_ETH_TransmitFrame+0x1d0>)
 8007cf2:	fb02 f203 	mul.w	r2, r2, r3
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	4413      	add	r3, r2
 8007cfa:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8007cfe:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d04:	68fa      	ldr	r2, [r7, #12]
 8007d06:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8007d0a:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d16:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007d1a:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d20:	68db      	ldr	r3, [r3, #12]
 8007d22:	461a      	mov	r2, r3
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	3301      	adds	r3, #1
 8007d2c:	613b      	str	r3, [r7, #16]
 8007d2e:	693a      	ldr	r2, [r7, #16]
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d3b6      	bcc.n	8007ca4 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d3e:	3314      	adds	r3, #20
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f003 0304 	and.w	r3, r3, #4
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d00d      	beq.n	8007d66 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d52:	3314      	adds	r3, #20
 8007d54:	2204      	movs	r2, #4
 8007d56:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d60:	3304      	adds	r3, #4
 8007d62:	2200      	movs	r2, #0
 8007d64:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8007d76:	2300      	movs	r3, #0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	371c      	adds	r7, #28
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr
 8007d84:	ac02b00b 	.word	0xac02b00b
 8007d88:	fffffa0c 	.word	0xfffffa0c

08007d8c <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b086      	sub	sp, #24
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	460b      	mov	r3, r1
 8007d96:	607a      	str	r2, [r7, #4]
 8007d98:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b82      	cmp	r3, #130	; 0x82
 8007dac:	d101      	bne.n	8007db2 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8007dae:	2302      	movs	r3, #2
 8007db0:	e050      	b.n	8007e54 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2282      	movs	r2, #130	; 0x82
 8007db6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	691b      	ldr	r3, [r3, #16]
 8007dc0:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	f003 031c 	and.w	r3, r3, #28
 8007dc8:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	8a1b      	ldrh	r3, [r3, #16]
 8007dce:	02db      	lsls	r3, r3, #11
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	697a      	ldr	r2, [r7, #20]
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8007dd8:	897b      	ldrh	r3, [r7, #10]
 8007dda:	019b      	lsls	r3, r3, #6
 8007ddc:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	f023 0302 	bic.w	r3, r3, #2
 8007dec:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	f043 0301 	orr.w	r3, r3, #1
 8007df4:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	697a      	ldr	r2, [r7, #20]
 8007dfc:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8007dfe:	f7fe fbdd 	bl	80065bc <HAL_GetTick>
 8007e02:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007e04:	e015      	b.n	8007e32 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8007e06:	f7fe fbd9 	bl	80065bc <HAL_GetTick>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	1ad3      	subs	r3, r2, r3
 8007e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e14:	d309      	bcc.n	8007e2a <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2200      	movs	r2, #0
 8007e22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8007e26:	2303      	movs	r3, #3
 8007e28:	e014      	b.n	8007e54 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	691b      	ldr	r3, [r3, #16]
 8007e30:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	f003 0301 	and.w	r3, r3, #1
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d1e4      	bne.n	8007e06 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	695b      	ldr	r3, [r3, #20]
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	461a      	mov	r2, r3
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3718      	adds	r7, #24
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b086      	sub	sp, #24
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	60f8      	str	r0, [r7, #12]
 8007e64:	460b      	mov	r3, r1
 8007e66:	607a      	str	r2, [r7, #4]
 8007e68:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e78:	b2db      	uxtb	r3, r3
 8007e7a:	2b42      	cmp	r3, #66	; 0x42
 8007e7c:	d101      	bne.n	8007e82 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8007e7e:	2302      	movs	r3, #2
 8007e80:	e04e      	b.n	8007f20 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2242      	movs	r2, #66	; 0x42
 8007e86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	f003 031c 	and.w	r3, r3, #28
 8007e98:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	8a1b      	ldrh	r3, [r3, #16]
 8007e9e:	02db      	lsls	r3, r3, #11
 8007ea0:	b29b      	uxth	r3, r3
 8007ea2:	697a      	ldr	r2, [r7, #20]
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8007ea8:	897b      	ldrh	r3, [r7, #10]
 8007eaa:	019b      	lsls	r3, r3, #6
 8007eac:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8007eb0:	697a      	ldr	r2, [r7, #20]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	f043 0302 	orr.w	r3, r3, #2
 8007ebc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	f043 0301 	orr.w	r3, r3, #1
 8007ec4:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	697a      	ldr	r2, [r7, #20]
 8007ed6:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8007ed8:	f7fe fb70 	bl	80065bc <HAL_GetTick>
 8007edc:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007ede:	e015      	b.n	8007f0c <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8007ee0:	f7fe fb6c 	bl	80065bc <HAL_GetTick>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	1ad3      	subs	r3, r2, r3
 8007eea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007eee:	d309      	bcc.n	8007f04 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e00d      	b.n	8007f20 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	691b      	ldr	r3, [r3, #16]
 8007f0a:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	f003 0301 	and.w	r3, r3, #1
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d1e4      	bne.n	8007ee0 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2201      	movs	r2, #1
 8007f1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8007f1e:	2300      	movs	r3, #0
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	3718      	adds	r7, #24
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd80      	pop	{r7, pc}

08007f28 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b082      	sub	sp, #8
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d101      	bne.n	8007f3e <HAL_ETH_Start+0x16>
 8007f3a:	2302      	movs	r3, #2
 8007f3c:	e01f      	b.n	8007f7e <HAL_ETH_Start+0x56>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2201      	movs	r2, #1
 8007f42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2202      	movs	r2, #2
 8007f4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f000 fb44 	bl	80085dc <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f000 fb7b 	bl	8008650 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 fc12 	bl	8008784 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f000 fbaf 	bl	80086c4 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 fbdc 	bl	8008724 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8007f7c:	2300      	movs	r3, #0
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3708      	adds	r7, #8
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}

08007f86 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8007f86:	b580      	push	{r7, lr}
 8007f88:	b082      	sub	sp, #8
 8007f8a:	af00      	add	r7, sp, #0
 8007f8c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d101      	bne.n	8007f9c <HAL_ETH_Stop+0x16>
 8007f98:	2302      	movs	r3, #2
 8007f9a:	e01f      	b.n	8007fdc <HAL_ETH_Stop+0x56>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2202      	movs	r2, #2
 8007fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 fba1 	bl	80086f4 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f000 fbce 	bl	8008754 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 fb66 	bl	800868a <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 fbe0 	bl	8008784 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 fb26 	bl	8008616 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8007fda:	2300      	movs	r3, #0
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3708      	adds	r7, #8
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007ff8:	2b01      	cmp	r3, #1
 8007ffa:	d101      	bne.n	8008000 <HAL_ETH_ConfigMAC+0x1c>
 8007ffc:	2302      	movs	r3, #2
 8007ffe:	e0e4      	b.n	80081ca <HAL_ETH_ConfigMAC+0x1e6>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2201      	movs	r2, #1
 8008004:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2202      	movs	r2, #2
 800800c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	2b00      	cmp	r3, #0
 8008014:	f000 80b1 	beq.w	800817a <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8008020:	68fa      	ldr	r2, [r7, #12]
 8008022:	4b6c      	ldr	r3, [pc, #432]	; (80081d4 <HAL_ETH_ConfigMAC+0x1f0>)
 8008024:	4013      	ands	r3, r2
 8008026:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8008030:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8008036:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 800803c:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8008042:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8008048:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 800804e:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8008054:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 800805a:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8008060:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8008066:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 800806c:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8008072:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	4313      	orrs	r3, r2
 8008078:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	68fa      	ldr	r2, [r7, #12]
 8008080:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800808a:	2001      	movs	r0, #1
 800808c:	f7fe faa2 	bl	80065d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	68fa      	ldr	r2, [r7, #12]
 8008096:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80080a0:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 80080a6:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 80080ac:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 80080b2:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 80080b8:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 80080be:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 80080ca:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80080cc:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80080d6:	2001      	movs	r0, #1
 80080d8:	f7fe fa7c 	bl	80065d4 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	68fa      	ldr	r2, [r7, #12]
 80080e2:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	683a      	ldr	r2, [r7, #0]
 80080ea:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80080ec:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	683a      	ldr	r2, [r7, #0]
 80080f4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80080f6:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	699b      	ldr	r3, [r3, #24]
 80080fe:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8008100:	68fa      	ldr	r2, [r7, #12]
 8008102:	f64f 7341 	movw	r3, #65345	; 0xff41
 8008106:	4013      	ands	r3, r2
 8008108:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800810e:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8008114:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800811a:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8008120:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8008126:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 800812c:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800812e:	68fa      	ldr	r2, [r7, #12]
 8008130:	4313      	orrs	r3, r2
 8008132:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	68fa      	ldr	r2, [r7, #12]
 800813a:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8008144:	2001      	movs	r0, #1
 8008146:	f7fe fa45 	bl	80065d4 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68fa      	ldr	r2, [r7, #12]
 8008150:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	430a      	orrs	r2, r1
 8008160:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	69db      	ldr	r3, [r3, #28]
 8008168:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800816a:	2001      	movs	r0, #1
 800816c:	f7fe fa32 	bl	80065d4 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	68fa      	ldr	r2, [r7, #12]
 8008176:	61da      	str	r2, [r3, #28]
 8008178:	e01e      	b.n	80081b8 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8008188:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	689a      	ldr	r2, [r3, #8]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	68db      	ldr	r3, [r3, #12]
 8008192:	4313      	orrs	r3, r2
 8008194:	68fa      	ldr	r2, [r7, #12]
 8008196:	4313      	orrs	r3, r2
 8008198:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	68fa      	ldr	r2, [r7, #12]
 80081a0:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80081aa:	2001      	movs	r0, #1
 80081ac:	f7fe fa12 	bl	80065d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	68fa      	ldr	r2, [r7, #12]
 80081b6:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2200      	movs	r2, #0
 80081c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 80081c8:	2300      	movs	r3, #0
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3710      	adds	r7, #16
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}
 80081d2:	bf00      	nop
 80081d4:	ff20810f 	.word	0xff20810f

080081d8 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b0b0      	sub	sp, #192	; 0xc0
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 80081e2:	2300      	movs	r3, #0
 80081e4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d007      	beq.n	80081fe <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80081f4:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80081fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80081fe:	2300      	movs	r3, #0
 8008200:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8008202:	2300      	movs	r3, #0
 8008204:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8008206:	2300      	movs	r3, #0
 8008208:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800820a:	2300      	movs	r3, #0
 800820c:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800820e:	2300      	movs	r3, #0
 8008210:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8008212:	2300      	movs	r3, #0
 8008214:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	69db      	ldr	r3, [r3, #28]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d103      	bne.n	8008226 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800821e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008222:	663b      	str	r3, [r7, #96]	; 0x60
 8008224:	e001      	b.n	800822a <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8008226:	2300      	movs	r3, #0
 8008228:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800822a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800822e:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8008230:	2300      	movs	r3, #0
 8008232:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8008234:	2300      	movs	r3, #0
 8008236:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8008238:	2300      	movs	r3, #0
 800823a:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 800823c:	2300      	movs	r3, #0
 800823e:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8008240:	2300      	movs	r3, #0
 8008242:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8008244:	2340      	movs	r3, #64	; 0x40
 8008246:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8008248:	2300      	movs	r3, #0
 800824a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800824e:	2300      	movs	r3, #0
 8008250:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8008254:	2300      	movs	r3, #0
 8008256:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800825a:	2300      	movs	r3, #0
 800825c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8008260:	2300      	movs	r3, #0
 8008262:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8008266:	2300      	movs	r3, #0
 8008268:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 800826c:	2300      	movs	r3, #0
 800826e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8008272:	2300      	movs	r3, #0
 8008274:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8008278:	2380      	movs	r3, #128	; 0x80
 800827a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800827e:	2300      	movs	r3, #0
 8008280:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8008284:	2300      	movs	r3, #0
 8008286:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800828a:	2300      	movs	r3, #0
 800828c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8008290:	2300      	movs	r3, #0
 8008292:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8008296:	2300      	movs	r3, #0
 8008298:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 800829c:	2300      	movs	r3, #0
 800829e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80082ac:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80082b0:	4bac      	ldr	r3, [pc, #688]	; (8008564 <ETH_MACDMAConfig+0x38c>)
 80082b2:	4013      	ands	r3, r2
 80082b4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80082b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 80082ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80082bc:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 80082be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 80082c0:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 80082c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 80082c4:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 80082ca:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 80082cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 80082ce:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 80082d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 80082d2:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 80082d8:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 80082da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 80082dc:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 80082de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 80082e0:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 80082e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80082e4:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80082e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 80082e8:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 80082ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80082ec:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80082ee:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80082f2:	4313      	orrs	r3, r2
 80082f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8008300:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800830c:	2001      	movs	r0, #1
 800830e:	f7fe f961 	bl	80065d4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800831a:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800831c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800831e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8008320:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8008322:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8008324:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8008326:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 800832a:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 800832c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8008330:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8008332:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8008336:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8008338:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 800833c:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8008340:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8008348:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800834a:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8008356:	2001      	movs	r0, #1
 8008358:	f7fe f93c 	bl	80065d4 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8008364:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800836e:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8008378:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	699b      	ldr	r3, [r3, #24]
 8008380:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8008384:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8008388:	f64f 7341 	movw	r3, #65345	; 0xff41
 800838c:	4013      	ands	r3, r2
 800838e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8008392:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008396:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8008398:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800839c:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800839e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 80083a2:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 80083a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 80083a8:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 80083aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 80083ae:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 80083b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 80083b4:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80083b6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80083ba:	4313      	orrs	r3, r2
 80083bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80083c8:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	699b      	ldr	r3, [r3, #24]
 80083d0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80083d4:	2001      	movs	r0, #1
 80083d6:	f7fe f8fd 	bl	80065d4 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80083e2:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80083e4:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 80083e8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	430a      	orrs	r2, r1
 80083f2:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	69db      	ldr	r3, [r3, #28]
 80083fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80083fe:	2001      	movs	r0, #1
 8008400:	f7fe f8e8 	bl	80065d4 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800840c:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800840e:	2300      	movs	r3, #0
 8008410:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8008412:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008416:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8008418:	2300      	movs	r3, #0
 800841a:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 800841c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008420:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8008422:	2300      	movs	r3, #0
 8008424:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8008426:	2300      	movs	r3, #0
 8008428:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 800842a:	2300      	movs	r3, #0
 800842c:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800842e:	2300      	movs	r3, #0
 8008430:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8008432:	2304      	movs	r3, #4
 8008434:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8008436:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800843a:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 800843c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008440:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8008442:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008446:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8008448:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800844c:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800844e:	2380      	movs	r3, #128	; 0x80
 8008450:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 8008452:	2300      	movs	r3, #0
 8008454:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8008456:	2300      	movs	r3, #0
 8008458:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008462:	3318      	adds	r3, #24
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800846a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800846e:	4b3e      	ldr	r3, [pc, #248]	; (8008568 <ETH_MACDMAConfig+0x390>)
 8008470:	4013      	ands	r3, r2
 8008472:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8008476:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8008478:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800847a:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 800847c:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800847e:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8008480:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8008482:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8008484:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8008486:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8008488:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 800848a:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 800848c:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800848e:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8008490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8008492:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8008494:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8008496:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8008498:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800849c:	4313      	orrs	r3, r2
 800849e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084aa:	3318      	adds	r3, #24
 80084ac:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80084b0:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084ba:	3318      	adds	r3, #24
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80084c2:	2001      	movs	r0, #1
 80084c4:	f7fe f886 	bl	80065d4 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084d0:	3318      	adds	r3, #24
 80084d2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80084d6:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80084d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80084da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80084dc:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80084de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 80084e0:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 80084e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80084e4:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 80084e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 80084e8:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 80084ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084ec:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 80084ee:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 80084f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 80084f2:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80084fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008500:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8008510:	2001      	movs	r0, #1
 8008512:	f7fe f85f 	bl	80065d4 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800851e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8008522:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	699b      	ldr	r3, [r3, #24]
 8008528:	2b01      	cmp	r3, #1
 800852a:	d10f      	bne.n	800854c <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008534:	331c      	adds	r3, #28
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008540:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008544:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008548:	331c      	adds	r3, #28
 800854a:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	695b      	ldr	r3, [r3, #20]
 8008550:	461a      	mov	r2, r3
 8008552:	2100      	movs	r1, #0
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f000 f809 	bl	800856c <ETH_MACAddressConfig>
}
 800855a:	bf00      	nop
 800855c:	37c0      	adds	r7, #192	; 0xc0
 800855e:	46bd      	mov	sp, r7
 8008560:	bd80      	pop	{r7, pc}
 8008562:	bf00      	nop
 8008564:	ff20810f 	.word	0xff20810f
 8008568:	f8de3f23 	.word	0xf8de3f23

0800856c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800856c:	b480      	push	{r7}
 800856e:	b087      	sub	sp, #28
 8008570:	af00      	add	r7, sp, #0
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	3305      	adds	r3, #5
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	021b      	lsls	r3, r3, #8
 8008580:	687a      	ldr	r2, [r7, #4]
 8008582:	3204      	adds	r2, #4
 8008584:	7812      	ldrb	r2, [r2, #0]
 8008586:	4313      	orrs	r3, r2
 8008588:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800858a:	68ba      	ldr	r2, [r7, #8]
 800858c:	4b11      	ldr	r3, [pc, #68]	; (80085d4 <ETH_MACAddressConfig+0x68>)
 800858e:	4413      	add	r3, r2
 8008590:	461a      	mov	r2, r3
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	3303      	adds	r3, #3
 800859a:	781b      	ldrb	r3, [r3, #0]
 800859c:	061a      	lsls	r2, r3, #24
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	3302      	adds	r3, #2
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	041b      	lsls	r3, r3, #16
 80085a6:	431a      	orrs	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	3301      	adds	r3, #1
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	021b      	lsls	r3, r3, #8
 80085b0:	4313      	orrs	r3, r2
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	7812      	ldrb	r2, [r2, #0]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80085ba:	68ba      	ldr	r2, [r7, #8]
 80085bc:	4b06      	ldr	r3, [pc, #24]	; (80085d8 <ETH_MACAddressConfig+0x6c>)
 80085be:	4413      	add	r3, r2
 80085c0:	461a      	mov	r2, r3
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	6013      	str	r3, [r2, #0]
}
 80085c6:	bf00      	nop
 80085c8:	371c      	adds	r7, #28
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop
 80085d4:	40028040 	.word	0x40028040
 80085d8:	40028044 	.word	0x40028044

080085dc <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 80085dc:	b580      	push	{r7, lr}
 80085de:	b084      	sub	sp, #16
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80085e4:	2300      	movs	r3, #0
 80085e6:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f042 0208 	orr.w	r2, r2, #8
 80085f6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8008600:	2001      	movs	r0, #1
 8008602:	f000 f8e9 	bl	80087d8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	68fa      	ldr	r2, [r7, #12]
 800860c:	601a      	str	r2, [r3, #0]
}
 800860e:	bf00      	nop
 8008610:	3710      	adds	r7, #16
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8008616:	b580      	push	{r7, lr}
 8008618:	b084      	sub	sp, #16
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800861e:	2300      	movs	r3, #0
 8008620:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	681a      	ldr	r2, [r3, #0]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f022 0208 	bic.w	r2, r2, #8
 8008630:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800863a:	2001      	movs	r0, #1
 800863c:	f000 f8cc 	bl	80087d8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	601a      	str	r2, [r3, #0]
}
 8008648:	bf00      	nop
 800864a:	3710      	adds	r7, #16
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8008658:	2300      	movs	r3, #0
 800865a:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f042 0204 	orr.w	r2, r2, #4
 800866a:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8008674:	2001      	movs	r0, #1
 8008676:	f000 f8af 	bl	80087d8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	601a      	str	r2, [r3, #0]
}
 8008682:	bf00      	nop
 8008684:	3710      	adds	r7, #16
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}

0800868a <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800868a:	b580      	push	{r7, lr}
 800868c:	b084      	sub	sp, #16
 800868e:	af00      	add	r7, sp, #0
 8008690:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8008692:	2300      	movs	r3, #0
 8008694:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	681a      	ldr	r2, [r3, #0]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f022 0204 	bic.w	r2, r2, #4
 80086a4:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80086ae:	2001      	movs	r0, #1
 80086b0:	f000 f892 	bl	80087d8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	68fa      	ldr	r2, [r7, #12]
 80086ba:	601a      	str	r2, [r3, #0]
}
 80086bc:	bf00      	nop
 80086be:	3710      	adds	r7, #16
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b083      	sub	sp, #12
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086d4:	3318      	adds	r3, #24
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80086e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086e4:	3318      	adds	r3, #24
 80086e6:	601a      	str	r2, [r3, #0]
}
 80086e8:	bf00      	nop
 80086ea:	370c      	adds	r7, #12
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr

080086f4 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 80086f4:	b480      	push	{r7}
 80086f6:	b083      	sub	sp, #12
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008704:	3318      	adds	r3, #24
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008710:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008714:	3318      	adds	r3, #24
 8008716:	601a      	str	r2, [r3, #0]
}
 8008718:	bf00      	nop
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr

08008724 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008734:	3318      	adds	r3, #24
 8008736:	681a      	ldr	r2, [r3, #0]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f042 0202 	orr.w	r2, r2, #2
 8008740:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008744:	3318      	adds	r3, #24
 8008746:	601a      	str	r2, [r3, #0]
}
 8008748:	bf00      	nop
 800874a:	370c      	adds	r7, #12
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr

08008754 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8008754:	b480      	push	{r7}
 8008756:	b083      	sub	sp, #12
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008764:	3318      	adds	r3, #24
 8008766:	681a      	ldr	r2, [r3, #0]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f022 0202 	bic.w	r2, r2, #2
 8008770:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008774:	3318      	adds	r3, #24
 8008776:	601a      	str	r2, [r3, #0]
}
 8008778:	bf00      	nop
 800877a:	370c      	adds	r7, #12
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800878c:	2300      	movs	r3, #0
 800878e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008798:	3318      	adds	r3, #24
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80087a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087a8:	3318      	adds	r3, #24
 80087aa:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087b4:	3318      	adds	r3, #24
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80087ba:	2001      	movs	r0, #1
 80087bc:	f000 f80c 	bl	80087d8 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	68fa      	ldr	r2, [r7, #12]
 80087c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087ca:	3318      	adds	r3, #24
 80087cc:	601a      	str	r2, [r3, #0]
}
 80087ce:	bf00      	nop
 80087d0:	3710      	adds	r7, #16
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
	...

080087d8 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 80087d8:	b480      	push	{r7}
 80087da:	b085      	sub	sp, #20
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80087e0:	4b0a      	ldr	r3, [pc, #40]	; (800880c <ETH_Delay+0x34>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a0a      	ldr	r2, [pc, #40]	; (8008810 <ETH_Delay+0x38>)
 80087e6:	fba2 2303 	umull	r2, r3, r2, r3
 80087ea:	0a5b      	lsrs	r3, r3, #9
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	fb02 f303 	mul.w	r3, r2, r3
 80087f2:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 80087f4:	bf00      	nop
  } 
  while (Delay --);
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	1e5a      	subs	r2, r3, #1
 80087fa:	60fa      	str	r2, [r7, #12]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d1f9      	bne.n	80087f4 <ETH_Delay+0x1c>
}
 8008800:	bf00      	nop
 8008802:	3714      	adds	r7, #20
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr
 800880c:	2000005c 	.word	0x2000005c
 8008810:	10624dd3 	.word	0x10624dd3

08008814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008814:	b480      	push	{r7}
 8008816:	b089      	sub	sp, #36	; 0x24
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800881e:	2300      	movs	r3, #0
 8008820:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008822:	2300      	movs	r3, #0
 8008824:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008826:	2300      	movs	r3, #0
 8008828:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800882a:	2300      	movs	r3, #0
 800882c:	61fb      	str	r3, [r7, #28]
 800882e:	e16b      	b.n	8008b08 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008830:	2201      	movs	r2, #1
 8008832:	69fb      	ldr	r3, [r7, #28]
 8008834:	fa02 f303 	lsl.w	r3, r2, r3
 8008838:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	697a      	ldr	r2, [r7, #20]
 8008840:	4013      	ands	r3, r2
 8008842:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008844:	693a      	ldr	r2, [r7, #16]
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	429a      	cmp	r2, r3
 800884a:	f040 815a 	bne.w	8008b02 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	2b01      	cmp	r3, #1
 8008854:	d00b      	beq.n	800886e <HAL_GPIO_Init+0x5a>
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	2b02      	cmp	r3, #2
 800885c:	d007      	beq.n	800886e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008862:	2b11      	cmp	r3, #17
 8008864:	d003      	beq.n	800886e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	2b12      	cmp	r3, #18
 800886c:	d130      	bne.n	80088d0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	005b      	lsls	r3, r3, #1
 8008878:	2203      	movs	r2, #3
 800887a:	fa02 f303 	lsl.w	r3, r2, r3
 800887e:	43db      	mvns	r3, r3
 8008880:	69ba      	ldr	r2, [r7, #24]
 8008882:	4013      	ands	r3, r2
 8008884:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	68da      	ldr	r2, [r3, #12]
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	005b      	lsls	r3, r3, #1
 800888e:	fa02 f303 	lsl.w	r3, r2, r3
 8008892:	69ba      	ldr	r2, [r7, #24]
 8008894:	4313      	orrs	r3, r2
 8008896:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	69ba      	ldr	r2, [r7, #24]
 800889c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80088a4:	2201      	movs	r2, #1
 80088a6:	69fb      	ldr	r3, [r7, #28]
 80088a8:	fa02 f303 	lsl.w	r3, r2, r3
 80088ac:	43db      	mvns	r3, r3
 80088ae:	69ba      	ldr	r2, [r7, #24]
 80088b0:	4013      	ands	r3, r2
 80088b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	091b      	lsrs	r3, r3, #4
 80088ba:	f003 0201 	and.w	r2, r3, #1
 80088be:	69fb      	ldr	r3, [r7, #28]
 80088c0:	fa02 f303 	lsl.w	r3, r2, r3
 80088c4:	69ba      	ldr	r2, [r7, #24]
 80088c6:	4313      	orrs	r3, r2
 80088c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	69ba      	ldr	r2, [r7, #24]
 80088ce:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	68db      	ldr	r3, [r3, #12]
 80088d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80088d6:	69fb      	ldr	r3, [r7, #28]
 80088d8:	005b      	lsls	r3, r3, #1
 80088da:	2203      	movs	r2, #3
 80088dc:	fa02 f303 	lsl.w	r3, r2, r3
 80088e0:	43db      	mvns	r3, r3
 80088e2:	69ba      	ldr	r2, [r7, #24]
 80088e4:	4013      	ands	r3, r2
 80088e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	689a      	ldr	r2, [r3, #8]
 80088ec:	69fb      	ldr	r3, [r7, #28]
 80088ee:	005b      	lsls	r3, r3, #1
 80088f0:	fa02 f303 	lsl.w	r3, r2, r3
 80088f4:	69ba      	ldr	r2, [r7, #24]
 80088f6:	4313      	orrs	r3, r2
 80088f8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	69ba      	ldr	r2, [r7, #24]
 80088fe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	2b02      	cmp	r3, #2
 8008906:	d003      	beq.n	8008910 <HAL_GPIO_Init+0xfc>
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	2b12      	cmp	r3, #18
 800890e:	d123      	bne.n	8008958 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008910:	69fb      	ldr	r3, [r7, #28]
 8008912:	08da      	lsrs	r2, r3, #3
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	3208      	adds	r2, #8
 8008918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800891c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800891e:	69fb      	ldr	r3, [r7, #28]
 8008920:	f003 0307 	and.w	r3, r3, #7
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	220f      	movs	r2, #15
 8008928:	fa02 f303 	lsl.w	r3, r2, r3
 800892c:	43db      	mvns	r3, r3
 800892e:	69ba      	ldr	r2, [r7, #24]
 8008930:	4013      	ands	r3, r2
 8008932:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	691a      	ldr	r2, [r3, #16]
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	f003 0307 	and.w	r3, r3, #7
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	fa02 f303 	lsl.w	r3, r2, r3
 8008944:	69ba      	ldr	r2, [r7, #24]
 8008946:	4313      	orrs	r3, r2
 8008948:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800894a:	69fb      	ldr	r3, [r7, #28]
 800894c:	08da      	lsrs	r2, r3, #3
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	3208      	adds	r2, #8
 8008952:	69b9      	ldr	r1, [r7, #24]
 8008954:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800895e:	69fb      	ldr	r3, [r7, #28]
 8008960:	005b      	lsls	r3, r3, #1
 8008962:	2203      	movs	r2, #3
 8008964:	fa02 f303 	lsl.w	r3, r2, r3
 8008968:	43db      	mvns	r3, r3
 800896a:	69ba      	ldr	r2, [r7, #24]
 800896c:	4013      	ands	r3, r2
 800896e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	f003 0203 	and.w	r2, r3, #3
 8008978:	69fb      	ldr	r3, [r7, #28]
 800897a:	005b      	lsls	r3, r3, #1
 800897c:	fa02 f303 	lsl.w	r3, r2, r3
 8008980:	69ba      	ldr	r2, [r7, #24]
 8008982:	4313      	orrs	r3, r2
 8008984:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	69ba      	ldr	r2, [r7, #24]
 800898a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008994:	2b00      	cmp	r3, #0
 8008996:	f000 80b4 	beq.w	8008b02 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800899a:	2300      	movs	r3, #0
 800899c:	60fb      	str	r3, [r7, #12]
 800899e:	4b60      	ldr	r3, [pc, #384]	; (8008b20 <HAL_GPIO_Init+0x30c>)
 80089a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089a2:	4a5f      	ldr	r2, [pc, #380]	; (8008b20 <HAL_GPIO_Init+0x30c>)
 80089a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80089a8:	6453      	str	r3, [r2, #68]	; 0x44
 80089aa:	4b5d      	ldr	r3, [pc, #372]	; (8008b20 <HAL_GPIO_Init+0x30c>)
 80089ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80089b2:	60fb      	str	r3, [r7, #12]
 80089b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80089b6:	4a5b      	ldr	r2, [pc, #364]	; (8008b24 <HAL_GPIO_Init+0x310>)
 80089b8:	69fb      	ldr	r3, [r7, #28]
 80089ba:	089b      	lsrs	r3, r3, #2
 80089bc:	3302      	adds	r3, #2
 80089be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80089c4:	69fb      	ldr	r3, [r7, #28]
 80089c6:	f003 0303 	and.w	r3, r3, #3
 80089ca:	009b      	lsls	r3, r3, #2
 80089cc:	220f      	movs	r2, #15
 80089ce:	fa02 f303 	lsl.w	r3, r2, r3
 80089d2:	43db      	mvns	r3, r3
 80089d4:	69ba      	ldr	r2, [r7, #24]
 80089d6:	4013      	ands	r3, r2
 80089d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a52      	ldr	r2, [pc, #328]	; (8008b28 <HAL_GPIO_Init+0x314>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d02b      	beq.n	8008a3a <HAL_GPIO_Init+0x226>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4a51      	ldr	r2, [pc, #324]	; (8008b2c <HAL_GPIO_Init+0x318>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d025      	beq.n	8008a36 <HAL_GPIO_Init+0x222>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a50      	ldr	r2, [pc, #320]	; (8008b30 <HAL_GPIO_Init+0x31c>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d01f      	beq.n	8008a32 <HAL_GPIO_Init+0x21e>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a4f      	ldr	r2, [pc, #316]	; (8008b34 <HAL_GPIO_Init+0x320>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d019      	beq.n	8008a2e <HAL_GPIO_Init+0x21a>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	4a4e      	ldr	r2, [pc, #312]	; (8008b38 <HAL_GPIO_Init+0x324>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d013      	beq.n	8008a2a <HAL_GPIO_Init+0x216>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4a4d      	ldr	r2, [pc, #308]	; (8008b3c <HAL_GPIO_Init+0x328>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d00d      	beq.n	8008a26 <HAL_GPIO_Init+0x212>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	4a4c      	ldr	r2, [pc, #304]	; (8008b40 <HAL_GPIO_Init+0x32c>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d007      	beq.n	8008a22 <HAL_GPIO_Init+0x20e>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	4a4b      	ldr	r2, [pc, #300]	; (8008b44 <HAL_GPIO_Init+0x330>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d101      	bne.n	8008a1e <HAL_GPIO_Init+0x20a>
 8008a1a:	2307      	movs	r3, #7
 8008a1c:	e00e      	b.n	8008a3c <HAL_GPIO_Init+0x228>
 8008a1e:	2308      	movs	r3, #8
 8008a20:	e00c      	b.n	8008a3c <HAL_GPIO_Init+0x228>
 8008a22:	2306      	movs	r3, #6
 8008a24:	e00a      	b.n	8008a3c <HAL_GPIO_Init+0x228>
 8008a26:	2305      	movs	r3, #5
 8008a28:	e008      	b.n	8008a3c <HAL_GPIO_Init+0x228>
 8008a2a:	2304      	movs	r3, #4
 8008a2c:	e006      	b.n	8008a3c <HAL_GPIO_Init+0x228>
 8008a2e:	2303      	movs	r3, #3
 8008a30:	e004      	b.n	8008a3c <HAL_GPIO_Init+0x228>
 8008a32:	2302      	movs	r3, #2
 8008a34:	e002      	b.n	8008a3c <HAL_GPIO_Init+0x228>
 8008a36:	2301      	movs	r3, #1
 8008a38:	e000      	b.n	8008a3c <HAL_GPIO_Init+0x228>
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	69fa      	ldr	r2, [r7, #28]
 8008a3e:	f002 0203 	and.w	r2, r2, #3
 8008a42:	0092      	lsls	r2, r2, #2
 8008a44:	4093      	lsls	r3, r2
 8008a46:	69ba      	ldr	r2, [r7, #24]
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008a4c:	4935      	ldr	r1, [pc, #212]	; (8008b24 <HAL_GPIO_Init+0x310>)
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	089b      	lsrs	r3, r3, #2
 8008a52:	3302      	adds	r3, #2
 8008a54:	69ba      	ldr	r2, [r7, #24]
 8008a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008a5a:	4b3b      	ldr	r3, [pc, #236]	; (8008b48 <HAL_GPIO_Init+0x334>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	43db      	mvns	r3, r3
 8008a64:	69ba      	ldr	r2, [r7, #24]
 8008a66:	4013      	ands	r3, r2
 8008a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d003      	beq.n	8008a7e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008a76:	69ba      	ldr	r2, [r7, #24]
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008a7e:	4a32      	ldr	r2, [pc, #200]	; (8008b48 <HAL_GPIO_Init+0x334>)
 8008a80:	69bb      	ldr	r3, [r7, #24]
 8008a82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008a84:	4b30      	ldr	r3, [pc, #192]	; (8008b48 <HAL_GPIO_Init+0x334>)
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	43db      	mvns	r3, r3
 8008a8e:	69ba      	ldr	r2, [r7, #24]
 8008a90:	4013      	ands	r3, r2
 8008a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d003      	beq.n	8008aa8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008aa0:	69ba      	ldr	r2, [r7, #24]
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	4313      	orrs	r3, r2
 8008aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008aa8:	4a27      	ldr	r2, [pc, #156]	; (8008b48 <HAL_GPIO_Init+0x334>)
 8008aaa:	69bb      	ldr	r3, [r7, #24]
 8008aac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008aae:	4b26      	ldr	r3, [pc, #152]	; (8008b48 <HAL_GPIO_Init+0x334>)
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	43db      	mvns	r3, r3
 8008ab8:	69ba      	ldr	r2, [r7, #24]
 8008aba:	4013      	ands	r3, r2
 8008abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d003      	beq.n	8008ad2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8008aca:	69ba      	ldr	r2, [r7, #24]
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008ad2:	4a1d      	ldr	r2, [pc, #116]	; (8008b48 <HAL_GPIO_Init+0x334>)
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008ad8:	4b1b      	ldr	r3, [pc, #108]	; (8008b48 <HAL_GPIO_Init+0x334>)
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	43db      	mvns	r3, r3
 8008ae2:	69ba      	ldr	r2, [r7, #24]
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d003      	beq.n	8008afc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008af4:	69ba      	ldr	r2, [r7, #24]
 8008af6:	693b      	ldr	r3, [r7, #16]
 8008af8:	4313      	orrs	r3, r2
 8008afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008afc:	4a12      	ldr	r2, [pc, #72]	; (8008b48 <HAL_GPIO_Init+0x334>)
 8008afe:	69bb      	ldr	r3, [r7, #24]
 8008b00:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008b02:	69fb      	ldr	r3, [r7, #28]
 8008b04:	3301      	adds	r3, #1
 8008b06:	61fb      	str	r3, [r7, #28]
 8008b08:	69fb      	ldr	r3, [r7, #28]
 8008b0a:	2b0f      	cmp	r3, #15
 8008b0c:	f67f ae90 	bls.w	8008830 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008b10:	bf00      	nop
 8008b12:	bf00      	nop
 8008b14:	3724      	adds	r7, #36	; 0x24
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr
 8008b1e:	bf00      	nop
 8008b20:	40023800 	.word	0x40023800
 8008b24:	40013800 	.word	0x40013800
 8008b28:	40020000 	.word	0x40020000
 8008b2c:	40020400 	.word	0x40020400
 8008b30:	40020800 	.word	0x40020800
 8008b34:	40020c00 	.word	0x40020c00
 8008b38:	40021000 	.word	0x40021000
 8008b3c:	40021400 	.word	0x40021400
 8008b40:	40021800 	.word	0x40021800
 8008b44:	40021c00 	.word	0x40021c00
 8008b48:	40013c00 	.word	0x40013c00

08008b4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b085      	sub	sp, #20
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	460b      	mov	r3, r1
 8008b56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	691a      	ldr	r2, [r3, #16]
 8008b5c:	887b      	ldrh	r3, [r7, #2]
 8008b5e:	4013      	ands	r3, r2
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d002      	beq.n	8008b6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008b64:	2301      	movs	r3, #1
 8008b66:	73fb      	strb	r3, [r7, #15]
 8008b68:	e001      	b.n	8008b6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008b6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3714      	adds	r7, #20
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	460b      	mov	r3, r1
 8008b86:	807b      	strh	r3, [r7, #2]
 8008b88:	4613      	mov	r3, r2
 8008b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008b8c:	787b      	ldrb	r3, [r7, #1]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d003      	beq.n	8008b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008b92:	887a      	ldrh	r2, [r7, #2]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008b98:	e003      	b.n	8008ba2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008b9a:	887b      	ldrh	r3, [r7, #2]
 8008b9c:	041a      	lsls	r2, r3, #16
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	619a      	str	r2, [r3, #24]
}
 8008ba2:	bf00      	nop
 8008ba4:	370c      	adds	r7, #12
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bac:	4770      	bx	lr
	...

08008bb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008bba:	4b08      	ldr	r3, [pc, #32]	; (8008bdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008bbc:	695a      	ldr	r2, [r3, #20]
 8008bbe:	88fb      	ldrh	r3, [r7, #6]
 8008bc0:	4013      	ands	r3, r2
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d006      	beq.n	8008bd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008bc6:	4a05      	ldr	r2, [pc, #20]	; (8008bdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008bc8:	88fb      	ldrh	r3, [r7, #6]
 8008bca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008bcc:	88fb      	ldrh	r3, [r7, #6]
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f7fb fb0e 	bl	80041f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8008bd4:	bf00      	nop
 8008bd6:	3708      	adds	r7, #8
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	40013c00 	.word	0x40013c00

08008be0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b086      	sub	sp, #24
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e25b      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f003 0301 	and.w	r3, r3, #1
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d075      	beq.n	8008cea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008bfe:	4ba3      	ldr	r3, [pc, #652]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c00:	689b      	ldr	r3, [r3, #8]
 8008c02:	f003 030c 	and.w	r3, r3, #12
 8008c06:	2b04      	cmp	r3, #4
 8008c08:	d00c      	beq.n	8008c24 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008c0a:	4ba0      	ldr	r3, [pc, #640]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008c12:	2b08      	cmp	r3, #8
 8008c14:	d112      	bne.n	8008c3c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008c16:	4b9d      	ldr	r3, [pc, #628]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008c22:	d10b      	bne.n	8008c3c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c24:	4b99      	ldr	r3, [pc, #612]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d05b      	beq.n	8008ce8 <HAL_RCC_OscConfig+0x108>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d157      	bne.n	8008ce8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e236      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c44:	d106      	bne.n	8008c54 <HAL_RCC_OscConfig+0x74>
 8008c46:	4b91      	ldr	r3, [pc, #580]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a90      	ldr	r2, [pc, #576]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c50:	6013      	str	r3, [r2, #0]
 8008c52:	e01d      	b.n	8008c90 <HAL_RCC_OscConfig+0xb0>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008c5c:	d10c      	bne.n	8008c78 <HAL_RCC_OscConfig+0x98>
 8008c5e:	4b8b      	ldr	r3, [pc, #556]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a8a      	ldr	r2, [pc, #552]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008c68:	6013      	str	r3, [r2, #0]
 8008c6a:	4b88      	ldr	r3, [pc, #544]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4a87      	ldr	r2, [pc, #540]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c74:	6013      	str	r3, [r2, #0]
 8008c76:	e00b      	b.n	8008c90 <HAL_RCC_OscConfig+0xb0>
 8008c78:	4b84      	ldr	r3, [pc, #528]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a83      	ldr	r2, [pc, #524]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c82:	6013      	str	r3, [r2, #0]
 8008c84:	4b81      	ldr	r3, [pc, #516]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a80      	ldr	r2, [pc, #512]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008c8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d013      	beq.n	8008cc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c98:	f7fd fc90 	bl	80065bc <HAL_GetTick>
 8008c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c9e:	e008      	b.n	8008cb2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008ca0:	f7fd fc8c 	bl	80065bc <HAL_GetTick>
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	1ad3      	subs	r3, r2, r3
 8008caa:	2b64      	cmp	r3, #100	; 0x64
 8008cac:	d901      	bls.n	8008cb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008cae:	2303      	movs	r3, #3
 8008cb0:	e1fb      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008cb2:	4b76      	ldr	r3, [pc, #472]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d0f0      	beq.n	8008ca0 <HAL_RCC_OscConfig+0xc0>
 8008cbe:	e014      	b.n	8008cea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008cc0:	f7fd fc7c 	bl	80065bc <HAL_GetTick>
 8008cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008cc6:	e008      	b.n	8008cda <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008cc8:	f7fd fc78 	bl	80065bc <HAL_GetTick>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	1ad3      	subs	r3, r2, r3
 8008cd2:	2b64      	cmp	r3, #100	; 0x64
 8008cd4:	d901      	bls.n	8008cda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008cd6:	2303      	movs	r3, #3
 8008cd8:	e1e7      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008cda:	4b6c      	ldr	r3, [pc, #432]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d1f0      	bne.n	8008cc8 <HAL_RCC_OscConfig+0xe8>
 8008ce6:	e000      	b.n	8008cea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ce8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f003 0302 	and.w	r3, r3, #2
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d063      	beq.n	8008dbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008cf6:	4b65      	ldr	r3, [pc, #404]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f003 030c 	and.w	r3, r3, #12
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d00b      	beq.n	8008d1a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008d02:	4b62      	ldr	r3, [pc, #392]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d04:	689b      	ldr	r3, [r3, #8]
 8008d06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008d0a:	2b08      	cmp	r3, #8
 8008d0c:	d11c      	bne.n	8008d48 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008d0e:	4b5f      	ldr	r3, [pc, #380]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d116      	bne.n	8008d48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008d1a:	4b5c      	ldr	r3, [pc, #368]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f003 0302 	and.w	r3, r3, #2
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d005      	beq.n	8008d32 <HAL_RCC_OscConfig+0x152>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	68db      	ldr	r3, [r3, #12]
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	d001      	beq.n	8008d32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	e1bb      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d32:	4b56      	ldr	r3, [pc, #344]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	691b      	ldr	r3, [r3, #16]
 8008d3e:	00db      	lsls	r3, r3, #3
 8008d40:	4952      	ldr	r1, [pc, #328]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d42:	4313      	orrs	r3, r2
 8008d44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008d46:	e03a      	b.n	8008dbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	68db      	ldr	r3, [r3, #12]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d020      	beq.n	8008d92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008d50:	4b4f      	ldr	r3, [pc, #316]	; (8008e90 <HAL_RCC_OscConfig+0x2b0>)
 8008d52:	2201      	movs	r2, #1
 8008d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d56:	f7fd fc31 	bl	80065bc <HAL_GetTick>
 8008d5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d5c:	e008      	b.n	8008d70 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008d5e:	f7fd fc2d 	bl	80065bc <HAL_GetTick>
 8008d62:	4602      	mov	r2, r0
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	1ad3      	subs	r3, r2, r3
 8008d68:	2b02      	cmp	r3, #2
 8008d6a:	d901      	bls.n	8008d70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008d6c:	2303      	movs	r3, #3
 8008d6e:	e19c      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d70:	4b46      	ldr	r3, [pc, #280]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f003 0302 	and.w	r3, r3, #2
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d0f0      	beq.n	8008d5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d7c:	4b43      	ldr	r3, [pc, #268]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	691b      	ldr	r3, [r3, #16]
 8008d88:	00db      	lsls	r3, r3, #3
 8008d8a:	4940      	ldr	r1, [pc, #256]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d8c:	4313      	orrs	r3, r2
 8008d8e:	600b      	str	r3, [r1, #0]
 8008d90:	e015      	b.n	8008dbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008d92:	4b3f      	ldr	r3, [pc, #252]	; (8008e90 <HAL_RCC_OscConfig+0x2b0>)
 8008d94:	2200      	movs	r2, #0
 8008d96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d98:	f7fd fc10 	bl	80065bc <HAL_GetTick>
 8008d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008d9e:	e008      	b.n	8008db2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008da0:	f7fd fc0c 	bl	80065bc <HAL_GetTick>
 8008da4:	4602      	mov	r2, r0
 8008da6:	693b      	ldr	r3, [r7, #16]
 8008da8:	1ad3      	subs	r3, r2, r3
 8008daa:	2b02      	cmp	r3, #2
 8008dac:	d901      	bls.n	8008db2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008dae:	2303      	movs	r3, #3
 8008db0:	e17b      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008db2:	4b36      	ldr	r3, [pc, #216]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f003 0302 	and.w	r3, r3, #2
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d1f0      	bne.n	8008da0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f003 0308 	and.w	r3, r3, #8
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d030      	beq.n	8008e2c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	695b      	ldr	r3, [r3, #20]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d016      	beq.n	8008e00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008dd2:	4b30      	ldr	r3, [pc, #192]	; (8008e94 <HAL_RCC_OscConfig+0x2b4>)
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008dd8:	f7fd fbf0 	bl	80065bc <HAL_GetTick>
 8008ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008dde:	e008      	b.n	8008df2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008de0:	f7fd fbec 	bl	80065bc <HAL_GetTick>
 8008de4:	4602      	mov	r2, r0
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	1ad3      	subs	r3, r2, r3
 8008dea:	2b02      	cmp	r3, #2
 8008dec:	d901      	bls.n	8008df2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008dee:	2303      	movs	r3, #3
 8008df0:	e15b      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008df2:	4b26      	ldr	r3, [pc, #152]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008df4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008df6:	f003 0302 	and.w	r3, r3, #2
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d0f0      	beq.n	8008de0 <HAL_RCC_OscConfig+0x200>
 8008dfe:	e015      	b.n	8008e2c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008e00:	4b24      	ldr	r3, [pc, #144]	; (8008e94 <HAL_RCC_OscConfig+0x2b4>)
 8008e02:	2200      	movs	r2, #0
 8008e04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008e06:	f7fd fbd9 	bl	80065bc <HAL_GetTick>
 8008e0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008e0c:	e008      	b.n	8008e20 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008e0e:	f7fd fbd5 	bl	80065bc <HAL_GetTick>
 8008e12:	4602      	mov	r2, r0
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	1ad3      	subs	r3, r2, r3
 8008e18:	2b02      	cmp	r3, #2
 8008e1a:	d901      	bls.n	8008e20 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008e1c:	2303      	movs	r3, #3
 8008e1e:	e144      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008e20:	4b1a      	ldr	r3, [pc, #104]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008e22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008e24:	f003 0302 	and.w	r3, r3, #2
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d1f0      	bne.n	8008e0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f003 0304 	and.w	r3, r3, #4
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	f000 80a0 	beq.w	8008f7a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008e3e:	4b13      	ldr	r3, [pc, #76]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d10f      	bne.n	8008e6a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	60bb      	str	r3, [r7, #8]
 8008e4e:	4b0f      	ldr	r3, [pc, #60]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e52:	4a0e      	ldr	r2, [pc, #56]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008e54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e58:	6413      	str	r3, [r2, #64]	; 0x40
 8008e5a:	4b0c      	ldr	r3, [pc, #48]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e62:	60bb      	str	r3, [r7, #8]
 8008e64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008e66:	2301      	movs	r3, #1
 8008e68:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008e6a:	4b0b      	ldr	r3, [pc, #44]	; (8008e98 <HAL_RCC_OscConfig+0x2b8>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d121      	bne.n	8008eba <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008e76:	4b08      	ldr	r3, [pc, #32]	; (8008e98 <HAL_RCC_OscConfig+0x2b8>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a07      	ldr	r2, [pc, #28]	; (8008e98 <HAL_RCC_OscConfig+0x2b8>)
 8008e7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008e82:	f7fd fb9b 	bl	80065bc <HAL_GetTick>
 8008e86:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008e88:	e011      	b.n	8008eae <HAL_RCC_OscConfig+0x2ce>
 8008e8a:	bf00      	nop
 8008e8c:	40023800 	.word	0x40023800
 8008e90:	42470000 	.word	0x42470000
 8008e94:	42470e80 	.word	0x42470e80
 8008e98:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e9c:	f7fd fb8e 	bl	80065bc <HAL_GetTick>
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	1ad3      	subs	r3, r2, r3
 8008ea6:	2b02      	cmp	r3, #2
 8008ea8:	d901      	bls.n	8008eae <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8008eaa:	2303      	movs	r3, #3
 8008eac:	e0fd      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008eae:	4b81      	ldr	r3, [pc, #516]	; (80090b4 <HAL_RCC_OscConfig+0x4d4>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d0f0      	beq.n	8008e9c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	689b      	ldr	r3, [r3, #8]
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d106      	bne.n	8008ed0 <HAL_RCC_OscConfig+0x2f0>
 8008ec2:	4b7d      	ldr	r3, [pc, #500]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ec6:	4a7c      	ldr	r2, [pc, #496]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008ec8:	f043 0301 	orr.w	r3, r3, #1
 8008ecc:	6713      	str	r3, [r2, #112]	; 0x70
 8008ece:	e01c      	b.n	8008f0a <HAL_RCC_OscConfig+0x32a>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	2b05      	cmp	r3, #5
 8008ed6:	d10c      	bne.n	8008ef2 <HAL_RCC_OscConfig+0x312>
 8008ed8:	4b77      	ldr	r3, [pc, #476]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008edc:	4a76      	ldr	r2, [pc, #472]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008ede:	f043 0304 	orr.w	r3, r3, #4
 8008ee2:	6713      	str	r3, [r2, #112]	; 0x70
 8008ee4:	4b74      	ldr	r3, [pc, #464]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ee8:	4a73      	ldr	r2, [pc, #460]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008eea:	f043 0301 	orr.w	r3, r3, #1
 8008eee:	6713      	str	r3, [r2, #112]	; 0x70
 8008ef0:	e00b      	b.n	8008f0a <HAL_RCC_OscConfig+0x32a>
 8008ef2:	4b71      	ldr	r3, [pc, #452]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ef6:	4a70      	ldr	r2, [pc, #448]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008ef8:	f023 0301 	bic.w	r3, r3, #1
 8008efc:	6713      	str	r3, [r2, #112]	; 0x70
 8008efe:	4b6e      	ldr	r3, [pc, #440]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f02:	4a6d      	ldr	r2, [pc, #436]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008f04:	f023 0304 	bic.w	r3, r3, #4
 8008f08:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d015      	beq.n	8008f3e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f12:	f7fd fb53 	bl	80065bc <HAL_GetTick>
 8008f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f18:	e00a      	b.n	8008f30 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008f1a:	f7fd fb4f 	bl	80065bc <HAL_GetTick>
 8008f1e:	4602      	mov	r2, r0
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	1ad3      	subs	r3, r2, r3
 8008f24:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d901      	bls.n	8008f30 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008f2c:	2303      	movs	r3, #3
 8008f2e:	e0bc      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f30:	4b61      	ldr	r3, [pc, #388]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f34:	f003 0302 	and.w	r3, r3, #2
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d0ee      	beq.n	8008f1a <HAL_RCC_OscConfig+0x33a>
 8008f3c:	e014      	b.n	8008f68 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008f3e:	f7fd fb3d 	bl	80065bc <HAL_GetTick>
 8008f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008f44:	e00a      	b.n	8008f5c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008f46:	f7fd fb39 	bl	80065bc <HAL_GetTick>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	1ad3      	subs	r3, r2, r3
 8008f50:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f54:	4293      	cmp	r3, r2
 8008f56:	d901      	bls.n	8008f5c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8008f58:	2303      	movs	r3, #3
 8008f5a:	e0a6      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008f5c:	4b56      	ldr	r3, [pc, #344]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f60:	f003 0302 	and.w	r3, r3, #2
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d1ee      	bne.n	8008f46 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008f68:	7dfb      	ldrb	r3, [r7, #23]
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d105      	bne.n	8008f7a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008f6e:	4b52      	ldr	r3, [pc, #328]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f72:	4a51      	ldr	r2, [pc, #324]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008f74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f78:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	699b      	ldr	r3, [r3, #24]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	f000 8092 	beq.w	80090a8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008f84:	4b4c      	ldr	r3, [pc, #304]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008f86:	689b      	ldr	r3, [r3, #8]
 8008f88:	f003 030c 	and.w	r3, r3, #12
 8008f8c:	2b08      	cmp	r3, #8
 8008f8e:	d05c      	beq.n	800904a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	699b      	ldr	r3, [r3, #24]
 8008f94:	2b02      	cmp	r3, #2
 8008f96:	d141      	bne.n	800901c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f98:	4b48      	ldr	r3, [pc, #288]	; (80090bc <HAL_RCC_OscConfig+0x4dc>)
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f9e:	f7fd fb0d 	bl	80065bc <HAL_GetTick>
 8008fa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008fa4:	e008      	b.n	8008fb8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008fa6:	f7fd fb09 	bl	80065bc <HAL_GetTick>
 8008faa:	4602      	mov	r2, r0
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	1ad3      	subs	r3, r2, r3
 8008fb0:	2b02      	cmp	r3, #2
 8008fb2:	d901      	bls.n	8008fb8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8008fb4:	2303      	movs	r3, #3
 8008fb6:	e078      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008fb8:	4b3f      	ldr	r3, [pc, #252]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d1f0      	bne.n	8008fa6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	69da      	ldr	r2, [r3, #28]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6a1b      	ldr	r3, [r3, #32]
 8008fcc:	431a      	orrs	r2, r3
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd2:	019b      	lsls	r3, r3, #6
 8008fd4:	431a      	orrs	r2, r3
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fda:	085b      	lsrs	r3, r3, #1
 8008fdc:	3b01      	subs	r3, #1
 8008fde:	041b      	lsls	r3, r3, #16
 8008fe0:	431a      	orrs	r2, r3
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fe6:	061b      	lsls	r3, r3, #24
 8008fe8:	4933      	ldr	r1, [pc, #204]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8008fea:	4313      	orrs	r3, r2
 8008fec:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008fee:	4b33      	ldr	r3, [pc, #204]	; (80090bc <HAL_RCC_OscConfig+0x4dc>)
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ff4:	f7fd fae2 	bl	80065bc <HAL_GetTick>
 8008ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ffa:	e008      	b.n	800900e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008ffc:	f7fd fade 	bl	80065bc <HAL_GetTick>
 8009000:	4602      	mov	r2, r0
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	1ad3      	subs	r3, r2, r3
 8009006:	2b02      	cmp	r3, #2
 8009008:	d901      	bls.n	800900e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800900a:	2303      	movs	r3, #3
 800900c:	e04d      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800900e:	4b2a      	ldr	r3, [pc, #168]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009016:	2b00      	cmp	r3, #0
 8009018:	d0f0      	beq.n	8008ffc <HAL_RCC_OscConfig+0x41c>
 800901a:	e045      	b.n	80090a8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800901c:	4b27      	ldr	r3, [pc, #156]	; (80090bc <HAL_RCC_OscConfig+0x4dc>)
 800901e:	2200      	movs	r2, #0
 8009020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009022:	f7fd facb 	bl	80065bc <HAL_GetTick>
 8009026:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009028:	e008      	b.n	800903c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800902a:	f7fd fac7 	bl	80065bc <HAL_GetTick>
 800902e:	4602      	mov	r2, r0
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	1ad3      	subs	r3, r2, r3
 8009034:	2b02      	cmp	r3, #2
 8009036:	d901      	bls.n	800903c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009038:	2303      	movs	r3, #3
 800903a:	e036      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800903c:	4b1e      	ldr	r3, [pc, #120]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009044:	2b00      	cmp	r3, #0
 8009046:	d1f0      	bne.n	800902a <HAL_RCC_OscConfig+0x44a>
 8009048:	e02e      	b.n	80090a8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	699b      	ldr	r3, [r3, #24]
 800904e:	2b01      	cmp	r3, #1
 8009050:	d101      	bne.n	8009056 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009052:	2301      	movs	r3, #1
 8009054:	e029      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009056:	4b18      	ldr	r3, [pc, #96]	; (80090b8 <HAL_RCC_OscConfig+0x4d8>)
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	69db      	ldr	r3, [r3, #28]
 8009066:	429a      	cmp	r2, r3
 8009068:	d11c      	bne.n	80090a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009074:	429a      	cmp	r2, r3
 8009076:	d115      	bne.n	80090a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009078:	68fa      	ldr	r2, [r7, #12]
 800907a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800907e:	4013      	ands	r3, r2
 8009080:	687a      	ldr	r2, [r7, #4]
 8009082:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009084:	4293      	cmp	r3, r2
 8009086:	d10d      	bne.n	80090a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009092:	429a      	cmp	r2, r3
 8009094:	d106      	bne.n	80090a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d001      	beq.n	80090a8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80090a4:	2301      	movs	r3, #1
 80090a6:	e000      	b.n	80090aa <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80090a8:	2300      	movs	r3, #0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3718      	adds	r7, #24
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	40007000 	.word	0x40007000
 80090b8:	40023800 	.word	0x40023800
 80090bc:	42470060 	.word	0x42470060

080090c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b084      	sub	sp, #16
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d101      	bne.n	80090d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	e0cc      	b.n	800926e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80090d4:	4b68      	ldr	r3, [pc, #416]	; (8009278 <HAL_RCC_ClockConfig+0x1b8>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f003 030f 	and.w	r3, r3, #15
 80090dc:	683a      	ldr	r2, [r7, #0]
 80090de:	429a      	cmp	r2, r3
 80090e0:	d90c      	bls.n	80090fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090e2:	4b65      	ldr	r3, [pc, #404]	; (8009278 <HAL_RCC_ClockConfig+0x1b8>)
 80090e4:	683a      	ldr	r2, [r7, #0]
 80090e6:	b2d2      	uxtb	r2, r2
 80090e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80090ea:	4b63      	ldr	r3, [pc, #396]	; (8009278 <HAL_RCC_ClockConfig+0x1b8>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f003 030f 	and.w	r3, r3, #15
 80090f2:	683a      	ldr	r2, [r7, #0]
 80090f4:	429a      	cmp	r2, r3
 80090f6:	d001      	beq.n	80090fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80090f8:	2301      	movs	r3, #1
 80090fa:	e0b8      	b.n	800926e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f003 0302 	and.w	r3, r3, #2
 8009104:	2b00      	cmp	r3, #0
 8009106:	d020      	beq.n	800914a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f003 0304 	and.w	r3, r3, #4
 8009110:	2b00      	cmp	r3, #0
 8009112:	d005      	beq.n	8009120 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009114:	4b59      	ldr	r3, [pc, #356]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	4a58      	ldr	r2, [pc, #352]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 800911a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800911e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f003 0308 	and.w	r3, r3, #8
 8009128:	2b00      	cmp	r3, #0
 800912a:	d005      	beq.n	8009138 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800912c:	4b53      	ldr	r3, [pc, #332]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 800912e:	689b      	ldr	r3, [r3, #8]
 8009130:	4a52      	ldr	r2, [pc, #328]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 8009132:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009136:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009138:	4b50      	ldr	r3, [pc, #320]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	494d      	ldr	r1, [pc, #308]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 8009146:	4313      	orrs	r3, r2
 8009148:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f003 0301 	and.w	r3, r3, #1
 8009152:	2b00      	cmp	r3, #0
 8009154:	d044      	beq.n	80091e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	685b      	ldr	r3, [r3, #4]
 800915a:	2b01      	cmp	r3, #1
 800915c:	d107      	bne.n	800916e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800915e:	4b47      	ldr	r3, [pc, #284]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009166:	2b00      	cmp	r3, #0
 8009168:	d119      	bne.n	800919e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800916a:	2301      	movs	r3, #1
 800916c:	e07f      	b.n	800926e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	685b      	ldr	r3, [r3, #4]
 8009172:	2b02      	cmp	r3, #2
 8009174:	d003      	beq.n	800917e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800917a:	2b03      	cmp	r3, #3
 800917c:	d107      	bne.n	800918e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800917e:	4b3f      	ldr	r3, [pc, #252]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009186:	2b00      	cmp	r3, #0
 8009188:	d109      	bne.n	800919e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800918a:	2301      	movs	r3, #1
 800918c:	e06f      	b.n	800926e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800918e:	4b3b      	ldr	r3, [pc, #236]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f003 0302 	and.w	r3, r3, #2
 8009196:	2b00      	cmp	r3, #0
 8009198:	d101      	bne.n	800919e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800919a:	2301      	movs	r3, #1
 800919c:	e067      	b.n	800926e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800919e:	4b37      	ldr	r3, [pc, #220]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 80091a0:	689b      	ldr	r3, [r3, #8]
 80091a2:	f023 0203 	bic.w	r2, r3, #3
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	4934      	ldr	r1, [pc, #208]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 80091ac:	4313      	orrs	r3, r2
 80091ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80091b0:	f7fd fa04 	bl	80065bc <HAL_GetTick>
 80091b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091b6:	e00a      	b.n	80091ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80091b8:	f7fd fa00 	bl	80065bc <HAL_GetTick>
 80091bc:	4602      	mov	r2, r0
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	1ad3      	subs	r3, r2, r3
 80091c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d901      	bls.n	80091ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80091ca:	2303      	movs	r3, #3
 80091cc:	e04f      	b.n	800926e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091ce:	4b2b      	ldr	r3, [pc, #172]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 80091d0:	689b      	ldr	r3, [r3, #8]
 80091d2:	f003 020c 	and.w	r2, r3, #12
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	429a      	cmp	r2, r3
 80091de:	d1eb      	bne.n	80091b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80091e0:	4b25      	ldr	r3, [pc, #148]	; (8009278 <HAL_RCC_ClockConfig+0x1b8>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f003 030f 	and.w	r3, r3, #15
 80091e8:	683a      	ldr	r2, [r7, #0]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d20c      	bcs.n	8009208 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091ee:	4b22      	ldr	r3, [pc, #136]	; (8009278 <HAL_RCC_ClockConfig+0x1b8>)
 80091f0:	683a      	ldr	r2, [r7, #0]
 80091f2:	b2d2      	uxtb	r2, r2
 80091f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80091f6:	4b20      	ldr	r3, [pc, #128]	; (8009278 <HAL_RCC_ClockConfig+0x1b8>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f003 030f 	and.w	r3, r3, #15
 80091fe:	683a      	ldr	r2, [r7, #0]
 8009200:	429a      	cmp	r2, r3
 8009202:	d001      	beq.n	8009208 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009204:	2301      	movs	r3, #1
 8009206:	e032      	b.n	800926e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f003 0304 	and.w	r3, r3, #4
 8009210:	2b00      	cmp	r3, #0
 8009212:	d008      	beq.n	8009226 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009214:	4b19      	ldr	r3, [pc, #100]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	68db      	ldr	r3, [r3, #12]
 8009220:	4916      	ldr	r1, [pc, #88]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 8009222:	4313      	orrs	r3, r2
 8009224:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f003 0308 	and.w	r3, r3, #8
 800922e:	2b00      	cmp	r3, #0
 8009230:	d009      	beq.n	8009246 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009232:	4b12      	ldr	r3, [pc, #72]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 8009234:	689b      	ldr	r3, [r3, #8]
 8009236:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	00db      	lsls	r3, r3, #3
 8009240:	490e      	ldr	r1, [pc, #56]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 8009242:	4313      	orrs	r3, r2
 8009244:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009246:	f000 f821 	bl	800928c <HAL_RCC_GetSysClockFreq>
 800924a:	4601      	mov	r1, r0
 800924c:	4b0b      	ldr	r3, [pc, #44]	; (800927c <HAL_RCC_ClockConfig+0x1bc>)
 800924e:	689b      	ldr	r3, [r3, #8]
 8009250:	091b      	lsrs	r3, r3, #4
 8009252:	f003 030f 	and.w	r3, r3, #15
 8009256:	4a0a      	ldr	r2, [pc, #40]	; (8009280 <HAL_RCC_ClockConfig+0x1c0>)
 8009258:	5cd3      	ldrb	r3, [r2, r3]
 800925a:	fa21 f303 	lsr.w	r3, r1, r3
 800925e:	4a09      	ldr	r2, [pc, #36]	; (8009284 <HAL_RCC_ClockConfig+0x1c4>)
 8009260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009262:	4b09      	ldr	r3, [pc, #36]	; (8009288 <HAL_RCC_ClockConfig+0x1c8>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4618      	mov	r0, r3
 8009268:	f7fb ff30 	bl	80050cc <HAL_InitTick>

  return HAL_OK;
 800926c:	2300      	movs	r3, #0
}
 800926e:	4618      	mov	r0, r3
 8009270:	3710      	adds	r7, #16
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
 8009276:	bf00      	nop
 8009278:	40023c00 	.word	0x40023c00
 800927c:	40023800 	.word	0x40023800
 8009280:	08020960 	.word	0x08020960
 8009284:	2000005c 	.word	0x2000005c
 8009288:	20000060 	.word	0x20000060

0800928c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800928c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800928e:	b085      	sub	sp, #20
 8009290:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009292:	2300      	movs	r3, #0
 8009294:	607b      	str	r3, [r7, #4]
 8009296:	2300      	movs	r3, #0
 8009298:	60fb      	str	r3, [r7, #12]
 800929a:	2300      	movs	r3, #0
 800929c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800929e:	2300      	movs	r3, #0
 80092a0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80092a2:	4b63      	ldr	r3, [pc, #396]	; (8009430 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	f003 030c 	and.w	r3, r3, #12
 80092aa:	2b04      	cmp	r3, #4
 80092ac:	d007      	beq.n	80092be <HAL_RCC_GetSysClockFreq+0x32>
 80092ae:	2b08      	cmp	r3, #8
 80092b0:	d008      	beq.n	80092c4 <HAL_RCC_GetSysClockFreq+0x38>
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	f040 80b4 	bne.w	8009420 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80092b8:	4b5e      	ldr	r3, [pc, #376]	; (8009434 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80092ba:	60bb      	str	r3, [r7, #8]
       break;
 80092bc:	e0b3      	b.n	8009426 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80092be:	4b5e      	ldr	r3, [pc, #376]	; (8009438 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80092c0:	60bb      	str	r3, [r7, #8]
      break;
 80092c2:	e0b0      	b.n	8009426 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80092c4:	4b5a      	ldr	r3, [pc, #360]	; (8009430 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80092cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80092ce:	4b58      	ldr	r3, [pc, #352]	; (8009430 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d04a      	beq.n	8009370 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80092da:	4b55      	ldr	r3, [pc, #340]	; (8009430 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	099b      	lsrs	r3, r3, #6
 80092e0:	f04f 0400 	mov.w	r4, #0
 80092e4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80092e8:	f04f 0200 	mov.w	r2, #0
 80092ec:	ea03 0501 	and.w	r5, r3, r1
 80092f0:	ea04 0602 	and.w	r6, r4, r2
 80092f4:	4629      	mov	r1, r5
 80092f6:	4632      	mov	r2, r6
 80092f8:	f04f 0300 	mov.w	r3, #0
 80092fc:	f04f 0400 	mov.w	r4, #0
 8009300:	0154      	lsls	r4, r2, #5
 8009302:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009306:	014b      	lsls	r3, r1, #5
 8009308:	4619      	mov	r1, r3
 800930a:	4622      	mov	r2, r4
 800930c:	1b49      	subs	r1, r1, r5
 800930e:	eb62 0206 	sbc.w	r2, r2, r6
 8009312:	f04f 0300 	mov.w	r3, #0
 8009316:	f04f 0400 	mov.w	r4, #0
 800931a:	0194      	lsls	r4, r2, #6
 800931c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009320:	018b      	lsls	r3, r1, #6
 8009322:	1a5b      	subs	r3, r3, r1
 8009324:	eb64 0402 	sbc.w	r4, r4, r2
 8009328:	f04f 0100 	mov.w	r1, #0
 800932c:	f04f 0200 	mov.w	r2, #0
 8009330:	00e2      	lsls	r2, r4, #3
 8009332:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009336:	00d9      	lsls	r1, r3, #3
 8009338:	460b      	mov	r3, r1
 800933a:	4614      	mov	r4, r2
 800933c:	195b      	adds	r3, r3, r5
 800933e:	eb44 0406 	adc.w	r4, r4, r6
 8009342:	f04f 0100 	mov.w	r1, #0
 8009346:	f04f 0200 	mov.w	r2, #0
 800934a:	0262      	lsls	r2, r4, #9
 800934c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8009350:	0259      	lsls	r1, r3, #9
 8009352:	460b      	mov	r3, r1
 8009354:	4614      	mov	r4, r2
 8009356:	4618      	mov	r0, r3
 8009358:	4621      	mov	r1, r4
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f04f 0400 	mov.w	r4, #0
 8009360:	461a      	mov	r2, r3
 8009362:	4623      	mov	r3, r4
 8009364:	f7f7 fc50 	bl	8000c08 <__aeabi_uldivmod>
 8009368:	4603      	mov	r3, r0
 800936a:	460c      	mov	r4, r1
 800936c:	60fb      	str	r3, [r7, #12]
 800936e:	e049      	b.n	8009404 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009370:	4b2f      	ldr	r3, [pc, #188]	; (8009430 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	099b      	lsrs	r3, r3, #6
 8009376:	f04f 0400 	mov.w	r4, #0
 800937a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800937e:	f04f 0200 	mov.w	r2, #0
 8009382:	ea03 0501 	and.w	r5, r3, r1
 8009386:	ea04 0602 	and.w	r6, r4, r2
 800938a:	4629      	mov	r1, r5
 800938c:	4632      	mov	r2, r6
 800938e:	f04f 0300 	mov.w	r3, #0
 8009392:	f04f 0400 	mov.w	r4, #0
 8009396:	0154      	lsls	r4, r2, #5
 8009398:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800939c:	014b      	lsls	r3, r1, #5
 800939e:	4619      	mov	r1, r3
 80093a0:	4622      	mov	r2, r4
 80093a2:	1b49      	subs	r1, r1, r5
 80093a4:	eb62 0206 	sbc.w	r2, r2, r6
 80093a8:	f04f 0300 	mov.w	r3, #0
 80093ac:	f04f 0400 	mov.w	r4, #0
 80093b0:	0194      	lsls	r4, r2, #6
 80093b2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80093b6:	018b      	lsls	r3, r1, #6
 80093b8:	1a5b      	subs	r3, r3, r1
 80093ba:	eb64 0402 	sbc.w	r4, r4, r2
 80093be:	f04f 0100 	mov.w	r1, #0
 80093c2:	f04f 0200 	mov.w	r2, #0
 80093c6:	00e2      	lsls	r2, r4, #3
 80093c8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80093cc:	00d9      	lsls	r1, r3, #3
 80093ce:	460b      	mov	r3, r1
 80093d0:	4614      	mov	r4, r2
 80093d2:	195b      	adds	r3, r3, r5
 80093d4:	eb44 0406 	adc.w	r4, r4, r6
 80093d8:	f04f 0100 	mov.w	r1, #0
 80093dc:	f04f 0200 	mov.w	r2, #0
 80093e0:	02a2      	lsls	r2, r4, #10
 80093e2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80093e6:	0299      	lsls	r1, r3, #10
 80093e8:	460b      	mov	r3, r1
 80093ea:	4614      	mov	r4, r2
 80093ec:	4618      	mov	r0, r3
 80093ee:	4621      	mov	r1, r4
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f04f 0400 	mov.w	r4, #0
 80093f6:	461a      	mov	r2, r3
 80093f8:	4623      	mov	r3, r4
 80093fa:	f7f7 fc05 	bl	8000c08 <__aeabi_uldivmod>
 80093fe:	4603      	mov	r3, r0
 8009400:	460c      	mov	r4, r1
 8009402:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009404:	4b0a      	ldr	r3, [pc, #40]	; (8009430 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009406:	685b      	ldr	r3, [r3, #4]
 8009408:	0c1b      	lsrs	r3, r3, #16
 800940a:	f003 0303 	and.w	r3, r3, #3
 800940e:	3301      	adds	r3, #1
 8009410:	005b      	lsls	r3, r3, #1
 8009412:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009414:	68fa      	ldr	r2, [r7, #12]
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	fbb2 f3f3 	udiv	r3, r2, r3
 800941c:	60bb      	str	r3, [r7, #8]
      break;
 800941e:	e002      	b.n	8009426 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009420:	4b04      	ldr	r3, [pc, #16]	; (8009434 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009422:	60bb      	str	r3, [r7, #8]
      break;
 8009424:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009426:	68bb      	ldr	r3, [r7, #8]
}
 8009428:	4618      	mov	r0, r3
 800942a:	3714      	adds	r7, #20
 800942c:	46bd      	mov	sp, r7
 800942e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009430:	40023800 	.word	0x40023800
 8009434:	00f42400 	.word	0x00f42400
 8009438:	007a1200 	.word	0x007a1200

0800943c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800943c:	b480      	push	{r7}
 800943e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009440:	4b03      	ldr	r3, [pc, #12]	; (8009450 <HAL_RCC_GetHCLKFreq+0x14>)
 8009442:	681b      	ldr	r3, [r3, #0]
}
 8009444:	4618      	mov	r0, r3
 8009446:	46bd      	mov	sp, r7
 8009448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944c:	4770      	bx	lr
 800944e:	bf00      	nop
 8009450:	2000005c 	.word	0x2000005c

08009454 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009458:	f7ff fff0 	bl	800943c <HAL_RCC_GetHCLKFreq>
 800945c:	4601      	mov	r1, r0
 800945e:	4b05      	ldr	r3, [pc, #20]	; (8009474 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	0a9b      	lsrs	r3, r3, #10
 8009464:	f003 0307 	and.w	r3, r3, #7
 8009468:	4a03      	ldr	r2, [pc, #12]	; (8009478 <HAL_RCC_GetPCLK1Freq+0x24>)
 800946a:	5cd3      	ldrb	r3, [r2, r3]
 800946c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009470:	4618      	mov	r0, r3
 8009472:	bd80      	pop	{r7, pc}
 8009474:	40023800 	.word	0x40023800
 8009478:	08020970 	.word	0x08020970

0800947c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009480:	f7ff ffdc 	bl	800943c <HAL_RCC_GetHCLKFreq>
 8009484:	4601      	mov	r1, r0
 8009486:	4b05      	ldr	r3, [pc, #20]	; (800949c <HAL_RCC_GetPCLK2Freq+0x20>)
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	0b5b      	lsrs	r3, r3, #13
 800948c:	f003 0307 	and.w	r3, r3, #7
 8009490:	4a03      	ldr	r2, [pc, #12]	; (80094a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009492:	5cd3      	ldrb	r3, [r2, r3]
 8009494:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009498:	4618      	mov	r0, r3
 800949a:	bd80      	pop	{r7, pc}
 800949c:	40023800 	.word	0x40023800
 80094a0:	08020970 	.word	0x08020970

080094a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	220f      	movs	r2, #15
 80094b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80094b4:	4b12      	ldr	r3, [pc, #72]	; (8009500 <HAL_RCC_GetClockConfig+0x5c>)
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	f003 0203 	and.w	r2, r3, #3
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80094c0:	4b0f      	ldr	r3, [pc, #60]	; (8009500 <HAL_RCC_GetClockConfig+0x5c>)
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80094cc:	4b0c      	ldr	r3, [pc, #48]	; (8009500 <HAL_RCC_GetClockConfig+0x5c>)
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80094d8:	4b09      	ldr	r3, [pc, #36]	; (8009500 <HAL_RCC_GetClockConfig+0x5c>)
 80094da:	689b      	ldr	r3, [r3, #8]
 80094dc:	08db      	lsrs	r3, r3, #3
 80094de:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80094e6:	4b07      	ldr	r3, [pc, #28]	; (8009504 <HAL_RCC_GetClockConfig+0x60>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f003 020f 	and.w	r2, r3, #15
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	601a      	str	r2, [r3, #0]
}
 80094f2:	bf00      	nop
 80094f4:	370c      	adds	r7, #12
 80094f6:	46bd      	mov	sp, r7
 80094f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fc:	4770      	bx	lr
 80094fe:	bf00      	nop
 8009500:	40023800 	.word	0x40023800
 8009504:	40023c00 	.word	0x40023c00

08009508 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b086      	sub	sp, #24
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009510:	2300      	movs	r3, #0
 8009512:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009514:	2300      	movs	r3, #0
 8009516:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f003 0301 	and.w	r3, r3, #1
 8009520:	2b00      	cmp	r3, #0
 8009522:	d105      	bne.n	8009530 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800952c:	2b00      	cmp	r3, #0
 800952e:	d035      	beq.n	800959c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009530:	4b62      	ldr	r3, [pc, #392]	; (80096bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8009532:	2200      	movs	r2, #0
 8009534:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009536:	f7fd f841 	bl	80065bc <HAL_GetTick>
 800953a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800953c:	e008      	b.n	8009550 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800953e:	f7fd f83d 	bl	80065bc <HAL_GetTick>
 8009542:	4602      	mov	r2, r0
 8009544:	697b      	ldr	r3, [r7, #20]
 8009546:	1ad3      	subs	r3, r2, r3
 8009548:	2b02      	cmp	r3, #2
 800954a:	d901      	bls.n	8009550 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800954c:	2303      	movs	r3, #3
 800954e:	e0b0      	b.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009550:	4b5b      	ldr	r3, [pc, #364]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009558:	2b00      	cmp	r3, #0
 800955a:	d1f0      	bne.n	800953e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	019a      	lsls	r2, r3, #6
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	689b      	ldr	r3, [r3, #8]
 8009566:	071b      	lsls	r3, r3, #28
 8009568:	4955      	ldr	r1, [pc, #340]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800956a:	4313      	orrs	r3, r2
 800956c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009570:	4b52      	ldr	r3, [pc, #328]	; (80096bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8009572:	2201      	movs	r2, #1
 8009574:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009576:	f7fd f821 	bl	80065bc <HAL_GetTick>
 800957a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800957c:	e008      	b.n	8009590 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800957e:	f7fd f81d 	bl	80065bc <HAL_GetTick>
 8009582:	4602      	mov	r2, r0
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	1ad3      	subs	r3, r2, r3
 8009588:	2b02      	cmp	r3, #2
 800958a:	d901      	bls.n	8009590 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800958c:	2303      	movs	r3, #3
 800958e:	e090      	b.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009590:	4b4b      	ldr	r3, [pc, #300]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009598:	2b00      	cmp	r3, #0
 800959a:	d0f0      	beq.n	800957e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	f003 0302 	and.w	r3, r3, #2
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	f000 8083 	beq.w	80096b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80095aa:	2300      	movs	r3, #0
 80095ac:	60fb      	str	r3, [r7, #12]
 80095ae:	4b44      	ldr	r3, [pc, #272]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80095b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095b2:	4a43      	ldr	r2, [pc, #268]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80095b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80095b8:	6413      	str	r3, [r2, #64]	; 0x40
 80095ba:	4b41      	ldr	r3, [pc, #260]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80095bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80095c2:	60fb      	str	r3, [r7, #12]
 80095c4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80095c6:	4b3f      	ldr	r3, [pc, #252]	; (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4a3e      	ldr	r2, [pc, #248]	; (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80095cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80095d0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80095d2:	f7fc fff3 	bl	80065bc <HAL_GetTick>
 80095d6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80095d8:	e008      	b.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80095da:	f7fc ffef 	bl	80065bc <HAL_GetTick>
 80095de:	4602      	mov	r2, r0
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	1ad3      	subs	r3, r2, r3
 80095e4:	2b02      	cmp	r3, #2
 80095e6:	d901      	bls.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80095e8:	2303      	movs	r3, #3
 80095ea:	e062      	b.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80095ec:	4b35      	ldr	r3, [pc, #212]	; (80096c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d0f0      	beq.n	80095da <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80095f8:	4b31      	ldr	r3, [pc, #196]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80095fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009600:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d02f      	beq.n	8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009610:	693a      	ldr	r2, [r7, #16]
 8009612:	429a      	cmp	r2, r3
 8009614:	d028      	beq.n	8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009616:	4b2a      	ldr	r3, [pc, #168]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800961a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800961e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009620:	4b29      	ldr	r3, [pc, #164]	; (80096c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009622:	2201      	movs	r2, #1
 8009624:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009626:	4b28      	ldr	r3, [pc, #160]	; (80096c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009628:	2200      	movs	r2, #0
 800962a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800962c:	4a24      	ldr	r2, [pc, #144]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009632:	4b23      	ldr	r3, [pc, #140]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009636:	f003 0301 	and.w	r3, r3, #1
 800963a:	2b01      	cmp	r3, #1
 800963c:	d114      	bne.n	8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800963e:	f7fc ffbd 	bl	80065bc <HAL_GetTick>
 8009642:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009644:	e00a      	b.n	800965c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009646:	f7fc ffb9 	bl	80065bc <HAL_GetTick>
 800964a:	4602      	mov	r2, r0
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	1ad3      	subs	r3, r2, r3
 8009650:	f241 3288 	movw	r2, #5000	; 0x1388
 8009654:	4293      	cmp	r3, r2
 8009656:	d901      	bls.n	800965c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8009658:	2303      	movs	r3, #3
 800965a:	e02a      	b.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800965c:	4b18      	ldr	r3, [pc, #96]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800965e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009660:	f003 0302 	and.w	r3, r3, #2
 8009664:	2b00      	cmp	r3, #0
 8009666:	d0ee      	beq.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	68db      	ldr	r3, [r3, #12]
 800966c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009670:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009674:	d10d      	bne.n	8009692 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8009676:	4b12      	ldr	r3, [pc, #72]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009678:	689b      	ldr	r3, [r3, #8]
 800967a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	68db      	ldr	r3, [r3, #12]
 8009682:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009686:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800968a:	490d      	ldr	r1, [pc, #52]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800968c:	4313      	orrs	r3, r2
 800968e:	608b      	str	r3, [r1, #8]
 8009690:	e005      	b.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8009692:	4b0b      	ldr	r3, [pc, #44]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009694:	689b      	ldr	r3, [r3, #8]
 8009696:	4a0a      	ldr	r2, [pc, #40]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009698:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800969c:	6093      	str	r3, [r2, #8]
 800969e:	4b08      	ldr	r3, [pc, #32]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80096a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	68db      	ldr	r3, [r3, #12]
 80096a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80096aa:	4905      	ldr	r1, [pc, #20]	; (80096c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80096ac:	4313      	orrs	r3, r2
 80096ae:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80096b0:	2300      	movs	r3, #0
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3718      	adds	r7, #24
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	42470068 	.word	0x42470068
 80096c0:	40023800 	.word	0x40023800
 80096c4:	40007000 	.word	0x40007000
 80096c8:	42470e40 	.word	0x42470e40

080096cc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b082      	sub	sp, #8
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d101      	bne.n	80096de <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	e083      	b.n	80097e6 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	7f5b      	ldrb	r3, [r3, #29]
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d105      	bne.n	80096f4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2200      	movs	r2, #0
 80096ec:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f7fa fe92 	bl	8004418 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2202      	movs	r2, #2
 80096f8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	22ca      	movs	r2, #202	; 0xca
 8009700:	625a      	str	r2, [r3, #36]	; 0x24
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	2253      	movs	r2, #83	; 0x53
 8009708:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 f9fb 	bl	8009b06 <RTC_EnterInitMode>
 8009710:	4603      	mov	r3, r0
 8009712:	2b00      	cmp	r3, #0
 8009714:	d008      	beq.n	8009728 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	22ff      	movs	r2, #255	; 0xff
 800971c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2204      	movs	r2, #4
 8009722:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8009724:	2301      	movs	r3, #1
 8009726:	e05e      	b.n	80097e6 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	689b      	ldr	r3, [r3, #8]
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	6812      	ldr	r2, [r2, #0]
 8009732:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009736:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800973a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	6899      	ldr	r1, [r3, #8]
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	685a      	ldr	r2, [r3, #4]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	691b      	ldr	r3, [r3, #16]
 800974a:	431a      	orrs	r2, r3
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	695b      	ldr	r3, [r3, #20]
 8009750:	431a      	orrs	r2, r3
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	430a      	orrs	r2, r1
 8009758:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	68d2      	ldr	r2, [r2, #12]
 8009762:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	6919      	ldr	r1, [r3, #16]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	689b      	ldr	r3, [r3, #8]
 800976e:	041a      	lsls	r2, r3, #16
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	430a      	orrs	r2, r1
 8009776:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	68da      	ldr	r2, [r3, #12]
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009786:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	689b      	ldr	r3, [r3, #8]
 800978e:	f003 0320 	and.w	r3, r3, #32
 8009792:	2b00      	cmp	r3, #0
 8009794:	d10e      	bne.n	80097b4 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f000 f98d 	bl	8009ab6 <HAL_RTC_WaitForSynchro>
 800979c:	4603      	mov	r3, r0
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d008      	beq.n	80097b4 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	22ff      	movs	r2, #255	; 0xff
 80097a8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2204      	movs	r2, #4
 80097ae:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80097b0:	2301      	movs	r3, #1
 80097b2:	e018      	b.n	80097e6 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80097c2:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	699a      	ldr	r2, [r3, #24]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	430a      	orrs	r2, r1
 80097d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	22ff      	movs	r2, #255	; 0xff
 80097dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2201      	movs	r2, #1
 80097e2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80097e4:	2300      	movs	r3, #0
  }
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3708      	adds	r7, #8
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}

080097ee <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80097ee:	b590      	push	{r4, r7, lr}
 80097f0:	b087      	sub	sp, #28
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	60f8      	str	r0, [r7, #12]
 80097f6:	60b9      	str	r1, [r7, #8]
 80097f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80097fa:	2300      	movs	r3, #0
 80097fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	7f1b      	ldrb	r3, [r3, #28]
 8009802:	2b01      	cmp	r3, #1
 8009804:	d101      	bne.n	800980a <HAL_RTC_SetTime+0x1c>
 8009806:	2302      	movs	r3, #2
 8009808:	e0aa      	b.n	8009960 <HAL_RTC_SetTime+0x172>
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2201      	movs	r2, #1
 800980e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2202      	movs	r2, #2
 8009814:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d126      	bne.n	800986a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	689b      	ldr	r3, [r3, #8]
 8009822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009826:	2b00      	cmp	r3, #0
 8009828:	d102      	bne.n	8009830 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	2200      	movs	r2, #0
 800982e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	781b      	ldrb	r3, [r3, #0]
 8009834:	4618      	mov	r0, r3
 8009836:	f000 f992 	bl	8009b5e <RTC_ByteToBcd2>
 800983a:	4603      	mov	r3, r0
 800983c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	785b      	ldrb	r3, [r3, #1]
 8009842:	4618      	mov	r0, r3
 8009844:	f000 f98b 	bl	8009b5e <RTC_ByteToBcd2>
 8009848:	4603      	mov	r3, r0
 800984a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800984c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	789b      	ldrb	r3, [r3, #2]
 8009852:	4618      	mov	r0, r3
 8009854:	f000 f983 	bl	8009b5e <RTC_ByteToBcd2>
 8009858:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800985a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	78db      	ldrb	r3, [r3, #3]
 8009862:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8009864:	4313      	orrs	r3, r2
 8009866:	617b      	str	r3, [r7, #20]
 8009868:	e018      	b.n	800989c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	689b      	ldr	r3, [r3, #8]
 8009870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009874:	2b00      	cmp	r3, #0
 8009876:	d102      	bne.n	800987e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	2200      	movs	r2, #0
 800987c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	781b      	ldrb	r3, [r3, #0]
 8009882:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8009884:	68bb      	ldr	r3, [r7, #8]
 8009886:	785b      	ldrb	r3, [r3, #1]
 8009888:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800988a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800988c:	68ba      	ldr	r2, [r7, #8]
 800988e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8009890:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	78db      	ldrb	r3, [r3, #3]
 8009896:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8009898:	4313      	orrs	r3, r2
 800989a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	22ca      	movs	r2, #202	; 0xca
 80098a2:	625a      	str	r2, [r3, #36]	; 0x24
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	2253      	movs	r2, #83	; 0x53
 80098aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80098ac:	68f8      	ldr	r0, [r7, #12]
 80098ae:	f000 f92a 	bl	8009b06 <RTC_EnterInitMode>
 80098b2:	4603      	mov	r3, r0
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d00b      	beq.n	80098d0 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	22ff      	movs	r2, #255	; 0xff
 80098be:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2204      	movs	r2, #4
 80098c4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2200      	movs	r2, #0
 80098ca:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80098cc:	2301      	movs	r3, #1
 80098ce:	e047      	b.n	8009960 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681a      	ldr	r2, [r3, #0]
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80098da:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80098de:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	689a      	ldr	r2, [r3, #8]
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80098ee:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	6899      	ldr	r1, [r3, #8]
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	68da      	ldr	r2, [r3, #12]
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	691b      	ldr	r3, [r3, #16]
 80098fe:	431a      	orrs	r2, r3
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	430a      	orrs	r2, r1
 8009906:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	68da      	ldr	r2, [r3, #12]
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009916:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	689b      	ldr	r3, [r3, #8]
 800991e:	f003 0320 	and.w	r3, r3, #32
 8009922:	2b00      	cmp	r3, #0
 8009924:	d111      	bne.n	800994a <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009926:	68f8      	ldr	r0, [r7, #12]
 8009928:	f000 f8c5 	bl	8009ab6 <HAL_RTC_WaitForSynchro>
 800992c:	4603      	mov	r3, r0
 800992e:	2b00      	cmp	r3, #0
 8009930:	d00b      	beq.n	800994a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	22ff      	movs	r2, #255	; 0xff
 8009938:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2204      	movs	r2, #4
 800993e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	2200      	movs	r2, #0
 8009944:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009946:	2301      	movs	r3, #1
 8009948:	e00a      	b.n	8009960 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	22ff      	movs	r2, #255	; 0xff
 8009950:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	2201      	movs	r2, #1
 8009956:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2200      	movs	r2, #0
 800995c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800995e:	2300      	movs	r3, #0
  }
}
 8009960:	4618      	mov	r0, r3
 8009962:	371c      	adds	r7, #28
 8009964:	46bd      	mov	sp, r7
 8009966:	bd90      	pop	{r4, r7, pc}

08009968 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009968:	b590      	push	{r4, r7, lr}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
 800996e:	60f8      	str	r0, [r7, #12]
 8009970:	60b9      	str	r1, [r7, #8]
 8009972:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8009974:	2300      	movs	r3, #0
 8009976:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	7f1b      	ldrb	r3, [r3, #28]
 800997c:	2b01      	cmp	r3, #1
 800997e:	d101      	bne.n	8009984 <HAL_RTC_SetDate+0x1c>
 8009980:	2302      	movs	r3, #2
 8009982:	e094      	b.n	8009aae <HAL_RTC_SetDate+0x146>
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2201      	movs	r2, #1
 8009988:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2202      	movs	r2, #2
 800998e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d10e      	bne.n	80099b4 <HAL_RTC_SetDate+0x4c>
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	785b      	ldrb	r3, [r3, #1]
 800999a:	f003 0310 	and.w	r3, r3, #16
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d008      	beq.n	80099b4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	785b      	ldrb	r3, [r3, #1]
 80099a6:	f023 0310 	bic.w	r3, r3, #16
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	330a      	adds	r3, #10
 80099ae:	b2da      	uxtb	r2, r3
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d11c      	bne.n	80099f4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	78db      	ldrb	r3, [r3, #3]
 80099be:	4618      	mov	r0, r3
 80099c0:	f000 f8cd 	bl	8009b5e <RTC_ByteToBcd2>
 80099c4:	4603      	mov	r3, r0
 80099c6:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	785b      	ldrb	r3, [r3, #1]
 80099cc:	4618      	mov	r0, r3
 80099ce:	f000 f8c6 	bl	8009b5e <RTC_ByteToBcd2>
 80099d2:	4603      	mov	r3, r0
 80099d4:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80099d6:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	789b      	ldrb	r3, [r3, #2]
 80099dc:	4618      	mov	r0, r3
 80099de:	f000 f8be 	bl	8009b5e <RTC_ByteToBcd2>
 80099e2:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80099e4:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	781b      	ldrb	r3, [r3, #0]
 80099ec:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80099ee:	4313      	orrs	r3, r2
 80099f0:	617b      	str	r3, [r7, #20]
 80099f2:	e00e      	b.n	8009a12 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	78db      	ldrb	r3, [r3, #3]
 80099f8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	785b      	ldrb	r3, [r3, #1]
 80099fe:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009a00:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8009a02:	68ba      	ldr	r2, [r7, #8]
 8009a04:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8009a06:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009a0e:	4313      	orrs	r3, r2
 8009a10:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	22ca      	movs	r2, #202	; 0xca
 8009a18:	625a      	str	r2, [r3, #36]	; 0x24
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	2253      	movs	r2, #83	; 0x53
 8009a20:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009a22:	68f8      	ldr	r0, [r7, #12]
 8009a24:	f000 f86f 	bl	8009b06 <RTC_EnterInitMode>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d00b      	beq.n	8009a46 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	22ff      	movs	r2, #255	; 0xff
 8009a34:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	2204      	movs	r2, #4
 8009a3a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8009a42:	2301      	movs	r3, #1
 8009a44:	e033      	b.n	8009aae <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681a      	ldr	r2, [r3, #0]
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009a50:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009a54:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	68da      	ldr	r2, [r3, #12]
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009a64:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	f003 0320 	and.w	r3, r3, #32
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d111      	bne.n	8009a98 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009a74:	68f8      	ldr	r0, [r7, #12]
 8009a76:	f000 f81e 	bl	8009ab6 <HAL_RTC_WaitForSynchro>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d00b      	beq.n	8009a98 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	22ff      	movs	r2, #255	; 0xff
 8009a86:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	2204      	movs	r2, #4
 8009a8c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2200      	movs	r2, #0
 8009a92:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009a94:	2301      	movs	r3, #1
 8009a96:	e00a      	b.n	8009aae <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	22ff      	movs	r2, #255	; 0xff
 8009a9e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8009aac:	2300      	movs	r3, #0
  }
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	371c      	adds	r7, #28
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd90      	pop	{r4, r7, pc}

08009ab6 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8009ab6:	b580      	push	{r7, lr}
 8009ab8:	b084      	sub	sp, #16
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	68da      	ldr	r2, [r3, #12]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009ad0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009ad2:	f7fc fd73 	bl	80065bc <HAL_GetTick>
 8009ad6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009ad8:	e009      	b.n	8009aee <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009ada:	f7fc fd6f 	bl	80065bc <HAL_GetTick>
 8009ade:	4602      	mov	r2, r0
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	1ad3      	subs	r3, r2, r3
 8009ae4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ae8:	d901      	bls.n	8009aee <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8009aea:	2303      	movs	r3, #3
 8009aec:	e007      	b.n	8009afe <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	68db      	ldr	r3, [r3, #12]
 8009af4:	f003 0320 	and.w	r3, r3, #32
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d0ee      	beq.n	8009ada <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8009afc:	2300      	movs	r3, #0
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3710      	adds	r7, #16
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b084      	sub	sp, #16
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	68db      	ldr	r3, [r3, #12]
 8009b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d119      	bne.n	8009b54 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f04f 32ff 	mov.w	r2, #4294967295
 8009b28:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009b2a:	f7fc fd47 	bl	80065bc <HAL_GetTick>
 8009b2e:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009b30:	e009      	b.n	8009b46 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009b32:	f7fc fd43 	bl	80065bc <HAL_GetTick>
 8009b36:	4602      	mov	r2, r0
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	1ad3      	subs	r3, r2, r3
 8009b3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009b40:	d901      	bls.n	8009b46 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8009b42:	2303      	movs	r3, #3
 8009b44:	e007      	b.n	8009b56 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	68db      	ldr	r3, [r3, #12]
 8009b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d0ee      	beq.n	8009b32 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8009b54:	2300      	movs	r3, #0
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	3710      	adds	r7, #16
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}

08009b5e <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009b5e:	b480      	push	{r7}
 8009b60:	b085      	sub	sp, #20
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	4603      	mov	r3, r0
 8009b66:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8009b6c:	e005      	b.n	8009b7a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	3301      	adds	r3, #1
 8009b72:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8009b74:	79fb      	ldrb	r3, [r7, #7]
 8009b76:	3b0a      	subs	r3, #10
 8009b78:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8009b7a:	79fb      	ldrb	r3, [r7, #7]
 8009b7c:	2b09      	cmp	r3, #9
 8009b7e:	d8f6      	bhi.n	8009b6e <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	b2db      	uxtb	r3, r3
 8009b84:	011b      	lsls	r3, r3, #4
 8009b86:	b2da      	uxtb	r2, r3
 8009b88:	79fb      	ldrb	r3, [r7, #7]
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	b2db      	uxtb	r3, r3
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3714      	adds	r7, #20
 8009b92:	46bd      	mov	sp, r7
 8009b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b98:	4770      	bx	lr

08009b9a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009b9a:	b580      	push	{r7, lr}
 8009b9c:	b082      	sub	sp, #8
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d101      	bne.n	8009bac <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009ba8:	2301      	movs	r3, #1
 8009baa:	e056      	b.n	8009c5a <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d106      	bne.n	8009bcc <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f7fa fca4 	bl	8004514 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2202      	movs	r2, #2
 8009bd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009be2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	685a      	ldr	r2, [r3, #4]
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	689b      	ldr	r3, [r3, #8]
 8009bec:	431a      	orrs	r2, r3
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	431a      	orrs	r2, r3
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	691b      	ldr	r3, [r3, #16]
 8009bf8:	431a      	orrs	r2, r3
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	695b      	ldr	r3, [r3, #20]
 8009bfe:	431a      	orrs	r2, r3
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	699b      	ldr	r3, [r3, #24]
 8009c04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009c08:	431a      	orrs	r2, r3
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	69db      	ldr	r3, [r3, #28]
 8009c0e:	431a      	orrs	r2, r3
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6a1b      	ldr	r3, [r3, #32]
 8009c14:	ea42 0103 	orr.w	r1, r2, r3
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	430a      	orrs	r2, r1
 8009c22:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	699b      	ldr	r3, [r3, #24]
 8009c28:	0c1b      	lsrs	r3, r3, #16
 8009c2a:	f003 0104 	and.w	r1, r3, #4
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	430a      	orrs	r2, r1
 8009c38:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	69da      	ldr	r2, [r3, #28]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009c48:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2201      	movs	r2, #1
 8009c54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3708      	adds	r7, #8
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
	...

08009c64 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8009c64:	b480      	push	{r7}
 8009c66:	b087      	sub	sp, #28
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	60f8      	str	r0, [r7, #12]
 8009c6c:	60b9      	str	r1, [r7, #8]
 8009c6e:	607a      	str	r2, [r7, #4]
 8009c70:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009c72:	2300      	movs	r3, #0
 8009c74:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009c7c:	2b01      	cmp	r3, #1
 8009c7e:	d101      	bne.n	8009c84 <HAL_SPI_TransmitReceive_IT+0x20>
 8009c80:	2302      	movs	r3, #2
 8009c82:	e075      	b.n	8009d70 <HAL_SPI_TransmitReceive_IT+0x10c>
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2201      	movs	r2, #1
 8009c88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009c92:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009c9a:	7dbb      	ldrb	r3, [r7, #22]
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d00d      	beq.n	8009cbc <HAL_SPI_TransmitReceive_IT+0x58>
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009ca6:	d106      	bne.n	8009cb6 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	689b      	ldr	r3, [r3, #8]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d102      	bne.n	8009cb6 <HAL_SPI_TransmitReceive_IT+0x52>
 8009cb0:	7dbb      	ldrb	r3, [r7, #22]
 8009cb2:	2b04      	cmp	r3, #4
 8009cb4:	d002      	beq.n	8009cbc <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8009cb6:	2302      	movs	r3, #2
 8009cb8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009cba:	e054      	b.n	8009d66 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d005      	beq.n	8009cce <HAL_SPI_TransmitReceive_IT+0x6a>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d002      	beq.n	8009cce <HAL_SPI_TransmitReceive_IT+0x6a>
 8009cc8:	887b      	ldrh	r3, [r7, #2]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d102      	bne.n	8009cd4 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009cd2:	e048      	b.n	8009d66 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	2b04      	cmp	r3, #4
 8009cde:	d003      	beq.n	8009ce8 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2205      	movs	r2, #5
 8009ce4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2200      	movs	r2, #0
 8009cec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	68ba      	ldr	r2, [r7, #8]
 8009cf2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	887a      	ldrh	r2, [r7, #2]
 8009cf8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	887a      	ldrh	r2, [r7, #2]
 8009cfe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	687a      	ldr	r2, [r7, #4]
 8009d04:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	887a      	ldrh	r2, [r7, #2]
 8009d0a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	887a      	ldrh	r2, [r7, #2]
 8009d10:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	68db      	ldr	r3, [r3, #12]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d006      	beq.n	8009d28 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	4a17      	ldr	r2, [pc, #92]	; (8009d7c <HAL_SPI_TransmitReceive_IT+0x118>)
 8009d1e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	4a17      	ldr	r2, [pc, #92]	; (8009d80 <HAL_SPI_TransmitReceive_IT+0x11c>)
 8009d24:	645a      	str	r2, [r3, #68]	; 0x44
 8009d26:	e005      	b.n	8009d34 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	4a16      	ldr	r2, [pc, #88]	; (8009d84 <HAL_SPI_TransmitReceive_IT+0x120>)
 8009d2c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	4a15      	ldr	r2, [pc, #84]	; (8009d88 <HAL_SPI_TransmitReceive_IT+0x124>)
 8009d32:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	685a      	ldr	r2, [r3, #4]
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8009d42:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d4e:	2b40      	cmp	r3, #64	; 0x40
 8009d50:	d008      	beq.n	8009d64 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009d60:	601a      	str	r2, [r3, #0]
 8009d62:	e000      	b.n	8009d66 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8009d64:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009d6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	371c      	adds	r7, #28
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr
 8009d7c:	0800a0a1 	.word	0x0800a0a1
 8009d80:	0800a101 	.word	0x0800a101
 8009d84:	08009fdd 	.word	0x08009fdd
 8009d88:	0800a041 	.word	0x0800a041

08009d8c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b088      	sub	sp, #32
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	685b      	ldr	r3, [r3, #4]
 8009d9a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	689b      	ldr	r3, [r3, #8]
 8009da2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009da4:	69bb      	ldr	r3, [r7, #24]
 8009da6:	099b      	lsrs	r3, r3, #6
 8009da8:	f003 0301 	and.w	r3, r3, #1
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d10f      	bne.n	8009dd0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009db0:	69bb      	ldr	r3, [r7, #24]
 8009db2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d00a      	beq.n	8009dd0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009dba:	69fb      	ldr	r3, [r7, #28]
 8009dbc:	099b      	lsrs	r3, r3, #6
 8009dbe:	f003 0301 	and.w	r3, r3, #1
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d004      	beq.n	8009dd0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	4798      	blx	r3
    return;
 8009dce:	e0d8      	b.n	8009f82 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009dd0:	69bb      	ldr	r3, [r7, #24]
 8009dd2:	085b      	lsrs	r3, r3, #1
 8009dd4:	f003 0301 	and.w	r3, r3, #1
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d00a      	beq.n	8009df2 <HAL_SPI_IRQHandler+0x66>
 8009ddc:	69fb      	ldr	r3, [r7, #28]
 8009dde:	09db      	lsrs	r3, r3, #7
 8009de0:	f003 0301 	and.w	r3, r3, #1
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d004      	beq.n	8009df2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	4798      	blx	r3
    return;
 8009df0:	e0c7      	b.n	8009f82 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009df2:	69bb      	ldr	r3, [r7, #24]
 8009df4:	095b      	lsrs	r3, r3, #5
 8009df6:	f003 0301 	and.w	r3, r3, #1
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d10c      	bne.n	8009e18 <HAL_SPI_IRQHandler+0x8c>
 8009dfe:	69bb      	ldr	r3, [r7, #24]
 8009e00:	099b      	lsrs	r3, r3, #6
 8009e02:	f003 0301 	and.w	r3, r3, #1
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d106      	bne.n	8009e18 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009e0a:	69bb      	ldr	r3, [r7, #24]
 8009e0c:	0a1b      	lsrs	r3, r3, #8
 8009e0e:	f003 0301 	and.w	r3, r3, #1
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	f000 80b5 	beq.w	8009f82 <HAL_SPI_IRQHandler+0x1f6>
 8009e18:	69fb      	ldr	r3, [r7, #28]
 8009e1a:	095b      	lsrs	r3, r3, #5
 8009e1c:	f003 0301 	and.w	r3, r3, #1
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	f000 80ae 	beq.w	8009f82 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009e26:	69bb      	ldr	r3, [r7, #24]
 8009e28:	099b      	lsrs	r3, r3, #6
 8009e2a:	f003 0301 	and.w	r3, r3, #1
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d023      	beq.n	8009e7a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e38:	b2db      	uxtb	r3, r3
 8009e3a:	2b03      	cmp	r3, #3
 8009e3c:	d011      	beq.n	8009e62 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e42:	f043 0204 	orr.w	r2, r3, #4
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	617b      	str	r3, [r7, #20]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	68db      	ldr	r3, [r3, #12]
 8009e54:	617b      	str	r3, [r7, #20]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	689b      	ldr	r3, [r3, #8]
 8009e5c:	617b      	str	r3, [r7, #20]
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	e00b      	b.n	8009e7a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009e62:	2300      	movs	r3, #0
 8009e64:	613b      	str	r3, [r7, #16]
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	68db      	ldr	r3, [r3, #12]
 8009e6c:	613b      	str	r3, [r7, #16]
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	689b      	ldr	r3, [r3, #8]
 8009e74:	613b      	str	r3, [r7, #16]
 8009e76:	693b      	ldr	r3, [r7, #16]
        return;
 8009e78:	e083      	b.n	8009f82 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009e7a:	69bb      	ldr	r3, [r7, #24]
 8009e7c:	095b      	lsrs	r3, r3, #5
 8009e7e:	f003 0301 	and.w	r3, r3, #1
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d014      	beq.n	8009eb0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e8a:	f043 0201 	orr.w	r2, r3, #1
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009e92:	2300      	movs	r3, #0
 8009e94:	60fb      	str	r3, [r7, #12]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	689b      	ldr	r3, [r3, #8]
 8009e9c:	60fb      	str	r3, [r7, #12]
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	681a      	ldr	r2, [r3, #0]
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009eac:	601a      	str	r2, [r3, #0]
 8009eae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009eb0:	69bb      	ldr	r3, [r7, #24]
 8009eb2:	0a1b      	lsrs	r3, r3, #8
 8009eb4:	f003 0301 	and.w	r3, r3, #1
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d00c      	beq.n	8009ed6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ec0:	f043 0208 	orr.w	r2, r3, #8
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009ec8:	2300      	movs	r3, #0
 8009eca:	60bb      	str	r3, [r7, #8]
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	689b      	ldr	r3, [r3, #8]
 8009ed2:	60bb      	str	r3, [r7, #8]
 8009ed4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d050      	beq.n	8009f80 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	685a      	ldr	r2, [r3, #4]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009eec:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009ef6:	69fb      	ldr	r3, [r7, #28]
 8009ef8:	f003 0302 	and.w	r3, r3, #2
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d104      	bne.n	8009f0a <HAL_SPI_IRQHandler+0x17e>
 8009f00:	69fb      	ldr	r3, [r7, #28]
 8009f02:	f003 0301 	and.w	r3, r3, #1
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d034      	beq.n	8009f74 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	685a      	ldr	r2, [r3, #4]
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f022 0203 	bic.w	r2, r2, #3
 8009f18:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d011      	beq.n	8009f46 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f26:	4a18      	ldr	r2, [pc, #96]	; (8009f88 <HAL_SPI_IRQHandler+0x1fc>)
 8009f28:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f2e:	4618      	mov	r0, r3
 8009f30:	f7fd f944 	bl	80071bc <HAL_DMA_Abort_IT>
 8009f34:	4603      	mov	r3, r0
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d005      	beq.n	8009f46 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d016      	beq.n	8009f7c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f52:	4a0d      	ldr	r2, [pc, #52]	; (8009f88 <HAL_SPI_IRQHandler+0x1fc>)
 8009f54:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f7fd f92e 	bl	80071bc <HAL_DMA_Abort_IT>
 8009f60:	4603      	mov	r3, r0
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d00a      	beq.n	8009f7c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f6a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8009f72:	e003      	b.n	8009f7c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f000 f813 	bl	8009fa0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009f7a:	e000      	b.n	8009f7e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009f7c:	bf00      	nop
    return;
 8009f7e:	bf00      	nop
 8009f80:	bf00      	nop
  }
}
 8009f82:	3720      	adds	r7, #32
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}
 8009f88:	08009fb5 	.word	0x08009fb5

08009f8c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009f94:	bf00      	nop
 8009f96:	370c      	adds	r7, #12
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9e:	4770      	bx	lr

08009fa0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b083      	sub	sp, #12
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009fa8:	bf00      	nop
 8009faa:	370c      	adds	r7, #12
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fc0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009fce:	68f8      	ldr	r0, [r7, #12]
 8009fd0:	f7ff ffe6 	bl	8009fa0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009fd4:	bf00      	nop
 8009fd6:	3710      	adds	r7, #16
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f103 020c 	add.w	r2, r3, #12
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ff0:	7812      	ldrb	r2, [r2, #0]
 8009ff2:	b2d2      	uxtb	r2, r2
 8009ff4:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ffa:	1c5a      	adds	r2, r3, #1
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a004:	b29b      	uxth	r3, r3
 800a006:	3b01      	subs	r3, #1
 800a008:	b29a      	uxth	r2, r3
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a012:	b29b      	uxth	r3, r3
 800a014:	2b00      	cmp	r3, #0
 800a016:	d10f      	bne.n	800a038 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	685a      	ldr	r2, [r3, #4]
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a026:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a02c:	b29b      	uxth	r3, r3
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d102      	bne.n	800a038 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 f940 	bl	800a2b8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800a038:	bf00      	nop
 800a03a:	3708      	adds	r7, #8
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b082      	sub	sp, #8
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	330c      	adds	r3, #12
 800a052:	7812      	ldrb	r2, [r2, #0]
 800a054:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a05a:	1c5a      	adds	r2, r3, #1
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a064:	b29b      	uxth	r3, r3
 800a066:	3b01      	subs	r3, #1
 800a068:	b29a      	uxth	r2, r3
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a072:	b29b      	uxth	r3, r3
 800a074:	2b00      	cmp	r3, #0
 800a076:	d10f      	bne.n	800a098 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	685a      	ldr	r2, [r3, #4]
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a086:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a08c:	b29b      	uxth	r3, r3
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d102      	bne.n	800a098 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 f910 	bl	800a2b8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800a098:	bf00      	nop
 800a09a:	3708      	adds	r7, #8
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b082      	sub	sp, #8
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	68da      	ldr	r2, [r3, #12]
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0b2:	b292      	uxth	r2, r2
 800a0b4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0ba:	1c9a      	adds	r2, r3, #2
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a0c4:	b29b      	uxth	r3, r3
 800a0c6:	3b01      	subs	r3, #1
 800a0c8:	b29a      	uxth	r2, r3
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a0d2:	b29b      	uxth	r3, r3
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d10f      	bne.n	800a0f8 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	685a      	ldr	r2, [r3, #4]
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a0e6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0ec:	b29b      	uxth	r3, r3
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d102      	bne.n	800a0f8 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f000 f8e0 	bl	800a2b8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800a0f8:	bf00      	nop
 800a0fa:	3708      	adds	r7, #8
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}

0800a100 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b082      	sub	sp, #8
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a10c:	881a      	ldrh	r2, [r3, #0]
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a118:	1c9a      	adds	r2, r3, #2
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a122:	b29b      	uxth	r3, r3
 800a124:	3b01      	subs	r3, #1
 800a126:	b29a      	uxth	r2, r3
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a130:	b29b      	uxth	r3, r3
 800a132:	2b00      	cmp	r3, #0
 800a134:	d10f      	bne.n	800a156 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	685a      	ldr	r2, [r3, #4]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a144:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a14a:	b29b      	uxth	r3, r3
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d102      	bne.n	800a156 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f000 f8b1 	bl	800a2b8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800a156:	bf00      	nop
 800a158:	3708      	adds	r7, #8
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}

0800a15e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a15e:	b580      	push	{r7, lr}
 800a160:	b084      	sub	sp, #16
 800a162:	af00      	add	r7, sp, #0
 800a164:	60f8      	str	r0, [r7, #12]
 800a166:	60b9      	str	r1, [r7, #8]
 800a168:	603b      	str	r3, [r7, #0]
 800a16a:	4613      	mov	r3, r2
 800a16c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a16e:	e04c      	b.n	800a20a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a176:	d048      	beq.n	800a20a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a178:	f7fc fa20 	bl	80065bc <HAL_GetTick>
 800a17c:	4602      	mov	r2, r0
 800a17e:	69bb      	ldr	r3, [r7, #24]
 800a180:	1ad3      	subs	r3, r2, r3
 800a182:	683a      	ldr	r2, [r7, #0]
 800a184:	429a      	cmp	r2, r3
 800a186:	d902      	bls.n	800a18e <SPI_WaitFlagStateUntilTimeout+0x30>
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d13d      	bne.n	800a20a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	685a      	ldr	r2, [r3, #4]
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a19c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	685b      	ldr	r3, [r3, #4]
 800a1a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a1a6:	d111      	bne.n	800a1cc <SPI_WaitFlagStateUntilTimeout+0x6e>
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	689b      	ldr	r3, [r3, #8]
 800a1ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a1b0:	d004      	beq.n	800a1bc <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a1ba:	d107      	bne.n	800a1cc <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	681a      	ldr	r2, [r3, #0]
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a1ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a1d4:	d10f      	bne.n	800a1f6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a1e4:	601a      	str	r2, [r3, #0]
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	681a      	ldr	r2, [r3, #0]
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a1f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2201      	movs	r2, #1
 800a1fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	2200      	movs	r2, #0
 800a202:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a206:	2303      	movs	r3, #3
 800a208:	e00f      	b.n	800a22a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	689a      	ldr	r2, [r3, #8]
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	4013      	ands	r3, r2
 800a214:	68ba      	ldr	r2, [r7, #8]
 800a216:	429a      	cmp	r2, r3
 800a218:	bf0c      	ite	eq
 800a21a:	2301      	moveq	r3, #1
 800a21c:	2300      	movne	r3, #0
 800a21e:	b2db      	uxtb	r3, r3
 800a220:	461a      	mov	r2, r3
 800a222:	79fb      	ldrb	r3, [r7, #7]
 800a224:	429a      	cmp	r2, r3
 800a226:	d1a3      	bne.n	800a170 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3710      	adds	r7, #16
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
	...

0800a234 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b088      	sub	sp, #32
 800a238:	af02      	add	r7, sp, #8
 800a23a:	60f8      	str	r0, [r7, #12]
 800a23c:	60b9      	str	r1, [r7, #8]
 800a23e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a240:	4b1b      	ldr	r3, [pc, #108]	; (800a2b0 <SPI_EndRxTxTransaction+0x7c>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4a1b      	ldr	r2, [pc, #108]	; (800a2b4 <SPI_EndRxTxTransaction+0x80>)
 800a246:	fba2 2303 	umull	r2, r3, r2, r3
 800a24a:	0d5b      	lsrs	r3, r3, #21
 800a24c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a250:	fb02 f303 	mul.w	r3, r2, r3
 800a254:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	685b      	ldr	r3, [r3, #4]
 800a25a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a25e:	d112      	bne.n	800a286 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	9300      	str	r3, [sp, #0]
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	2200      	movs	r2, #0
 800a268:	2180      	movs	r1, #128	; 0x80
 800a26a:	68f8      	ldr	r0, [r7, #12]
 800a26c:	f7ff ff77 	bl	800a15e <SPI_WaitFlagStateUntilTimeout>
 800a270:	4603      	mov	r3, r0
 800a272:	2b00      	cmp	r3, #0
 800a274:	d016      	beq.n	800a2a4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a27a:	f043 0220 	orr.w	r2, r3, #32
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a282:	2303      	movs	r3, #3
 800a284:	e00f      	b.n	800a2a6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d00a      	beq.n	800a2a2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	3b01      	subs	r3, #1
 800a290:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a29c:	2b80      	cmp	r3, #128	; 0x80
 800a29e:	d0f2      	beq.n	800a286 <SPI_EndRxTxTransaction+0x52>
 800a2a0:	e000      	b.n	800a2a4 <SPI_EndRxTxTransaction+0x70>
        break;
 800a2a2:	bf00      	nop
  }

  return HAL_OK;
 800a2a4:	2300      	movs	r3, #0
}
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	3718      	adds	r7, #24
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}
 800a2ae:	bf00      	nop
 800a2b0:	2000005c 	.word	0x2000005c
 800a2b4:	165e9f81 	.word	0x165e9f81

0800a2b8 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b086      	sub	sp, #24
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800a2c0:	4b35      	ldr	r3, [pc, #212]	; (800a398 <SPI_CloseRxTx_ISR+0xe0>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4a35      	ldr	r2, [pc, #212]	; (800a39c <SPI_CloseRxTx_ISR+0xe4>)
 800a2c6:	fba2 2303 	umull	r2, r3, r2, r3
 800a2ca:	0a5b      	lsrs	r3, r3, #9
 800a2cc:	2264      	movs	r2, #100	; 0x64
 800a2ce:	fb02 f303 	mul.w	r3, r2, r3
 800a2d2:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a2d4:	f7fc f972 	bl	80065bc <HAL_GetTick>
 800a2d8:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	685a      	ldr	r2, [r3, #4]
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f022 0220 	bic.w	r2, r2, #32
 800a2e8:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d106      	bne.n	800a2fe <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2f4:	f043 0220 	orr.w	r2, r3, #32
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a2fc:	e009      	b.n	800a312 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800a2fe:	693b      	ldr	r3, [r7, #16]
 800a300:	3b01      	subs	r3, #1
 800a302:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	689b      	ldr	r3, [r3, #8]
 800a30a:	f003 0302 	and.w	r3, r3, #2
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d0eb      	beq.n	800a2ea <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a312:	697a      	ldr	r2, [r7, #20]
 800a314:	2164      	movs	r1, #100	; 0x64
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f7ff ff8c 	bl	800a234 <SPI_EndRxTxTransaction>
 800a31c:	4603      	mov	r3, r0
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d005      	beq.n	800a32e <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a326:	f043 0220 	orr.w	r2, r3, #32
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	689b      	ldr	r3, [r3, #8]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d10a      	bne.n	800a34c <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a336:	2300      	movs	r3, #0
 800a338:	60fb      	str	r3, [r7, #12]
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	68db      	ldr	r3, [r3, #12]
 800a340:	60fb      	str	r3, [r7, #12]
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	60fb      	str	r3, [r7, #12]
 800a34a:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a350:	2b00      	cmp	r3, #0
 800a352:	d115      	bne.n	800a380 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a35a:	b2db      	uxtb	r3, r3
 800a35c:	2b04      	cmp	r3, #4
 800a35e:	d107      	bne.n	800a370 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2201      	movs	r2, #1
 800a364:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f7ff fe0f 	bl	8009f8c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800a36e:	e00e      	b.n	800a38e <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2201      	movs	r2, #1
 800a374:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f7f9 ff45 	bl	8004208 <HAL_SPI_TxRxCpltCallback>
}
 800a37e:	e006      	b.n	800a38e <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2201      	movs	r2, #1
 800a384:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	f7ff fe09 	bl	8009fa0 <HAL_SPI_ErrorCallback>
}
 800a38e:	bf00      	nop
 800a390:	3718      	adds	r7, #24
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}
 800a396:	bf00      	nop
 800a398:	2000005c 	.word	0x2000005c
 800a39c:	057619f1 	.word	0x057619f1

0800a3a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b082      	sub	sp, #8
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d101      	bne.n	800a3b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	e01d      	b.n	800a3ee <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3b8:	b2db      	uxtb	r3, r3
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d106      	bne.n	800a3cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f7fb fe7e 	bl	80060c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2202      	movs	r2, #2
 800a3d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681a      	ldr	r2, [r3, #0]
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	3304      	adds	r3, #4
 800a3dc:	4619      	mov	r1, r3
 800a3de:	4610      	mov	r0, r2
 800a3e0:	f000 fcc0 	bl	800ad64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2201      	movs	r2, #1
 800a3e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a3ec:	2300      	movs	r3, #0
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3708      	adds	r7, #8
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}

0800a3f6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a3f6:	b480      	push	{r7}
 800a3f8:	b085      	sub	sp, #20
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	68da      	ldr	r2, [r3, #12]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f042 0201 	orr.w	r2, r2, #1
 800a40c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	689b      	ldr	r3, [r3, #8]
 800a414:	f003 0307 	and.w	r3, r3, #7
 800a418:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	2b06      	cmp	r3, #6
 800a41e:	d007      	beq.n	800a430 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	681a      	ldr	r2, [r3, #0]
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f042 0201 	orr.w	r2, r2, #1
 800a42e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a430:	2300      	movs	r3, #0
}
 800a432:	4618      	mov	r0, r3
 800a434:	3714      	adds	r7, #20
 800a436:	46bd      	mov	sp, r7
 800a438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43c:	4770      	bx	lr

0800a43e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800a43e:	b580      	push	{r7, lr}
 800a440:	b082      	sub	sp, #8
 800a442:	af00      	add	r7, sp, #0
 800a444:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d101      	bne.n	800a450 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800a44c:	2301      	movs	r3, #1
 800a44e:	e01d      	b.n	800a48c <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a456:	b2db      	uxtb	r3, r3
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d106      	bne.n	800a46a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2200      	movs	r2, #0
 800a460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f7fb fe0d 	bl	8006084 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2202      	movs	r2, #2
 800a46e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681a      	ldr	r2, [r3, #0]
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	3304      	adds	r3, #4
 800a47a:	4619      	mov	r1, r3
 800a47c:	4610      	mov	r0, r2
 800a47e:	f000 fc71 	bl	800ad64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2201      	movs	r2, #1
 800a486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a48a:	2300      	movs	r3, #0
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3708      	adds	r7, #8
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b084      	sub	sp, #16
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	2201      	movs	r2, #1
 800a4a4:	6839      	ldr	r1, [r7, #0]
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f000 feac 	bl	800b204 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	4a15      	ldr	r2, [pc, #84]	; (800a508 <HAL_TIM_OC_Start+0x74>)
 800a4b2:	4293      	cmp	r3, r2
 800a4b4:	d004      	beq.n	800a4c0 <HAL_TIM_OC_Start+0x2c>
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	4a14      	ldr	r2, [pc, #80]	; (800a50c <HAL_TIM_OC_Start+0x78>)
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d101      	bne.n	800a4c4 <HAL_TIM_OC_Start+0x30>
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	e000      	b.n	800a4c6 <HAL_TIM_OC_Start+0x32>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d007      	beq.n	800a4da <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a4d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	689b      	ldr	r3, [r3, #8]
 800a4e0:	f003 0307 	and.w	r3, r3, #7
 800a4e4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	2b06      	cmp	r3, #6
 800a4ea:	d007      	beq.n	800a4fc <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	681a      	ldr	r2, [r3, #0]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f042 0201 	orr.w	r2, r2, #1
 800a4fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a4fc:	2300      	movs	r3, #0
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3710      	adds	r7, #16
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}
 800a506:	bf00      	nop
 800a508:	40010000 	.word	0x40010000
 800a50c:	40010400 	.word	0x40010400

0800a510 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b082      	sub	sp, #8
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d101      	bne.n	800a522 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a51e:	2301      	movs	r3, #1
 800a520:	e01d      	b.n	800a55e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a528:	b2db      	uxtb	r3, r3
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d106      	bne.n	800a53c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2200      	movs	r2, #0
 800a532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f7fb fca4 	bl	8005e84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2202      	movs	r2, #2
 800a540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681a      	ldr	r2, [r3, #0]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	3304      	adds	r3, #4
 800a54c:	4619      	mov	r1, r3
 800a54e:	4610      	mov	r0, r2
 800a550:	f000 fc08 	bl	800ad64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2201      	movs	r2, #1
 800a558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a55c:	2300      	movs	r3, #0
}
 800a55e:	4618      	mov	r0, r3
 800a560:	3708      	adds	r7, #8
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}
	...

0800a568 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b086      	sub	sp, #24
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	60f8      	str	r0, [r7, #12]
 800a570:	60b9      	str	r1, [r7, #8]
 800a572:	607a      	str	r2, [r7, #4]
 800a574:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a57c:	b2db      	uxtb	r3, r3
 800a57e:	2b02      	cmp	r3, #2
 800a580:	d101      	bne.n	800a586 <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 800a582:	2302      	movs	r3, #2
 800a584:	e0f3      	b.n	800a76e <HAL_TIM_PWM_Start_DMA+0x206>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a58c:	b2db      	uxtb	r3, r3
 800a58e:	2b01      	cmp	r3, #1
 800a590:	d10b      	bne.n	800a5aa <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d104      	bne.n	800a5a2 <HAL_TIM_PWM_Start_DMA+0x3a>
 800a598:	887b      	ldrh	r3, [r7, #2]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d001      	beq.n	800a5a2 <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 800a59e:	2301      	movs	r3, #1
 800a5a0:	e0e5      	b.n	800a76e <HAL_TIM_PWM_Start_DMA+0x206>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2202      	movs	r2, #2
 800a5a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	2b0c      	cmp	r3, #12
 800a5ae:	f200 80ad 	bhi.w	800a70c <HAL_TIM_PWM_Start_DMA+0x1a4>
 800a5b2:	a201      	add	r2, pc, #4	; (adr r2, 800a5b8 <HAL_TIM_PWM_Start_DMA+0x50>)
 800a5b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5b8:	0800a5ed 	.word	0x0800a5ed
 800a5bc:	0800a70d 	.word	0x0800a70d
 800a5c0:	0800a70d 	.word	0x0800a70d
 800a5c4:	0800a70d 	.word	0x0800a70d
 800a5c8:	0800a635 	.word	0x0800a635
 800a5cc:	0800a70d 	.word	0x0800a70d
 800a5d0:	0800a70d 	.word	0x0800a70d
 800a5d4:	0800a70d 	.word	0x0800a70d
 800a5d8:	0800a67d 	.word	0x0800a67d
 800a5dc:	0800a70d 	.word	0x0800a70d
 800a5e0:	0800a70d 	.word	0x0800a70d
 800a5e4:	0800a70d 	.word	0x0800a70d
 800a5e8:	0800a6c5 	.word	0x0800a6c5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5f0:	4a61      	ldr	r2, [pc, #388]	; (800a778 <HAL_TIM_PWM_Start_DMA+0x210>)
 800a5f2:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5f8:	4a60      	ldr	r2, [pc, #384]	; (800a77c <HAL_TIM_PWM_Start_DMA+0x214>)
 800a5fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a600:	4a5f      	ldr	r2, [pc, #380]	; (800a780 <HAL_TIM_PWM_Start_DMA+0x218>)
 800a602:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800a608:	6879      	ldr	r1, [r7, #4]
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	3334      	adds	r3, #52	; 0x34
 800a610:	461a      	mov	r2, r3
 800a612:	887b      	ldrh	r3, [r7, #2]
 800a614:	f7fc fd7a 	bl	800710c <HAL_DMA_Start_IT>
 800a618:	4603      	mov	r3, r0
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d001      	beq.n	800a622 <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 800a61e:	2301      	movs	r3, #1
 800a620:	e0a5      	b.n	800a76e <HAL_TIM_PWM_Start_DMA+0x206>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	68da      	ldr	r2, [r3, #12]
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a630:	60da      	str	r2, [r3, #12]
      break;
 800a632:	e06c      	b.n	800a70e <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a638:	4a4f      	ldr	r2, [pc, #316]	; (800a778 <HAL_TIM_PWM_Start_DMA+0x210>)
 800a63a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a640:	4a4e      	ldr	r2, [pc, #312]	; (800a77c <HAL_TIM_PWM_Start_DMA+0x214>)
 800a642:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a648:	4a4d      	ldr	r2, [pc, #308]	; (800a780 <HAL_TIM_PWM_Start_DMA+0x218>)
 800a64a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800a650:	6879      	ldr	r1, [r7, #4]
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	3338      	adds	r3, #56	; 0x38
 800a658:	461a      	mov	r2, r3
 800a65a:	887b      	ldrh	r3, [r7, #2]
 800a65c:	f7fc fd56 	bl	800710c <HAL_DMA_Start_IT>
 800a660:	4603      	mov	r3, r0
 800a662:	2b00      	cmp	r3, #0
 800a664:	d001      	beq.n	800a66a <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 800a666:	2301      	movs	r3, #1
 800a668:	e081      	b.n	800a76e <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	68da      	ldr	r2, [r3, #12]
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a678:	60da      	str	r2, [r3, #12]
      break;
 800a67a:	e048      	b.n	800a70e <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a680:	4a3d      	ldr	r2, [pc, #244]	; (800a778 <HAL_TIM_PWM_Start_DMA+0x210>)
 800a682:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a688:	4a3c      	ldr	r2, [pc, #240]	; (800a77c <HAL_TIM_PWM_Start_DMA+0x214>)
 800a68a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a690:	4a3b      	ldr	r2, [pc, #236]	; (800a780 <HAL_TIM_PWM_Start_DMA+0x218>)
 800a692:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800a698:	6879      	ldr	r1, [r7, #4]
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	333c      	adds	r3, #60	; 0x3c
 800a6a0:	461a      	mov	r2, r3
 800a6a2:	887b      	ldrh	r3, [r7, #2]
 800a6a4:	f7fc fd32 	bl	800710c <HAL_DMA_Start_IT>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d001      	beq.n	800a6b2 <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	e05d      	b.n	800a76e <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	68da      	ldr	r2, [r3, #12]
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a6c0:	60da      	str	r2, [r3, #12]
      break;
 800a6c2:	e024      	b.n	800a70e <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6c8:	4a2b      	ldr	r2, [pc, #172]	; (800a778 <HAL_TIM_PWM_Start_DMA+0x210>)
 800a6ca:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6d0:	4a2a      	ldr	r2, [pc, #168]	; (800a77c <HAL_TIM_PWM_Start_DMA+0x214>)
 800a6d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6d8:	4a29      	ldr	r2, [pc, #164]	; (800a780 <HAL_TIM_PWM_Start_DMA+0x218>)
 800a6da:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a6e0:	6879      	ldr	r1, [r7, #4]
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	3340      	adds	r3, #64	; 0x40
 800a6e8:	461a      	mov	r2, r3
 800a6ea:	887b      	ldrh	r3, [r7, #2]
 800a6ec:	f7fc fd0e 	bl	800710c <HAL_DMA_Start_IT>
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d001      	beq.n	800a6fa <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	e039      	b.n	800a76e <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	68da      	ldr	r2, [r3, #12]
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a708:	60da      	str	r2, [r3, #12]
      break;
 800a70a:	e000      	b.n	800a70e <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 800a70c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	2201      	movs	r2, #1
 800a714:	68b9      	ldr	r1, [r7, #8]
 800a716:	4618      	mov	r0, r3
 800a718:	f000 fd74 	bl	800b204 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4a18      	ldr	r2, [pc, #96]	; (800a784 <HAL_TIM_PWM_Start_DMA+0x21c>)
 800a722:	4293      	cmp	r3, r2
 800a724:	d004      	beq.n	800a730 <HAL_TIM_PWM_Start_DMA+0x1c8>
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	4a17      	ldr	r2, [pc, #92]	; (800a788 <HAL_TIM_PWM_Start_DMA+0x220>)
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d101      	bne.n	800a734 <HAL_TIM_PWM_Start_DMA+0x1cc>
 800a730:	2301      	movs	r3, #1
 800a732:	e000      	b.n	800a736 <HAL_TIM_PWM_Start_DMA+0x1ce>
 800a734:	2300      	movs	r3, #0
 800a736:	2b00      	cmp	r3, #0
 800a738:	d007      	beq.n	800a74a <HAL_TIM_PWM_Start_DMA+0x1e2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a748:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	689b      	ldr	r3, [r3, #8]
 800a750:	f003 0307 	and.w	r3, r3, #7
 800a754:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	2b06      	cmp	r3, #6
 800a75a:	d007      	beq.n	800a76c <HAL_TIM_PWM_Start_DMA+0x204>
  {
    __HAL_TIM_ENABLE(htim);
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	681a      	ldr	r2, [r3, #0]
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f042 0201 	orr.w	r2, r2, #1
 800a76a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a76c:	2300      	movs	r3, #0
}
 800a76e:	4618      	mov	r0, r3
 800a770:	3718      	adds	r7, #24
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
 800a776:	bf00      	nop
 800a778:	0800ac85 	.word	0x0800ac85
 800a77c:	0800acf5 	.word	0x0800acf5
 800a780:	0800ac61 	.word	0x0800ac61
 800a784:	40010000 	.word	0x40010000
 800a788:	40010400 	.word	0x40010400

0800a78c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b082      	sub	sp, #8
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	691b      	ldr	r3, [r3, #16]
 800a79a:	f003 0302 	and.w	r3, r3, #2
 800a79e:	2b02      	cmp	r3, #2
 800a7a0:	d122      	bne.n	800a7e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	68db      	ldr	r3, [r3, #12]
 800a7a8:	f003 0302 	and.w	r3, r3, #2
 800a7ac:	2b02      	cmp	r3, #2
 800a7ae:	d11b      	bne.n	800a7e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f06f 0202 	mvn.w	r2, #2
 800a7b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2201      	movs	r2, #1
 800a7be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	699b      	ldr	r3, [r3, #24]
 800a7c6:	f003 0303 	and.w	r3, r3, #3
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d003      	beq.n	800a7d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f000 fa14 	bl	800abfc <HAL_TIM_IC_CaptureCallback>
 800a7d4:	e005      	b.n	800a7e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f000 fa06 	bl	800abe8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 fa17 	bl	800ac10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	691b      	ldr	r3, [r3, #16]
 800a7ee:	f003 0304 	and.w	r3, r3, #4
 800a7f2:	2b04      	cmp	r3, #4
 800a7f4:	d122      	bne.n	800a83c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	68db      	ldr	r3, [r3, #12]
 800a7fc:	f003 0304 	and.w	r3, r3, #4
 800a800:	2b04      	cmp	r3, #4
 800a802:	d11b      	bne.n	800a83c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f06f 0204 	mvn.w	r2, #4
 800a80c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2202      	movs	r2, #2
 800a812:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	699b      	ldr	r3, [r3, #24]
 800a81a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d003      	beq.n	800a82a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f000 f9ea 	bl	800abfc <HAL_TIM_IC_CaptureCallback>
 800a828:	e005      	b.n	800a836 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a82a:	6878      	ldr	r0, [r7, #4]
 800a82c:	f000 f9dc 	bl	800abe8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a830:	6878      	ldr	r0, [r7, #4]
 800a832:	f000 f9ed 	bl	800ac10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	2200      	movs	r2, #0
 800a83a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	691b      	ldr	r3, [r3, #16]
 800a842:	f003 0308 	and.w	r3, r3, #8
 800a846:	2b08      	cmp	r3, #8
 800a848:	d122      	bne.n	800a890 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	68db      	ldr	r3, [r3, #12]
 800a850:	f003 0308 	and.w	r3, r3, #8
 800a854:	2b08      	cmp	r3, #8
 800a856:	d11b      	bne.n	800a890 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f06f 0208 	mvn.w	r2, #8
 800a860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2204      	movs	r2, #4
 800a866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	69db      	ldr	r3, [r3, #28]
 800a86e:	f003 0303 	and.w	r3, r3, #3
 800a872:	2b00      	cmp	r3, #0
 800a874:	d003      	beq.n	800a87e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 f9c0 	bl	800abfc <HAL_TIM_IC_CaptureCallback>
 800a87c:	e005      	b.n	800a88a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a87e:	6878      	ldr	r0, [r7, #4]
 800a880:	f000 f9b2 	bl	800abe8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 f9c3 	bl	800ac10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2200      	movs	r2, #0
 800a88e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	691b      	ldr	r3, [r3, #16]
 800a896:	f003 0310 	and.w	r3, r3, #16
 800a89a:	2b10      	cmp	r3, #16
 800a89c:	d122      	bne.n	800a8e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	68db      	ldr	r3, [r3, #12]
 800a8a4:	f003 0310 	and.w	r3, r3, #16
 800a8a8:	2b10      	cmp	r3, #16
 800a8aa:	d11b      	bne.n	800a8e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f06f 0210 	mvn.w	r2, #16
 800a8b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2208      	movs	r2, #8
 800a8ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	69db      	ldr	r3, [r3, #28]
 800a8c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d003      	beq.n	800a8d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f000 f996 	bl	800abfc <HAL_TIM_IC_CaptureCallback>
 800a8d0:	e005      	b.n	800a8de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 f988 	bl	800abe8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f000 f999 	bl	800ac10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	691b      	ldr	r3, [r3, #16]
 800a8ea:	f003 0301 	and.w	r3, r3, #1
 800a8ee:	2b01      	cmp	r3, #1
 800a8f0:	d10e      	bne.n	800a910 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	68db      	ldr	r3, [r3, #12]
 800a8f8:	f003 0301 	and.w	r3, r3, #1
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d107      	bne.n	800a910 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f06f 0201 	mvn.w	r2, #1
 800a908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a90a:	6878      	ldr	r0, [r7, #4]
 800a90c:	f7f9 fce2 	bl	80042d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	691b      	ldr	r3, [r3, #16]
 800a916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a91a:	2b80      	cmp	r3, #128	; 0x80
 800a91c:	d10e      	bne.n	800a93c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	68db      	ldr	r3, [r3, #12]
 800a924:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a928:	2b80      	cmp	r3, #128	; 0x80
 800a92a:	d107      	bne.n	800a93c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	f000 fd10 	bl	800b35c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	691b      	ldr	r3, [r3, #16]
 800a942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a946:	2b40      	cmp	r3, #64	; 0x40
 800a948:	d10e      	bne.n	800a968 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	68db      	ldr	r3, [r3, #12]
 800a950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a954:	2b40      	cmp	r3, #64	; 0x40
 800a956:	d107      	bne.n	800a968 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f000 f968 	bl	800ac38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	691b      	ldr	r3, [r3, #16]
 800a96e:	f003 0320 	and.w	r3, r3, #32
 800a972:	2b20      	cmp	r3, #32
 800a974:	d10e      	bne.n	800a994 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	68db      	ldr	r3, [r3, #12]
 800a97c:	f003 0320 	and.w	r3, r3, #32
 800a980:	2b20      	cmp	r3, #32
 800a982:	d107      	bne.n	800a994 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f06f 0220 	mvn.w	r2, #32
 800a98c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a98e:	6878      	ldr	r0, [r7, #4]
 800a990:	f000 fcda 	bl	800b348 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a994:	bf00      	nop
 800a996:	3708      	adds	r7, #8
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}

0800a99c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	60b9      	str	r1, [r7, #8]
 800a9a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a9ae:	2b01      	cmp	r3, #1
 800a9b0:	d101      	bne.n	800a9b6 <HAL_TIM_OC_ConfigChannel+0x1a>
 800a9b2:	2302      	movs	r3, #2
 800a9b4:	e04e      	b.n	800aa54 <HAL_TIM_OC_ConfigChannel+0xb8>
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2201      	movs	r2, #1
 800a9ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2202      	movs	r2, #2
 800a9c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2b0c      	cmp	r3, #12
 800a9ca:	d839      	bhi.n	800aa40 <HAL_TIM_OC_ConfigChannel+0xa4>
 800a9cc:	a201      	add	r2, pc, #4	; (adr r2, 800a9d4 <HAL_TIM_OC_ConfigChannel+0x38>)
 800a9ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9d2:	bf00      	nop
 800a9d4:	0800aa09 	.word	0x0800aa09
 800a9d8:	0800aa41 	.word	0x0800aa41
 800a9dc:	0800aa41 	.word	0x0800aa41
 800a9e0:	0800aa41 	.word	0x0800aa41
 800a9e4:	0800aa17 	.word	0x0800aa17
 800a9e8:	0800aa41 	.word	0x0800aa41
 800a9ec:	0800aa41 	.word	0x0800aa41
 800a9f0:	0800aa41 	.word	0x0800aa41
 800a9f4:	0800aa25 	.word	0x0800aa25
 800a9f8:	0800aa41 	.word	0x0800aa41
 800a9fc:	0800aa41 	.word	0x0800aa41
 800aa00:	0800aa41 	.word	0x0800aa41
 800aa04:	0800aa33 	.word	0x0800aa33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	68b9      	ldr	r1, [r7, #8]
 800aa0e:	4618      	mov	r0, r3
 800aa10:	f000 fa48 	bl	800aea4 <TIM_OC1_SetConfig>
      break;
 800aa14:	e015      	b.n	800aa42 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	68b9      	ldr	r1, [r7, #8]
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f000 fab1 	bl	800af84 <TIM_OC2_SetConfig>
      break;
 800aa22:	e00e      	b.n	800aa42 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	68b9      	ldr	r1, [r7, #8]
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f000 fb20 	bl	800b070 <TIM_OC3_SetConfig>
      break;
 800aa30:	e007      	b.n	800aa42 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	68b9      	ldr	r1, [r7, #8]
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f000 fb8d 	bl	800b158 <TIM_OC4_SetConfig>
      break;
 800aa3e:	e000      	b.n	800aa42 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800aa40:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	2201      	movs	r2, #1
 800aa46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa52:	2300      	movs	r3, #0
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	3710      	adds	r7, #16
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}

0800aa5c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b084      	sub	sp, #16
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	60f8      	str	r0, [r7, #12]
 800aa64:	60b9      	str	r1, [r7, #8]
 800aa66:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa6e:	2b01      	cmp	r3, #1
 800aa70:	d101      	bne.n	800aa76 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800aa72:	2302      	movs	r3, #2
 800aa74:	e0b4      	b.n	800abe0 <HAL_TIM_PWM_ConfigChannel+0x184>
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2201      	movs	r2, #1
 800aa7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	2202      	movs	r2, #2
 800aa82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2b0c      	cmp	r3, #12
 800aa8a:	f200 809f 	bhi.w	800abcc <HAL_TIM_PWM_ConfigChannel+0x170>
 800aa8e:	a201      	add	r2, pc, #4	; (adr r2, 800aa94 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800aa90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa94:	0800aac9 	.word	0x0800aac9
 800aa98:	0800abcd 	.word	0x0800abcd
 800aa9c:	0800abcd 	.word	0x0800abcd
 800aaa0:	0800abcd 	.word	0x0800abcd
 800aaa4:	0800ab09 	.word	0x0800ab09
 800aaa8:	0800abcd 	.word	0x0800abcd
 800aaac:	0800abcd 	.word	0x0800abcd
 800aab0:	0800abcd 	.word	0x0800abcd
 800aab4:	0800ab4b 	.word	0x0800ab4b
 800aab8:	0800abcd 	.word	0x0800abcd
 800aabc:	0800abcd 	.word	0x0800abcd
 800aac0:	0800abcd 	.word	0x0800abcd
 800aac4:	0800ab8b 	.word	0x0800ab8b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	68b9      	ldr	r1, [r7, #8]
 800aace:	4618      	mov	r0, r3
 800aad0:	f000 f9e8 	bl	800aea4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	699a      	ldr	r2, [r3, #24]
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f042 0208 	orr.w	r2, r2, #8
 800aae2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	699a      	ldr	r2, [r3, #24]
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f022 0204 	bic.w	r2, r2, #4
 800aaf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	6999      	ldr	r1, [r3, #24]
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	691a      	ldr	r2, [r3, #16]
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	430a      	orrs	r2, r1
 800ab04:	619a      	str	r2, [r3, #24]
      break;
 800ab06:	e062      	b.n	800abce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	68b9      	ldr	r1, [r7, #8]
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f000 fa38 	bl	800af84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	699a      	ldr	r2, [r3, #24]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ab22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	699a      	ldr	r2, [r3, #24]
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ab32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	6999      	ldr	r1, [r3, #24]
 800ab3a:	68bb      	ldr	r3, [r7, #8]
 800ab3c:	691b      	ldr	r3, [r3, #16]
 800ab3e:	021a      	lsls	r2, r3, #8
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	430a      	orrs	r2, r1
 800ab46:	619a      	str	r2, [r3, #24]
      break;
 800ab48:	e041      	b.n	800abce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	68b9      	ldr	r1, [r7, #8]
 800ab50:	4618      	mov	r0, r3
 800ab52:	f000 fa8d 	bl	800b070 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	69da      	ldr	r2, [r3, #28]
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f042 0208 	orr.w	r2, r2, #8
 800ab64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	69da      	ldr	r2, [r3, #28]
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f022 0204 	bic.w	r2, r2, #4
 800ab74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	69d9      	ldr	r1, [r3, #28]
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	691a      	ldr	r2, [r3, #16]
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	430a      	orrs	r2, r1
 800ab86:	61da      	str	r2, [r3, #28]
      break;
 800ab88:	e021      	b.n	800abce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	68b9      	ldr	r1, [r7, #8]
 800ab90:	4618      	mov	r0, r3
 800ab92:	f000 fae1 	bl	800b158 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	69da      	ldr	r2, [r3, #28]
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800aba4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	69da      	ldr	r2, [r3, #28]
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800abb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	69d9      	ldr	r1, [r3, #28]
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	691b      	ldr	r3, [r3, #16]
 800abc0:	021a      	lsls	r2, r3, #8
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	430a      	orrs	r2, r1
 800abc8:	61da      	str	r2, [r3, #28]
      break;
 800abca:	e000      	b.n	800abce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800abcc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	2201      	movs	r2, #1
 800abd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2200      	movs	r2, #0
 800abda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800abde:	2300      	movs	r3, #0
}
 800abe0:	4618      	mov	r0, r3
 800abe2:	3710      	adds	r7, #16
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800abe8:	b480      	push	{r7}
 800abea:	b083      	sub	sp, #12
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800abf0:	bf00      	nop
 800abf2:	370c      	adds	r7, #12
 800abf4:	46bd      	mov	sp, r7
 800abf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfa:	4770      	bx	lr

0800abfc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800abfc:	b480      	push	{r7}
 800abfe:	b083      	sub	sp, #12
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ac04:	bf00      	nop
 800ac06:	370c      	adds	r7, #12
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0e:	4770      	bx	lr

0800ac10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ac10:	b480      	push	{r7}
 800ac12:	b083      	sub	sp, #12
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ac18:	bf00      	nop
 800ac1a:	370c      	adds	r7, #12
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac22:	4770      	bx	lr

0800ac24 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ac24:	b480      	push	{r7}
 800ac26:	b083      	sub	sp, #12
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800ac2c:	bf00      	nop
 800ac2e:	370c      	adds	r7, #12
 800ac30:	46bd      	mov	sp, r7
 800ac32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac36:	4770      	bx	lr

0800ac38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b083      	sub	sp, #12
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ac40:	bf00      	nop
 800ac42:	370c      	adds	r7, #12
 800ac44:	46bd      	mov	sp, r7
 800ac46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4a:	4770      	bx	lr

0800ac4c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b083      	sub	sp, #12
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800ac54:	bf00      	nop
 800ac56:	370c      	adds	r7, #12
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5e:	4770      	bx	lr

0800ac60 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b084      	sub	sp, #16
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac6c:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	2201      	movs	r2, #1
 800ac72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800ac76:	68f8      	ldr	r0, [r7, #12]
 800ac78:	f7ff ffe8 	bl	800ac4c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 800ac7c:	bf00      	nop
 800ac7e:	3710      	adds	r7, #16
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}

0800ac84 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b084      	sub	sp, #16
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac90:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	2201      	movs	r2, #1
 800ac96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac9e:	687a      	ldr	r2, [r7, #4]
 800aca0:	429a      	cmp	r2, r3
 800aca2:	d103      	bne.n	800acac <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	2201      	movs	r2, #1
 800aca8:	771a      	strb	r2, [r3, #28]
 800acaa:	e019      	b.n	800ace0 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acb0:	687a      	ldr	r2, [r7, #4]
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d103      	bne.n	800acbe <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	2202      	movs	r2, #2
 800acba:	771a      	strb	r2, [r3, #28]
 800acbc:	e010      	b.n	800ace0 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acc2:	687a      	ldr	r2, [r7, #4]
 800acc4:	429a      	cmp	r2, r3
 800acc6:	d103      	bne.n	800acd0 <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	2204      	movs	r2, #4
 800accc:	771a      	strb	r2, [r3, #28]
 800acce:	e007      	b.n	800ace0 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acd4:	687a      	ldr	r2, [r7, #4]
 800acd6:	429a      	cmp	r2, r3
 800acd8:	d102      	bne.n	800ace0 <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	2208      	movs	r2, #8
 800acde:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ace0:	68f8      	ldr	r0, [r7, #12]
 800ace2:	f7ff ff95 	bl	800ac10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2200      	movs	r2, #0
 800acea:	771a      	strb	r2, [r3, #28]
}
 800acec:	bf00      	nop
 800acee:	3710      	adds	r7, #16
 800acf0:	46bd      	mov	sp, r7
 800acf2:	bd80      	pop	{r7, pc}

0800acf4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b084      	sub	sp, #16
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad00:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2201      	movs	r2, #1
 800ad06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad0e:	687a      	ldr	r2, [r7, #4]
 800ad10:	429a      	cmp	r2, r3
 800ad12:	d103      	bne.n	800ad1c <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	2201      	movs	r2, #1
 800ad18:	771a      	strb	r2, [r3, #28]
 800ad1a:	e019      	b.n	800ad50 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad20:	687a      	ldr	r2, [r7, #4]
 800ad22:	429a      	cmp	r2, r3
 800ad24:	d103      	bne.n	800ad2e <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	2202      	movs	r2, #2
 800ad2a:	771a      	strb	r2, [r3, #28]
 800ad2c:	e010      	b.n	800ad50 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad32:	687a      	ldr	r2, [r7, #4]
 800ad34:	429a      	cmp	r2, r3
 800ad36:	d103      	bne.n	800ad40 <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	2204      	movs	r2, #4
 800ad3c:	771a      	strb	r2, [r3, #28]
 800ad3e:	e007      	b.n	800ad50 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad44:	687a      	ldr	r2, [r7, #4]
 800ad46:	429a      	cmp	r2, r3
 800ad48:	d102      	bne.n	800ad50 <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	2208      	movs	r2, #8
 800ad4e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800ad50:	68f8      	ldr	r0, [r7, #12]
 800ad52:	f7ff ff67 	bl	800ac24 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2200      	movs	r2, #0
 800ad5a:	771a      	strb	r2, [r3, #28]
}
 800ad5c:	bf00      	nop
 800ad5e:	3710      	adds	r7, #16
 800ad60:	46bd      	mov	sp, r7
 800ad62:	bd80      	pop	{r7, pc}

0800ad64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b085      	sub	sp, #20
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
 800ad6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	4a40      	ldr	r2, [pc, #256]	; (800ae78 <TIM_Base_SetConfig+0x114>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d013      	beq.n	800ada4 <TIM_Base_SetConfig+0x40>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad82:	d00f      	beq.n	800ada4 <TIM_Base_SetConfig+0x40>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	4a3d      	ldr	r2, [pc, #244]	; (800ae7c <TIM_Base_SetConfig+0x118>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d00b      	beq.n	800ada4 <TIM_Base_SetConfig+0x40>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	4a3c      	ldr	r2, [pc, #240]	; (800ae80 <TIM_Base_SetConfig+0x11c>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d007      	beq.n	800ada4 <TIM_Base_SetConfig+0x40>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	4a3b      	ldr	r2, [pc, #236]	; (800ae84 <TIM_Base_SetConfig+0x120>)
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d003      	beq.n	800ada4 <TIM_Base_SetConfig+0x40>
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	4a3a      	ldr	r2, [pc, #232]	; (800ae88 <TIM_Base_SetConfig+0x124>)
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d108      	bne.n	800adb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	685b      	ldr	r3, [r3, #4]
 800adb0:	68fa      	ldr	r2, [r7, #12]
 800adb2:	4313      	orrs	r3, r2
 800adb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	4a2f      	ldr	r2, [pc, #188]	; (800ae78 <TIM_Base_SetConfig+0x114>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d02b      	beq.n	800ae16 <TIM_Base_SetConfig+0xb2>
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800adc4:	d027      	beq.n	800ae16 <TIM_Base_SetConfig+0xb2>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	4a2c      	ldr	r2, [pc, #176]	; (800ae7c <TIM_Base_SetConfig+0x118>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d023      	beq.n	800ae16 <TIM_Base_SetConfig+0xb2>
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	4a2b      	ldr	r2, [pc, #172]	; (800ae80 <TIM_Base_SetConfig+0x11c>)
 800add2:	4293      	cmp	r3, r2
 800add4:	d01f      	beq.n	800ae16 <TIM_Base_SetConfig+0xb2>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	4a2a      	ldr	r2, [pc, #168]	; (800ae84 <TIM_Base_SetConfig+0x120>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d01b      	beq.n	800ae16 <TIM_Base_SetConfig+0xb2>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	4a29      	ldr	r2, [pc, #164]	; (800ae88 <TIM_Base_SetConfig+0x124>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d017      	beq.n	800ae16 <TIM_Base_SetConfig+0xb2>
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	4a28      	ldr	r2, [pc, #160]	; (800ae8c <TIM_Base_SetConfig+0x128>)
 800adea:	4293      	cmp	r3, r2
 800adec:	d013      	beq.n	800ae16 <TIM_Base_SetConfig+0xb2>
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	4a27      	ldr	r2, [pc, #156]	; (800ae90 <TIM_Base_SetConfig+0x12c>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d00f      	beq.n	800ae16 <TIM_Base_SetConfig+0xb2>
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	4a26      	ldr	r2, [pc, #152]	; (800ae94 <TIM_Base_SetConfig+0x130>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	d00b      	beq.n	800ae16 <TIM_Base_SetConfig+0xb2>
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	4a25      	ldr	r2, [pc, #148]	; (800ae98 <TIM_Base_SetConfig+0x134>)
 800ae02:	4293      	cmp	r3, r2
 800ae04:	d007      	beq.n	800ae16 <TIM_Base_SetConfig+0xb2>
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	4a24      	ldr	r2, [pc, #144]	; (800ae9c <TIM_Base_SetConfig+0x138>)
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d003      	beq.n	800ae16 <TIM_Base_SetConfig+0xb2>
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	4a23      	ldr	r2, [pc, #140]	; (800aea0 <TIM_Base_SetConfig+0x13c>)
 800ae12:	4293      	cmp	r3, r2
 800ae14:	d108      	bne.n	800ae28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ae1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	68db      	ldr	r3, [r3, #12]
 800ae22:	68fa      	ldr	r2, [r7, #12]
 800ae24:	4313      	orrs	r3, r2
 800ae26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	695b      	ldr	r3, [r3, #20]
 800ae32:	4313      	orrs	r3, r2
 800ae34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	68fa      	ldr	r2, [r7, #12]
 800ae3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	689a      	ldr	r2, [r3, #8]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	681a      	ldr	r2, [r3, #0]
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	4a0a      	ldr	r2, [pc, #40]	; (800ae78 <TIM_Base_SetConfig+0x114>)
 800ae50:	4293      	cmp	r3, r2
 800ae52:	d003      	beq.n	800ae5c <TIM_Base_SetConfig+0xf8>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	4a0c      	ldr	r2, [pc, #48]	; (800ae88 <TIM_Base_SetConfig+0x124>)
 800ae58:	4293      	cmp	r3, r2
 800ae5a:	d103      	bne.n	800ae64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	691a      	ldr	r2, [r3, #16]
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2201      	movs	r2, #1
 800ae68:	615a      	str	r2, [r3, #20]
}
 800ae6a:	bf00      	nop
 800ae6c:	3714      	adds	r7, #20
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae74:	4770      	bx	lr
 800ae76:	bf00      	nop
 800ae78:	40010000 	.word	0x40010000
 800ae7c:	40000400 	.word	0x40000400
 800ae80:	40000800 	.word	0x40000800
 800ae84:	40000c00 	.word	0x40000c00
 800ae88:	40010400 	.word	0x40010400
 800ae8c:	40014000 	.word	0x40014000
 800ae90:	40014400 	.word	0x40014400
 800ae94:	40014800 	.word	0x40014800
 800ae98:	40001800 	.word	0x40001800
 800ae9c:	40001c00 	.word	0x40001c00
 800aea0:	40002000 	.word	0x40002000

0800aea4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aea4:	b480      	push	{r7}
 800aea6:	b087      	sub	sp, #28
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
 800aeac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	6a1b      	ldr	r3, [r3, #32]
 800aeb2:	f023 0201 	bic.w	r2, r3, #1
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	6a1b      	ldr	r3, [r3, #32]
 800aebe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	685b      	ldr	r3, [r3, #4]
 800aec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	699b      	ldr	r3, [r3, #24]
 800aeca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	f023 0303 	bic.w	r3, r3, #3
 800aeda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	68fa      	ldr	r2, [r7, #12]
 800aee2:	4313      	orrs	r3, r2
 800aee4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	f023 0302 	bic.w	r3, r3, #2
 800aeec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	689b      	ldr	r3, [r3, #8]
 800aef2:	697a      	ldr	r2, [r7, #20]
 800aef4:	4313      	orrs	r3, r2
 800aef6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	4a20      	ldr	r2, [pc, #128]	; (800af7c <TIM_OC1_SetConfig+0xd8>)
 800aefc:	4293      	cmp	r3, r2
 800aefe:	d003      	beq.n	800af08 <TIM_OC1_SetConfig+0x64>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	4a1f      	ldr	r2, [pc, #124]	; (800af80 <TIM_OC1_SetConfig+0xdc>)
 800af04:	4293      	cmp	r3, r2
 800af06:	d10c      	bne.n	800af22 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800af08:	697b      	ldr	r3, [r7, #20]
 800af0a:	f023 0308 	bic.w	r3, r3, #8
 800af0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	68db      	ldr	r3, [r3, #12]
 800af14:	697a      	ldr	r2, [r7, #20]
 800af16:	4313      	orrs	r3, r2
 800af18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800af1a:	697b      	ldr	r3, [r7, #20]
 800af1c:	f023 0304 	bic.w	r3, r3, #4
 800af20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	4a15      	ldr	r2, [pc, #84]	; (800af7c <TIM_OC1_SetConfig+0xd8>)
 800af26:	4293      	cmp	r3, r2
 800af28:	d003      	beq.n	800af32 <TIM_OC1_SetConfig+0x8e>
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	4a14      	ldr	r2, [pc, #80]	; (800af80 <TIM_OC1_SetConfig+0xdc>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d111      	bne.n	800af56 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800af3a:	693b      	ldr	r3, [r7, #16]
 800af3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800af40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	695b      	ldr	r3, [r3, #20]
 800af46:	693a      	ldr	r2, [r7, #16]
 800af48:	4313      	orrs	r3, r2
 800af4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	699b      	ldr	r3, [r3, #24]
 800af50:	693a      	ldr	r2, [r7, #16]
 800af52:	4313      	orrs	r3, r2
 800af54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	693a      	ldr	r2, [r7, #16]
 800af5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	68fa      	ldr	r2, [r7, #12]
 800af60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	685a      	ldr	r2, [r3, #4]
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	697a      	ldr	r2, [r7, #20]
 800af6e:	621a      	str	r2, [r3, #32]
}
 800af70:	bf00      	nop
 800af72:	371c      	adds	r7, #28
 800af74:	46bd      	mov	sp, r7
 800af76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7a:	4770      	bx	lr
 800af7c:	40010000 	.word	0x40010000
 800af80:	40010400 	.word	0x40010400

0800af84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800af84:	b480      	push	{r7}
 800af86:	b087      	sub	sp, #28
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
 800af8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	6a1b      	ldr	r3, [r3, #32]
 800af92:	f023 0210 	bic.w	r2, r3, #16
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6a1b      	ldr	r3, [r3, #32]
 800af9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	685b      	ldr	r3, [r3, #4]
 800afa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	699b      	ldr	r3, [r3, #24]
 800afaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800afb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800afba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	021b      	lsls	r3, r3, #8
 800afc2:	68fa      	ldr	r2, [r7, #12]
 800afc4:	4313      	orrs	r3, r2
 800afc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800afc8:	697b      	ldr	r3, [r7, #20]
 800afca:	f023 0320 	bic.w	r3, r3, #32
 800afce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	689b      	ldr	r3, [r3, #8]
 800afd4:	011b      	lsls	r3, r3, #4
 800afd6:	697a      	ldr	r2, [r7, #20]
 800afd8:	4313      	orrs	r3, r2
 800afda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	4a22      	ldr	r2, [pc, #136]	; (800b068 <TIM_OC2_SetConfig+0xe4>)
 800afe0:	4293      	cmp	r3, r2
 800afe2:	d003      	beq.n	800afec <TIM_OC2_SetConfig+0x68>
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	4a21      	ldr	r2, [pc, #132]	; (800b06c <TIM_OC2_SetConfig+0xe8>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d10d      	bne.n	800b008 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800afec:	697b      	ldr	r3, [r7, #20]
 800afee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aff2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	68db      	ldr	r3, [r3, #12]
 800aff8:	011b      	lsls	r3, r3, #4
 800affa:	697a      	ldr	r2, [r7, #20]
 800affc:	4313      	orrs	r3, r2
 800affe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b000:	697b      	ldr	r3, [r7, #20]
 800b002:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b006:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	4a17      	ldr	r2, [pc, #92]	; (800b068 <TIM_OC2_SetConfig+0xe4>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	d003      	beq.n	800b018 <TIM_OC2_SetConfig+0x94>
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	4a16      	ldr	r2, [pc, #88]	; (800b06c <TIM_OC2_SetConfig+0xe8>)
 800b014:	4293      	cmp	r3, r2
 800b016:	d113      	bne.n	800b040 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b01e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b026:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	695b      	ldr	r3, [r3, #20]
 800b02c:	009b      	lsls	r3, r3, #2
 800b02e:	693a      	ldr	r2, [r7, #16]
 800b030:	4313      	orrs	r3, r2
 800b032:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	699b      	ldr	r3, [r3, #24]
 800b038:	009b      	lsls	r3, r3, #2
 800b03a:	693a      	ldr	r2, [r7, #16]
 800b03c:	4313      	orrs	r3, r2
 800b03e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	693a      	ldr	r2, [r7, #16]
 800b044:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	68fa      	ldr	r2, [r7, #12]
 800b04a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	685a      	ldr	r2, [r3, #4]
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	697a      	ldr	r2, [r7, #20]
 800b058:	621a      	str	r2, [r3, #32]
}
 800b05a:	bf00      	nop
 800b05c:	371c      	adds	r7, #28
 800b05e:	46bd      	mov	sp, r7
 800b060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b064:	4770      	bx	lr
 800b066:	bf00      	nop
 800b068:	40010000 	.word	0x40010000
 800b06c:	40010400 	.word	0x40010400

0800b070 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b070:	b480      	push	{r7}
 800b072:	b087      	sub	sp, #28
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
 800b078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	6a1b      	ldr	r3, [r3, #32]
 800b07e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	6a1b      	ldr	r3, [r3, #32]
 800b08a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	69db      	ldr	r3, [r3, #28]
 800b096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b09e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f023 0303 	bic.w	r3, r3, #3
 800b0a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	68fa      	ldr	r2, [r7, #12]
 800b0ae:	4313      	orrs	r3, r2
 800b0b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b0b2:	697b      	ldr	r3, [r7, #20]
 800b0b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b0b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	689b      	ldr	r3, [r3, #8]
 800b0be:	021b      	lsls	r3, r3, #8
 800b0c0:	697a      	ldr	r2, [r7, #20]
 800b0c2:	4313      	orrs	r3, r2
 800b0c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	4a21      	ldr	r2, [pc, #132]	; (800b150 <TIM_OC3_SetConfig+0xe0>)
 800b0ca:	4293      	cmp	r3, r2
 800b0cc:	d003      	beq.n	800b0d6 <TIM_OC3_SetConfig+0x66>
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	4a20      	ldr	r2, [pc, #128]	; (800b154 <TIM_OC3_SetConfig+0xe4>)
 800b0d2:	4293      	cmp	r3, r2
 800b0d4:	d10d      	bne.n	800b0f2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b0d6:	697b      	ldr	r3, [r7, #20]
 800b0d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b0dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	68db      	ldr	r3, [r3, #12]
 800b0e2:	021b      	lsls	r3, r3, #8
 800b0e4:	697a      	ldr	r2, [r7, #20]
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b0f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	4a16      	ldr	r2, [pc, #88]	; (800b150 <TIM_OC3_SetConfig+0xe0>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d003      	beq.n	800b102 <TIM_OC3_SetConfig+0x92>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	4a15      	ldr	r2, [pc, #84]	; (800b154 <TIM_OC3_SetConfig+0xe4>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d113      	bne.n	800b12a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b108:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b10a:	693b      	ldr	r3, [r7, #16]
 800b10c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b110:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	695b      	ldr	r3, [r3, #20]
 800b116:	011b      	lsls	r3, r3, #4
 800b118:	693a      	ldr	r2, [r7, #16]
 800b11a:	4313      	orrs	r3, r2
 800b11c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	699b      	ldr	r3, [r3, #24]
 800b122:	011b      	lsls	r3, r3, #4
 800b124:	693a      	ldr	r2, [r7, #16]
 800b126:	4313      	orrs	r3, r2
 800b128:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	693a      	ldr	r2, [r7, #16]
 800b12e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	68fa      	ldr	r2, [r7, #12]
 800b134:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	685a      	ldr	r2, [r3, #4]
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	697a      	ldr	r2, [r7, #20]
 800b142:	621a      	str	r2, [r3, #32]
}
 800b144:	bf00      	nop
 800b146:	371c      	adds	r7, #28
 800b148:	46bd      	mov	sp, r7
 800b14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14e:	4770      	bx	lr
 800b150:	40010000 	.word	0x40010000
 800b154:	40010400 	.word	0x40010400

0800b158 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b158:	b480      	push	{r7}
 800b15a:	b087      	sub	sp, #28
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
 800b160:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6a1b      	ldr	r3, [r3, #32]
 800b166:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6a1b      	ldr	r3, [r3, #32]
 800b172:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	685b      	ldr	r3, [r3, #4]
 800b178:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	69db      	ldr	r3, [r3, #28]
 800b17e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b186:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b18e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	021b      	lsls	r3, r3, #8
 800b196:	68fa      	ldr	r2, [r7, #12]
 800b198:	4313      	orrs	r3, r2
 800b19a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b19c:	693b      	ldr	r3, [r7, #16]
 800b19e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b1a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	689b      	ldr	r3, [r3, #8]
 800b1a8:	031b      	lsls	r3, r3, #12
 800b1aa:	693a      	ldr	r2, [r7, #16]
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	4a12      	ldr	r2, [pc, #72]	; (800b1fc <TIM_OC4_SetConfig+0xa4>)
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d003      	beq.n	800b1c0 <TIM_OC4_SetConfig+0x68>
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	4a11      	ldr	r2, [pc, #68]	; (800b200 <TIM_OC4_SetConfig+0xa8>)
 800b1bc:	4293      	cmp	r3, r2
 800b1be:	d109      	bne.n	800b1d4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b1c0:	697b      	ldr	r3, [r7, #20]
 800b1c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b1c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b1c8:	683b      	ldr	r3, [r7, #0]
 800b1ca:	695b      	ldr	r3, [r3, #20]
 800b1cc:	019b      	lsls	r3, r3, #6
 800b1ce:	697a      	ldr	r2, [r7, #20]
 800b1d0:	4313      	orrs	r3, r2
 800b1d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	697a      	ldr	r2, [r7, #20]
 800b1d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	68fa      	ldr	r2, [r7, #12]
 800b1de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	685a      	ldr	r2, [r3, #4]
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	693a      	ldr	r2, [r7, #16]
 800b1ec:	621a      	str	r2, [r3, #32]
}
 800b1ee:	bf00      	nop
 800b1f0:	371c      	adds	r7, #28
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f8:	4770      	bx	lr
 800b1fa:	bf00      	nop
 800b1fc:	40010000 	.word	0x40010000
 800b200:	40010400 	.word	0x40010400

0800b204 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b204:	b480      	push	{r7}
 800b206:	b087      	sub	sp, #28
 800b208:	af00      	add	r7, sp, #0
 800b20a:	60f8      	str	r0, [r7, #12]
 800b20c:	60b9      	str	r1, [r7, #8]
 800b20e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	f003 031f 	and.w	r3, r3, #31
 800b216:	2201      	movs	r2, #1
 800b218:	fa02 f303 	lsl.w	r3, r2, r3
 800b21c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	6a1a      	ldr	r2, [r3, #32]
 800b222:	697b      	ldr	r3, [r7, #20]
 800b224:	43db      	mvns	r3, r3
 800b226:	401a      	ands	r2, r3
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	6a1a      	ldr	r2, [r3, #32]
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	f003 031f 	and.w	r3, r3, #31
 800b236:	6879      	ldr	r1, [r7, #4]
 800b238:	fa01 f303 	lsl.w	r3, r1, r3
 800b23c:	431a      	orrs	r2, r3
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	621a      	str	r2, [r3, #32]
}
 800b242:	bf00      	nop
 800b244:	371c      	adds	r7, #28
 800b246:	46bd      	mov	sp, r7
 800b248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24c:	4770      	bx	lr
	...

0800b250 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b250:	b480      	push	{r7}
 800b252:	b085      	sub	sp, #20
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
 800b258:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b260:	2b01      	cmp	r3, #1
 800b262:	d101      	bne.n	800b268 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b264:	2302      	movs	r3, #2
 800b266:	e05a      	b.n	800b31e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2201      	movs	r2, #1
 800b26c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2202      	movs	r2, #2
 800b274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	689b      	ldr	r3, [r3, #8]
 800b286:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b28e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	68fa      	ldr	r2, [r7, #12]
 800b296:	4313      	orrs	r3, r2
 800b298:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	68fa      	ldr	r2, [r7, #12]
 800b2a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	4a21      	ldr	r2, [pc, #132]	; (800b32c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b2a8:	4293      	cmp	r3, r2
 800b2aa:	d022      	beq.n	800b2f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2b4:	d01d      	beq.n	800b2f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	4a1d      	ldr	r2, [pc, #116]	; (800b330 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b2bc:	4293      	cmp	r3, r2
 800b2be:	d018      	beq.n	800b2f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	4a1b      	ldr	r2, [pc, #108]	; (800b334 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d013      	beq.n	800b2f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	4a1a      	ldr	r2, [pc, #104]	; (800b338 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d00e      	beq.n	800b2f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	4a18      	ldr	r2, [pc, #96]	; (800b33c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	d009      	beq.n	800b2f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	4a17      	ldr	r2, [pc, #92]	; (800b340 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b2e4:	4293      	cmp	r3, r2
 800b2e6:	d004      	beq.n	800b2f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	4a15      	ldr	r2, [pc, #84]	; (800b344 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	d10c      	bne.n	800b30c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b2f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	685b      	ldr	r3, [r3, #4]
 800b2fe:	68ba      	ldr	r2, [r7, #8]
 800b300:	4313      	orrs	r3, r2
 800b302:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	68ba      	ldr	r2, [r7, #8]
 800b30a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2201      	movs	r2, #1
 800b310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	2200      	movs	r2, #0
 800b318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b31c:	2300      	movs	r3, #0
}
 800b31e:	4618      	mov	r0, r3
 800b320:	3714      	adds	r7, #20
 800b322:	46bd      	mov	sp, r7
 800b324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b328:	4770      	bx	lr
 800b32a:	bf00      	nop
 800b32c:	40010000 	.word	0x40010000
 800b330:	40000400 	.word	0x40000400
 800b334:	40000800 	.word	0x40000800
 800b338:	40000c00 	.word	0x40000c00
 800b33c:	40010400 	.word	0x40010400
 800b340:	40014000 	.word	0x40014000
 800b344:	40001800 	.word	0x40001800

0800b348 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b348:	b480      	push	{r7}
 800b34a:	b083      	sub	sp, #12
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b350:	bf00      	nop
 800b352:	370c      	adds	r7, #12
 800b354:	46bd      	mov	sp, r7
 800b356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35a:	4770      	bx	lr

0800b35c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b35c:	b480      	push	{r7}
 800b35e:	b083      	sub	sp, #12
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b364:	bf00      	nop
 800b366:	370c      	adds	r7, #12
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr

0800b370 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b082      	sub	sp, #8
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d101      	bne.n	800b382 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b37e:	2301      	movs	r3, #1
 800b380:	e03f      	b.n	800b402 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b388:	b2db      	uxtb	r3, r3
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d106      	bne.n	800b39c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2200      	movs	r2, #0
 800b392:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	f7fa ff76 	bl	8006288 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2224      	movs	r2, #36	; 0x24
 800b3a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	68da      	ldr	r2, [r3, #12]
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b3b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f000 f90b 	bl	800b5d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	691a      	ldr	r2, [r3, #16]
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b3c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	695a      	ldr	r2, [r3, #20]
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b3d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	68da      	ldr	r2, [r3, #12]
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b3e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	2220      	movs	r2, #32
 800b3f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2220      	movs	r2, #32
 800b3fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b400:	2300      	movs	r3, #0
}
 800b402:	4618      	mov	r0, r3
 800b404:	3708      	adds	r7, #8
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}

0800b40a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b40a:	b580      	push	{r7, lr}
 800b40c:	b088      	sub	sp, #32
 800b40e:	af02      	add	r7, sp, #8
 800b410:	60f8      	str	r0, [r7, #12]
 800b412:	60b9      	str	r1, [r7, #8]
 800b414:	603b      	str	r3, [r7, #0]
 800b416:	4613      	mov	r3, r2
 800b418:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800b41a:	2300      	movs	r3, #0
 800b41c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b424:	b2db      	uxtb	r3, r3
 800b426:	2b20      	cmp	r3, #32
 800b428:	f040 8083 	bne.w	800b532 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d002      	beq.n	800b438 <HAL_UART_Transmit+0x2e>
 800b432:	88fb      	ldrh	r3, [r7, #6]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d101      	bne.n	800b43c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800b438:	2301      	movs	r3, #1
 800b43a:	e07b      	b.n	800b534 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b442:	2b01      	cmp	r3, #1
 800b444:	d101      	bne.n	800b44a <HAL_UART_Transmit+0x40>
 800b446:	2302      	movs	r3, #2
 800b448:	e074      	b.n	800b534 <HAL_UART_Transmit+0x12a>
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2201      	movs	r2, #1
 800b44e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	2200      	movs	r2, #0
 800b456:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	2221      	movs	r2, #33	; 0x21
 800b45c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800b460:	f7fb f8ac 	bl	80065bc <HAL_GetTick>
 800b464:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	88fa      	ldrh	r2, [r7, #6]
 800b46a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	88fa      	ldrh	r2, [r7, #6]
 800b470:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	2200      	movs	r2, #0
 800b476:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800b47a:	e042      	b.n	800b502 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b480:	b29b      	uxth	r3, r3
 800b482:	3b01      	subs	r3, #1
 800b484:	b29a      	uxth	r2, r3
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	689b      	ldr	r3, [r3, #8]
 800b48e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b492:	d122      	bne.n	800b4da <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	9300      	str	r3, [sp, #0]
 800b498:	697b      	ldr	r3, [r7, #20]
 800b49a:	2200      	movs	r2, #0
 800b49c:	2180      	movs	r1, #128	; 0x80
 800b49e:	68f8      	ldr	r0, [r7, #12]
 800b4a0:	f000 f84c 	bl	800b53c <UART_WaitOnFlagUntilTimeout>
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d001      	beq.n	800b4ae <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800b4aa:	2303      	movs	r3, #3
 800b4ac:	e042      	b.n	800b534 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800b4b2:	693b      	ldr	r3, [r7, #16]
 800b4b4:	881b      	ldrh	r3, [r3, #0]
 800b4b6:	461a      	mov	r2, r3
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b4c0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	691b      	ldr	r3, [r3, #16]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d103      	bne.n	800b4d2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	3302      	adds	r3, #2
 800b4ce:	60bb      	str	r3, [r7, #8]
 800b4d0:	e017      	b.n	800b502 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	3301      	adds	r3, #1
 800b4d6:	60bb      	str	r3, [r7, #8]
 800b4d8:	e013      	b.n	800b502 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b4da:	683b      	ldr	r3, [r7, #0]
 800b4dc:	9300      	str	r3, [sp, #0]
 800b4de:	697b      	ldr	r3, [r7, #20]
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	2180      	movs	r1, #128	; 0x80
 800b4e4:	68f8      	ldr	r0, [r7, #12]
 800b4e6:	f000 f829 	bl	800b53c <UART_WaitOnFlagUntilTimeout>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d001      	beq.n	800b4f4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800b4f0:	2303      	movs	r3, #3
 800b4f2:	e01f      	b.n	800b534 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	1c5a      	adds	r2, r3, #1
 800b4f8:	60ba      	str	r2, [r7, #8]
 800b4fa:	781a      	ldrb	r2, [r3, #0]
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b506:	b29b      	uxth	r3, r3
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d1b7      	bne.n	800b47c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	9300      	str	r3, [sp, #0]
 800b510:	697b      	ldr	r3, [r7, #20]
 800b512:	2200      	movs	r2, #0
 800b514:	2140      	movs	r1, #64	; 0x40
 800b516:	68f8      	ldr	r0, [r7, #12]
 800b518:	f000 f810 	bl	800b53c <UART_WaitOnFlagUntilTimeout>
 800b51c:	4603      	mov	r3, r0
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d001      	beq.n	800b526 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800b522:	2303      	movs	r3, #3
 800b524:	e006      	b.n	800b534 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	2220      	movs	r2, #32
 800b52a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800b52e:	2300      	movs	r3, #0
 800b530:	e000      	b.n	800b534 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800b532:	2302      	movs	r3, #2
  }
}
 800b534:	4618      	mov	r0, r3
 800b536:	3718      	adds	r7, #24
 800b538:	46bd      	mov	sp, r7
 800b53a:	bd80      	pop	{r7, pc}

0800b53c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b084      	sub	sp, #16
 800b540:	af00      	add	r7, sp, #0
 800b542:	60f8      	str	r0, [r7, #12]
 800b544:	60b9      	str	r1, [r7, #8]
 800b546:	603b      	str	r3, [r7, #0]
 800b548:	4613      	mov	r3, r2
 800b54a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b54c:	e02c      	b.n	800b5a8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b54e:	69bb      	ldr	r3, [r7, #24]
 800b550:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b554:	d028      	beq.n	800b5a8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b556:	69bb      	ldr	r3, [r7, #24]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d007      	beq.n	800b56c <UART_WaitOnFlagUntilTimeout+0x30>
 800b55c:	f7fb f82e 	bl	80065bc <HAL_GetTick>
 800b560:	4602      	mov	r2, r0
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	1ad3      	subs	r3, r2, r3
 800b566:	69ba      	ldr	r2, [r7, #24]
 800b568:	429a      	cmp	r2, r3
 800b56a:	d21d      	bcs.n	800b5a8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	68da      	ldr	r2, [r3, #12]
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b57a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	695a      	ldr	r2, [r3, #20]
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	f022 0201 	bic.w	r2, r2, #1
 800b58a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	2220      	movs	r2, #32
 800b590:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	2220      	movs	r2, #32
 800b598:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	2200      	movs	r2, #0
 800b5a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800b5a4:	2303      	movs	r3, #3
 800b5a6:	e00f      	b.n	800b5c8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	681a      	ldr	r2, [r3, #0]
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	4013      	ands	r3, r2
 800b5b2:	68ba      	ldr	r2, [r7, #8]
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	bf0c      	ite	eq
 800b5b8:	2301      	moveq	r3, #1
 800b5ba:	2300      	movne	r3, #0
 800b5bc:	b2db      	uxtb	r3, r3
 800b5be:	461a      	mov	r2, r3
 800b5c0:	79fb      	ldrb	r3, [r7, #7]
 800b5c2:	429a      	cmp	r2, r3
 800b5c4:	d0c3      	beq.n	800b54e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b5c6:	2300      	movs	r3, #0
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3710      	adds	r7, #16
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bd80      	pop	{r7, pc}

0800b5d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5d4:	b085      	sub	sp, #20
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	691b      	ldr	r3, [r3, #16]
 800b5e0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	68da      	ldr	r2, [r3, #12]
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	430a      	orrs	r2, r1
 800b5ee:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	689a      	ldr	r2, [r3, #8]
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	691b      	ldr	r3, [r3, #16]
 800b5f8:	431a      	orrs	r2, r3
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	695b      	ldr	r3, [r3, #20]
 800b5fe:	431a      	orrs	r2, r3
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	69db      	ldr	r3, [r3, #28]
 800b604:	4313      	orrs	r3, r2
 800b606:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	68db      	ldr	r3, [r3, #12]
 800b60e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b612:	f023 030c 	bic.w	r3, r3, #12
 800b616:	687a      	ldr	r2, [r7, #4]
 800b618:	6812      	ldr	r2, [r2, #0]
 800b61a:	68f9      	ldr	r1, [r7, #12]
 800b61c:	430b      	orrs	r3, r1
 800b61e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	695b      	ldr	r3, [r3, #20]
 800b626:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	699a      	ldr	r2, [r3, #24]
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	430a      	orrs	r2, r1
 800b634:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	69db      	ldr	r3, [r3, #28]
 800b63a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b63e:	f040 818b 	bne.w	800b958 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	4ac1      	ldr	r2, [pc, #772]	; (800b94c <UART_SetConfig+0x37c>)
 800b648:	4293      	cmp	r3, r2
 800b64a:	d005      	beq.n	800b658 <UART_SetConfig+0x88>
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	4abf      	ldr	r2, [pc, #764]	; (800b950 <UART_SetConfig+0x380>)
 800b652:	4293      	cmp	r3, r2
 800b654:	f040 80bd 	bne.w	800b7d2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b658:	f7fd ff10 	bl	800947c <HAL_RCC_GetPCLK2Freq>
 800b65c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	461d      	mov	r5, r3
 800b662:	f04f 0600 	mov.w	r6, #0
 800b666:	46a8      	mov	r8, r5
 800b668:	46b1      	mov	r9, r6
 800b66a:	eb18 0308 	adds.w	r3, r8, r8
 800b66e:	eb49 0409 	adc.w	r4, r9, r9
 800b672:	4698      	mov	r8, r3
 800b674:	46a1      	mov	r9, r4
 800b676:	eb18 0805 	adds.w	r8, r8, r5
 800b67a:	eb49 0906 	adc.w	r9, r9, r6
 800b67e:	f04f 0100 	mov.w	r1, #0
 800b682:	f04f 0200 	mov.w	r2, #0
 800b686:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b68a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b68e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b692:	4688      	mov	r8, r1
 800b694:	4691      	mov	r9, r2
 800b696:	eb18 0005 	adds.w	r0, r8, r5
 800b69a:	eb49 0106 	adc.w	r1, r9, r6
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	685b      	ldr	r3, [r3, #4]
 800b6a2:	461d      	mov	r5, r3
 800b6a4:	f04f 0600 	mov.w	r6, #0
 800b6a8:	196b      	adds	r3, r5, r5
 800b6aa:	eb46 0406 	adc.w	r4, r6, r6
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	4623      	mov	r3, r4
 800b6b2:	f7f5 faa9 	bl	8000c08 <__aeabi_uldivmod>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	460c      	mov	r4, r1
 800b6ba:	461a      	mov	r2, r3
 800b6bc:	4ba5      	ldr	r3, [pc, #660]	; (800b954 <UART_SetConfig+0x384>)
 800b6be:	fba3 2302 	umull	r2, r3, r3, r2
 800b6c2:	095b      	lsrs	r3, r3, #5
 800b6c4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	461d      	mov	r5, r3
 800b6cc:	f04f 0600 	mov.w	r6, #0
 800b6d0:	46a9      	mov	r9, r5
 800b6d2:	46b2      	mov	sl, r6
 800b6d4:	eb19 0309 	adds.w	r3, r9, r9
 800b6d8:	eb4a 040a 	adc.w	r4, sl, sl
 800b6dc:	4699      	mov	r9, r3
 800b6de:	46a2      	mov	sl, r4
 800b6e0:	eb19 0905 	adds.w	r9, r9, r5
 800b6e4:	eb4a 0a06 	adc.w	sl, sl, r6
 800b6e8:	f04f 0100 	mov.w	r1, #0
 800b6ec:	f04f 0200 	mov.w	r2, #0
 800b6f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b6f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b6f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b6fc:	4689      	mov	r9, r1
 800b6fe:	4692      	mov	sl, r2
 800b700:	eb19 0005 	adds.w	r0, r9, r5
 800b704:	eb4a 0106 	adc.w	r1, sl, r6
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	685b      	ldr	r3, [r3, #4]
 800b70c:	461d      	mov	r5, r3
 800b70e:	f04f 0600 	mov.w	r6, #0
 800b712:	196b      	adds	r3, r5, r5
 800b714:	eb46 0406 	adc.w	r4, r6, r6
 800b718:	461a      	mov	r2, r3
 800b71a:	4623      	mov	r3, r4
 800b71c:	f7f5 fa74 	bl	8000c08 <__aeabi_uldivmod>
 800b720:	4603      	mov	r3, r0
 800b722:	460c      	mov	r4, r1
 800b724:	461a      	mov	r2, r3
 800b726:	4b8b      	ldr	r3, [pc, #556]	; (800b954 <UART_SetConfig+0x384>)
 800b728:	fba3 1302 	umull	r1, r3, r3, r2
 800b72c:	095b      	lsrs	r3, r3, #5
 800b72e:	2164      	movs	r1, #100	; 0x64
 800b730:	fb01 f303 	mul.w	r3, r1, r3
 800b734:	1ad3      	subs	r3, r2, r3
 800b736:	00db      	lsls	r3, r3, #3
 800b738:	3332      	adds	r3, #50	; 0x32
 800b73a:	4a86      	ldr	r2, [pc, #536]	; (800b954 <UART_SetConfig+0x384>)
 800b73c:	fba2 2303 	umull	r2, r3, r2, r3
 800b740:	095b      	lsrs	r3, r3, #5
 800b742:	005b      	lsls	r3, r3, #1
 800b744:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b748:	4498      	add	r8, r3
 800b74a:	68bb      	ldr	r3, [r7, #8]
 800b74c:	461d      	mov	r5, r3
 800b74e:	f04f 0600 	mov.w	r6, #0
 800b752:	46a9      	mov	r9, r5
 800b754:	46b2      	mov	sl, r6
 800b756:	eb19 0309 	adds.w	r3, r9, r9
 800b75a:	eb4a 040a 	adc.w	r4, sl, sl
 800b75e:	4699      	mov	r9, r3
 800b760:	46a2      	mov	sl, r4
 800b762:	eb19 0905 	adds.w	r9, r9, r5
 800b766:	eb4a 0a06 	adc.w	sl, sl, r6
 800b76a:	f04f 0100 	mov.w	r1, #0
 800b76e:	f04f 0200 	mov.w	r2, #0
 800b772:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b776:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b77a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b77e:	4689      	mov	r9, r1
 800b780:	4692      	mov	sl, r2
 800b782:	eb19 0005 	adds.w	r0, r9, r5
 800b786:	eb4a 0106 	adc.w	r1, sl, r6
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	685b      	ldr	r3, [r3, #4]
 800b78e:	461d      	mov	r5, r3
 800b790:	f04f 0600 	mov.w	r6, #0
 800b794:	196b      	adds	r3, r5, r5
 800b796:	eb46 0406 	adc.w	r4, r6, r6
 800b79a:	461a      	mov	r2, r3
 800b79c:	4623      	mov	r3, r4
 800b79e:	f7f5 fa33 	bl	8000c08 <__aeabi_uldivmod>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	460c      	mov	r4, r1
 800b7a6:	461a      	mov	r2, r3
 800b7a8:	4b6a      	ldr	r3, [pc, #424]	; (800b954 <UART_SetConfig+0x384>)
 800b7aa:	fba3 1302 	umull	r1, r3, r3, r2
 800b7ae:	095b      	lsrs	r3, r3, #5
 800b7b0:	2164      	movs	r1, #100	; 0x64
 800b7b2:	fb01 f303 	mul.w	r3, r1, r3
 800b7b6:	1ad3      	subs	r3, r2, r3
 800b7b8:	00db      	lsls	r3, r3, #3
 800b7ba:	3332      	adds	r3, #50	; 0x32
 800b7bc:	4a65      	ldr	r2, [pc, #404]	; (800b954 <UART_SetConfig+0x384>)
 800b7be:	fba2 2303 	umull	r2, r3, r2, r3
 800b7c2:	095b      	lsrs	r3, r3, #5
 800b7c4:	f003 0207 	and.w	r2, r3, #7
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	4442      	add	r2, r8
 800b7ce:	609a      	str	r2, [r3, #8]
 800b7d0:	e26f      	b.n	800bcb2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b7d2:	f7fd fe3f 	bl	8009454 <HAL_RCC_GetPCLK1Freq>
 800b7d6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b7d8:	68bb      	ldr	r3, [r7, #8]
 800b7da:	461d      	mov	r5, r3
 800b7dc:	f04f 0600 	mov.w	r6, #0
 800b7e0:	46a8      	mov	r8, r5
 800b7e2:	46b1      	mov	r9, r6
 800b7e4:	eb18 0308 	adds.w	r3, r8, r8
 800b7e8:	eb49 0409 	adc.w	r4, r9, r9
 800b7ec:	4698      	mov	r8, r3
 800b7ee:	46a1      	mov	r9, r4
 800b7f0:	eb18 0805 	adds.w	r8, r8, r5
 800b7f4:	eb49 0906 	adc.w	r9, r9, r6
 800b7f8:	f04f 0100 	mov.w	r1, #0
 800b7fc:	f04f 0200 	mov.w	r2, #0
 800b800:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b804:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b808:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b80c:	4688      	mov	r8, r1
 800b80e:	4691      	mov	r9, r2
 800b810:	eb18 0005 	adds.w	r0, r8, r5
 800b814:	eb49 0106 	adc.w	r1, r9, r6
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	685b      	ldr	r3, [r3, #4]
 800b81c:	461d      	mov	r5, r3
 800b81e:	f04f 0600 	mov.w	r6, #0
 800b822:	196b      	adds	r3, r5, r5
 800b824:	eb46 0406 	adc.w	r4, r6, r6
 800b828:	461a      	mov	r2, r3
 800b82a:	4623      	mov	r3, r4
 800b82c:	f7f5 f9ec 	bl	8000c08 <__aeabi_uldivmod>
 800b830:	4603      	mov	r3, r0
 800b832:	460c      	mov	r4, r1
 800b834:	461a      	mov	r2, r3
 800b836:	4b47      	ldr	r3, [pc, #284]	; (800b954 <UART_SetConfig+0x384>)
 800b838:	fba3 2302 	umull	r2, r3, r3, r2
 800b83c:	095b      	lsrs	r3, r3, #5
 800b83e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	461d      	mov	r5, r3
 800b846:	f04f 0600 	mov.w	r6, #0
 800b84a:	46a9      	mov	r9, r5
 800b84c:	46b2      	mov	sl, r6
 800b84e:	eb19 0309 	adds.w	r3, r9, r9
 800b852:	eb4a 040a 	adc.w	r4, sl, sl
 800b856:	4699      	mov	r9, r3
 800b858:	46a2      	mov	sl, r4
 800b85a:	eb19 0905 	adds.w	r9, r9, r5
 800b85e:	eb4a 0a06 	adc.w	sl, sl, r6
 800b862:	f04f 0100 	mov.w	r1, #0
 800b866:	f04f 0200 	mov.w	r2, #0
 800b86a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b86e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b872:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b876:	4689      	mov	r9, r1
 800b878:	4692      	mov	sl, r2
 800b87a:	eb19 0005 	adds.w	r0, r9, r5
 800b87e:	eb4a 0106 	adc.w	r1, sl, r6
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	685b      	ldr	r3, [r3, #4]
 800b886:	461d      	mov	r5, r3
 800b888:	f04f 0600 	mov.w	r6, #0
 800b88c:	196b      	adds	r3, r5, r5
 800b88e:	eb46 0406 	adc.w	r4, r6, r6
 800b892:	461a      	mov	r2, r3
 800b894:	4623      	mov	r3, r4
 800b896:	f7f5 f9b7 	bl	8000c08 <__aeabi_uldivmod>
 800b89a:	4603      	mov	r3, r0
 800b89c:	460c      	mov	r4, r1
 800b89e:	461a      	mov	r2, r3
 800b8a0:	4b2c      	ldr	r3, [pc, #176]	; (800b954 <UART_SetConfig+0x384>)
 800b8a2:	fba3 1302 	umull	r1, r3, r3, r2
 800b8a6:	095b      	lsrs	r3, r3, #5
 800b8a8:	2164      	movs	r1, #100	; 0x64
 800b8aa:	fb01 f303 	mul.w	r3, r1, r3
 800b8ae:	1ad3      	subs	r3, r2, r3
 800b8b0:	00db      	lsls	r3, r3, #3
 800b8b2:	3332      	adds	r3, #50	; 0x32
 800b8b4:	4a27      	ldr	r2, [pc, #156]	; (800b954 <UART_SetConfig+0x384>)
 800b8b6:	fba2 2303 	umull	r2, r3, r2, r3
 800b8ba:	095b      	lsrs	r3, r3, #5
 800b8bc:	005b      	lsls	r3, r3, #1
 800b8be:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b8c2:	4498      	add	r8, r3
 800b8c4:	68bb      	ldr	r3, [r7, #8]
 800b8c6:	461d      	mov	r5, r3
 800b8c8:	f04f 0600 	mov.w	r6, #0
 800b8cc:	46a9      	mov	r9, r5
 800b8ce:	46b2      	mov	sl, r6
 800b8d0:	eb19 0309 	adds.w	r3, r9, r9
 800b8d4:	eb4a 040a 	adc.w	r4, sl, sl
 800b8d8:	4699      	mov	r9, r3
 800b8da:	46a2      	mov	sl, r4
 800b8dc:	eb19 0905 	adds.w	r9, r9, r5
 800b8e0:	eb4a 0a06 	adc.w	sl, sl, r6
 800b8e4:	f04f 0100 	mov.w	r1, #0
 800b8e8:	f04f 0200 	mov.w	r2, #0
 800b8ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b8f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b8f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b8f8:	4689      	mov	r9, r1
 800b8fa:	4692      	mov	sl, r2
 800b8fc:	eb19 0005 	adds.w	r0, r9, r5
 800b900:	eb4a 0106 	adc.w	r1, sl, r6
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	685b      	ldr	r3, [r3, #4]
 800b908:	461d      	mov	r5, r3
 800b90a:	f04f 0600 	mov.w	r6, #0
 800b90e:	196b      	adds	r3, r5, r5
 800b910:	eb46 0406 	adc.w	r4, r6, r6
 800b914:	461a      	mov	r2, r3
 800b916:	4623      	mov	r3, r4
 800b918:	f7f5 f976 	bl	8000c08 <__aeabi_uldivmod>
 800b91c:	4603      	mov	r3, r0
 800b91e:	460c      	mov	r4, r1
 800b920:	461a      	mov	r2, r3
 800b922:	4b0c      	ldr	r3, [pc, #48]	; (800b954 <UART_SetConfig+0x384>)
 800b924:	fba3 1302 	umull	r1, r3, r3, r2
 800b928:	095b      	lsrs	r3, r3, #5
 800b92a:	2164      	movs	r1, #100	; 0x64
 800b92c:	fb01 f303 	mul.w	r3, r1, r3
 800b930:	1ad3      	subs	r3, r2, r3
 800b932:	00db      	lsls	r3, r3, #3
 800b934:	3332      	adds	r3, #50	; 0x32
 800b936:	4a07      	ldr	r2, [pc, #28]	; (800b954 <UART_SetConfig+0x384>)
 800b938:	fba2 2303 	umull	r2, r3, r2, r3
 800b93c:	095b      	lsrs	r3, r3, #5
 800b93e:	f003 0207 	and.w	r2, r3, #7
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	4442      	add	r2, r8
 800b948:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b94a:	e1b2      	b.n	800bcb2 <UART_SetConfig+0x6e2>
 800b94c:	40011000 	.word	0x40011000
 800b950:	40011400 	.word	0x40011400
 800b954:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	4ad7      	ldr	r2, [pc, #860]	; (800bcbc <UART_SetConfig+0x6ec>)
 800b95e:	4293      	cmp	r3, r2
 800b960:	d005      	beq.n	800b96e <UART_SetConfig+0x39e>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	4ad6      	ldr	r2, [pc, #856]	; (800bcc0 <UART_SetConfig+0x6f0>)
 800b968:	4293      	cmp	r3, r2
 800b96a:	f040 80d1 	bne.w	800bb10 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b96e:	f7fd fd85 	bl	800947c <HAL_RCC_GetPCLK2Freq>
 800b972:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b974:	68bb      	ldr	r3, [r7, #8]
 800b976:	469a      	mov	sl, r3
 800b978:	f04f 0b00 	mov.w	fp, #0
 800b97c:	46d0      	mov	r8, sl
 800b97e:	46d9      	mov	r9, fp
 800b980:	eb18 0308 	adds.w	r3, r8, r8
 800b984:	eb49 0409 	adc.w	r4, r9, r9
 800b988:	4698      	mov	r8, r3
 800b98a:	46a1      	mov	r9, r4
 800b98c:	eb18 080a 	adds.w	r8, r8, sl
 800b990:	eb49 090b 	adc.w	r9, r9, fp
 800b994:	f04f 0100 	mov.w	r1, #0
 800b998:	f04f 0200 	mov.w	r2, #0
 800b99c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b9a0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b9a4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b9a8:	4688      	mov	r8, r1
 800b9aa:	4691      	mov	r9, r2
 800b9ac:	eb1a 0508 	adds.w	r5, sl, r8
 800b9b0:	eb4b 0609 	adc.w	r6, fp, r9
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	685b      	ldr	r3, [r3, #4]
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	f04f 0200 	mov.w	r2, #0
 800b9be:	f04f 0300 	mov.w	r3, #0
 800b9c2:	f04f 0400 	mov.w	r4, #0
 800b9c6:	0094      	lsls	r4, r2, #2
 800b9c8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b9cc:	008b      	lsls	r3, r1, #2
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	4623      	mov	r3, r4
 800b9d2:	4628      	mov	r0, r5
 800b9d4:	4631      	mov	r1, r6
 800b9d6:	f7f5 f917 	bl	8000c08 <__aeabi_uldivmod>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	460c      	mov	r4, r1
 800b9de:	461a      	mov	r2, r3
 800b9e0:	4bb8      	ldr	r3, [pc, #736]	; (800bcc4 <UART_SetConfig+0x6f4>)
 800b9e2:	fba3 2302 	umull	r2, r3, r3, r2
 800b9e6:	095b      	lsrs	r3, r3, #5
 800b9e8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	469b      	mov	fp, r3
 800b9f0:	f04f 0c00 	mov.w	ip, #0
 800b9f4:	46d9      	mov	r9, fp
 800b9f6:	46e2      	mov	sl, ip
 800b9f8:	eb19 0309 	adds.w	r3, r9, r9
 800b9fc:	eb4a 040a 	adc.w	r4, sl, sl
 800ba00:	4699      	mov	r9, r3
 800ba02:	46a2      	mov	sl, r4
 800ba04:	eb19 090b 	adds.w	r9, r9, fp
 800ba08:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ba0c:	f04f 0100 	mov.w	r1, #0
 800ba10:	f04f 0200 	mov.w	r2, #0
 800ba14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ba18:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ba1c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ba20:	4689      	mov	r9, r1
 800ba22:	4692      	mov	sl, r2
 800ba24:	eb1b 0509 	adds.w	r5, fp, r9
 800ba28:	eb4c 060a 	adc.w	r6, ip, sl
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	685b      	ldr	r3, [r3, #4]
 800ba30:	4619      	mov	r1, r3
 800ba32:	f04f 0200 	mov.w	r2, #0
 800ba36:	f04f 0300 	mov.w	r3, #0
 800ba3a:	f04f 0400 	mov.w	r4, #0
 800ba3e:	0094      	lsls	r4, r2, #2
 800ba40:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ba44:	008b      	lsls	r3, r1, #2
 800ba46:	461a      	mov	r2, r3
 800ba48:	4623      	mov	r3, r4
 800ba4a:	4628      	mov	r0, r5
 800ba4c:	4631      	mov	r1, r6
 800ba4e:	f7f5 f8db 	bl	8000c08 <__aeabi_uldivmod>
 800ba52:	4603      	mov	r3, r0
 800ba54:	460c      	mov	r4, r1
 800ba56:	461a      	mov	r2, r3
 800ba58:	4b9a      	ldr	r3, [pc, #616]	; (800bcc4 <UART_SetConfig+0x6f4>)
 800ba5a:	fba3 1302 	umull	r1, r3, r3, r2
 800ba5e:	095b      	lsrs	r3, r3, #5
 800ba60:	2164      	movs	r1, #100	; 0x64
 800ba62:	fb01 f303 	mul.w	r3, r1, r3
 800ba66:	1ad3      	subs	r3, r2, r3
 800ba68:	011b      	lsls	r3, r3, #4
 800ba6a:	3332      	adds	r3, #50	; 0x32
 800ba6c:	4a95      	ldr	r2, [pc, #596]	; (800bcc4 <UART_SetConfig+0x6f4>)
 800ba6e:	fba2 2303 	umull	r2, r3, r2, r3
 800ba72:	095b      	lsrs	r3, r3, #5
 800ba74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ba78:	4498      	add	r8, r3
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	469b      	mov	fp, r3
 800ba7e:	f04f 0c00 	mov.w	ip, #0
 800ba82:	46d9      	mov	r9, fp
 800ba84:	46e2      	mov	sl, ip
 800ba86:	eb19 0309 	adds.w	r3, r9, r9
 800ba8a:	eb4a 040a 	adc.w	r4, sl, sl
 800ba8e:	4699      	mov	r9, r3
 800ba90:	46a2      	mov	sl, r4
 800ba92:	eb19 090b 	adds.w	r9, r9, fp
 800ba96:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ba9a:	f04f 0100 	mov.w	r1, #0
 800ba9e:	f04f 0200 	mov.w	r2, #0
 800baa2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800baa6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800baaa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800baae:	4689      	mov	r9, r1
 800bab0:	4692      	mov	sl, r2
 800bab2:	eb1b 0509 	adds.w	r5, fp, r9
 800bab6:	eb4c 060a 	adc.w	r6, ip, sl
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	685b      	ldr	r3, [r3, #4]
 800babe:	4619      	mov	r1, r3
 800bac0:	f04f 0200 	mov.w	r2, #0
 800bac4:	f04f 0300 	mov.w	r3, #0
 800bac8:	f04f 0400 	mov.w	r4, #0
 800bacc:	0094      	lsls	r4, r2, #2
 800bace:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bad2:	008b      	lsls	r3, r1, #2
 800bad4:	461a      	mov	r2, r3
 800bad6:	4623      	mov	r3, r4
 800bad8:	4628      	mov	r0, r5
 800bada:	4631      	mov	r1, r6
 800badc:	f7f5 f894 	bl	8000c08 <__aeabi_uldivmod>
 800bae0:	4603      	mov	r3, r0
 800bae2:	460c      	mov	r4, r1
 800bae4:	461a      	mov	r2, r3
 800bae6:	4b77      	ldr	r3, [pc, #476]	; (800bcc4 <UART_SetConfig+0x6f4>)
 800bae8:	fba3 1302 	umull	r1, r3, r3, r2
 800baec:	095b      	lsrs	r3, r3, #5
 800baee:	2164      	movs	r1, #100	; 0x64
 800baf0:	fb01 f303 	mul.w	r3, r1, r3
 800baf4:	1ad3      	subs	r3, r2, r3
 800baf6:	011b      	lsls	r3, r3, #4
 800baf8:	3332      	adds	r3, #50	; 0x32
 800bafa:	4a72      	ldr	r2, [pc, #456]	; (800bcc4 <UART_SetConfig+0x6f4>)
 800bafc:	fba2 2303 	umull	r2, r3, r2, r3
 800bb00:	095b      	lsrs	r3, r3, #5
 800bb02:	f003 020f 	and.w	r2, r3, #15
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	4442      	add	r2, r8
 800bb0c:	609a      	str	r2, [r3, #8]
 800bb0e:	e0d0      	b.n	800bcb2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800bb10:	f7fd fca0 	bl	8009454 <HAL_RCC_GetPCLK1Freq>
 800bb14:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	469a      	mov	sl, r3
 800bb1a:	f04f 0b00 	mov.w	fp, #0
 800bb1e:	46d0      	mov	r8, sl
 800bb20:	46d9      	mov	r9, fp
 800bb22:	eb18 0308 	adds.w	r3, r8, r8
 800bb26:	eb49 0409 	adc.w	r4, r9, r9
 800bb2a:	4698      	mov	r8, r3
 800bb2c:	46a1      	mov	r9, r4
 800bb2e:	eb18 080a 	adds.w	r8, r8, sl
 800bb32:	eb49 090b 	adc.w	r9, r9, fp
 800bb36:	f04f 0100 	mov.w	r1, #0
 800bb3a:	f04f 0200 	mov.w	r2, #0
 800bb3e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800bb42:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800bb46:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800bb4a:	4688      	mov	r8, r1
 800bb4c:	4691      	mov	r9, r2
 800bb4e:	eb1a 0508 	adds.w	r5, sl, r8
 800bb52:	eb4b 0609 	adc.w	r6, fp, r9
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	685b      	ldr	r3, [r3, #4]
 800bb5a:	4619      	mov	r1, r3
 800bb5c:	f04f 0200 	mov.w	r2, #0
 800bb60:	f04f 0300 	mov.w	r3, #0
 800bb64:	f04f 0400 	mov.w	r4, #0
 800bb68:	0094      	lsls	r4, r2, #2
 800bb6a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bb6e:	008b      	lsls	r3, r1, #2
 800bb70:	461a      	mov	r2, r3
 800bb72:	4623      	mov	r3, r4
 800bb74:	4628      	mov	r0, r5
 800bb76:	4631      	mov	r1, r6
 800bb78:	f7f5 f846 	bl	8000c08 <__aeabi_uldivmod>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	460c      	mov	r4, r1
 800bb80:	461a      	mov	r2, r3
 800bb82:	4b50      	ldr	r3, [pc, #320]	; (800bcc4 <UART_SetConfig+0x6f4>)
 800bb84:	fba3 2302 	umull	r2, r3, r3, r2
 800bb88:	095b      	lsrs	r3, r3, #5
 800bb8a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800bb8e:	68bb      	ldr	r3, [r7, #8]
 800bb90:	469b      	mov	fp, r3
 800bb92:	f04f 0c00 	mov.w	ip, #0
 800bb96:	46d9      	mov	r9, fp
 800bb98:	46e2      	mov	sl, ip
 800bb9a:	eb19 0309 	adds.w	r3, r9, r9
 800bb9e:	eb4a 040a 	adc.w	r4, sl, sl
 800bba2:	4699      	mov	r9, r3
 800bba4:	46a2      	mov	sl, r4
 800bba6:	eb19 090b 	adds.w	r9, r9, fp
 800bbaa:	eb4a 0a0c 	adc.w	sl, sl, ip
 800bbae:	f04f 0100 	mov.w	r1, #0
 800bbb2:	f04f 0200 	mov.w	r2, #0
 800bbb6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bbba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bbbe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bbc2:	4689      	mov	r9, r1
 800bbc4:	4692      	mov	sl, r2
 800bbc6:	eb1b 0509 	adds.w	r5, fp, r9
 800bbca:	eb4c 060a 	adc.w	r6, ip, sl
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	685b      	ldr	r3, [r3, #4]
 800bbd2:	4619      	mov	r1, r3
 800bbd4:	f04f 0200 	mov.w	r2, #0
 800bbd8:	f04f 0300 	mov.w	r3, #0
 800bbdc:	f04f 0400 	mov.w	r4, #0
 800bbe0:	0094      	lsls	r4, r2, #2
 800bbe2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bbe6:	008b      	lsls	r3, r1, #2
 800bbe8:	461a      	mov	r2, r3
 800bbea:	4623      	mov	r3, r4
 800bbec:	4628      	mov	r0, r5
 800bbee:	4631      	mov	r1, r6
 800bbf0:	f7f5 f80a 	bl	8000c08 <__aeabi_uldivmod>
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	460c      	mov	r4, r1
 800bbf8:	461a      	mov	r2, r3
 800bbfa:	4b32      	ldr	r3, [pc, #200]	; (800bcc4 <UART_SetConfig+0x6f4>)
 800bbfc:	fba3 1302 	umull	r1, r3, r3, r2
 800bc00:	095b      	lsrs	r3, r3, #5
 800bc02:	2164      	movs	r1, #100	; 0x64
 800bc04:	fb01 f303 	mul.w	r3, r1, r3
 800bc08:	1ad3      	subs	r3, r2, r3
 800bc0a:	011b      	lsls	r3, r3, #4
 800bc0c:	3332      	adds	r3, #50	; 0x32
 800bc0e:	4a2d      	ldr	r2, [pc, #180]	; (800bcc4 <UART_SetConfig+0x6f4>)
 800bc10:	fba2 2303 	umull	r2, r3, r2, r3
 800bc14:	095b      	lsrs	r3, r3, #5
 800bc16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bc1a:	4498      	add	r8, r3
 800bc1c:	68bb      	ldr	r3, [r7, #8]
 800bc1e:	469b      	mov	fp, r3
 800bc20:	f04f 0c00 	mov.w	ip, #0
 800bc24:	46d9      	mov	r9, fp
 800bc26:	46e2      	mov	sl, ip
 800bc28:	eb19 0309 	adds.w	r3, r9, r9
 800bc2c:	eb4a 040a 	adc.w	r4, sl, sl
 800bc30:	4699      	mov	r9, r3
 800bc32:	46a2      	mov	sl, r4
 800bc34:	eb19 090b 	adds.w	r9, r9, fp
 800bc38:	eb4a 0a0c 	adc.w	sl, sl, ip
 800bc3c:	f04f 0100 	mov.w	r1, #0
 800bc40:	f04f 0200 	mov.w	r2, #0
 800bc44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bc48:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bc4c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bc50:	4689      	mov	r9, r1
 800bc52:	4692      	mov	sl, r2
 800bc54:	eb1b 0509 	adds.w	r5, fp, r9
 800bc58:	eb4c 060a 	adc.w	r6, ip, sl
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	685b      	ldr	r3, [r3, #4]
 800bc60:	4619      	mov	r1, r3
 800bc62:	f04f 0200 	mov.w	r2, #0
 800bc66:	f04f 0300 	mov.w	r3, #0
 800bc6a:	f04f 0400 	mov.w	r4, #0
 800bc6e:	0094      	lsls	r4, r2, #2
 800bc70:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bc74:	008b      	lsls	r3, r1, #2
 800bc76:	461a      	mov	r2, r3
 800bc78:	4623      	mov	r3, r4
 800bc7a:	4628      	mov	r0, r5
 800bc7c:	4631      	mov	r1, r6
 800bc7e:	f7f4 ffc3 	bl	8000c08 <__aeabi_uldivmod>
 800bc82:	4603      	mov	r3, r0
 800bc84:	460c      	mov	r4, r1
 800bc86:	461a      	mov	r2, r3
 800bc88:	4b0e      	ldr	r3, [pc, #56]	; (800bcc4 <UART_SetConfig+0x6f4>)
 800bc8a:	fba3 1302 	umull	r1, r3, r3, r2
 800bc8e:	095b      	lsrs	r3, r3, #5
 800bc90:	2164      	movs	r1, #100	; 0x64
 800bc92:	fb01 f303 	mul.w	r3, r1, r3
 800bc96:	1ad3      	subs	r3, r2, r3
 800bc98:	011b      	lsls	r3, r3, #4
 800bc9a:	3332      	adds	r3, #50	; 0x32
 800bc9c:	4a09      	ldr	r2, [pc, #36]	; (800bcc4 <UART_SetConfig+0x6f4>)
 800bc9e:	fba2 2303 	umull	r2, r3, r2, r3
 800bca2:	095b      	lsrs	r3, r3, #5
 800bca4:	f003 020f 	and.w	r2, r3, #15
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	4442      	add	r2, r8
 800bcae:	609a      	str	r2, [r3, #8]
}
 800bcb0:	e7ff      	b.n	800bcb2 <UART_SetConfig+0x6e2>
 800bcb2:	bf00      	nop
 800bcb4:	3714      	adds	r7, #20
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcbc:	40011000 	.word	0x40011000
 800bcc0:	40011400 	.word	0x40011400
 800bcc4:	51eb851f 	.word	0x51eb851f

0800bcc8 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b084      	sub	sp, #16
 800bccc:	af04      	add	r7, sp, #16
  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800bcce:	f000 fb1f 	bl	800c310 <lwip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 800bcd2:	4b19      	ldr	r3, [pc, #100]	; (800bd38 <MX_LWIP_Init+0x70>)
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	601a      	str	r2, [r3, #0]
  netmask.addr = 0;
 800bcd8:	4b18      	ldr	r3, [pc, #96]	; (800bd3c <MX_LWIP_Init+0x74>)
 800bcda:	2200      	movs	r2, #0
 800bcdc:	601a      	str	r2, [r3, #0]
  gw.addr = 0;
 800bcde:	4b18      	ldr	r3, [pc, #96]	; (800bd40 <MX_LWIP_Init+0x78>)
 800bce0:	2200      	movs	r2, #0
 800bce2:	601a      	str	r2, [r3, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800bce4:	4b17      	ldr	r3, [pc, #92]	; (800bd44 <MX_LWIP_Init+0x7c>)
 800bce6:	9302      	str	r3, [sp, #8]
 800bce8:	4b17      	ldr	r3, [pc, #92]	; (800bd48 <MX_LWIP_Init+0x80>)
 800bcea:	9301      	str	r3, [sp, #4]
 800bcec:	2300      	movs	r3, #0
 800bcee:	9300      	str	r3, [sp, #0]
 800bcf0:	4b13      	ldr	r3, [pc, #76]	; (800bd40 <MX_LWIP_Init+0x78>)
 800bcf2:	4a12      	ldr	r2, [pc, #72]	; (800bd3c <MX_LWIP_Init+0x74>)
 800bcf4:	4910      	ldr	r1, [pc, #64]	; (800bd38 <MX_LWIP_Init+0x70>)
 800bcf6:	4815      	ldr	r0, [pc, #84]	; (800bd4c <MX_LWIP_Init+0x84>)
 800bcf8:	f000 ffb0 	bl	800cc5c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800bcfc:	4813      	ldr	r0, [pc, #76]	; (800bd4c <MX_LWIP_Init+0x84>)
 800bcfe:	f001 f967 	bl	800cfd0 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800bd02:	4b12      	ldr	r3, [pc, #72]	; (800bd4c <MX_LWIP_Init+0x84>)
 800bd04:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800bd08:	089b      	lsrs	r3, r3, #2
 800bd0a:	f003 0301 	and.w	r3, r3, #1
 800bd0e:	b2db      	uxtb	r3, r3
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d003      	beq.n	800bd1c <MX_LWIP_Init+0x54>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800bd14:	480d      	ldr	r0, [pc, #52]	; (800bd4c <MX_LWIP_Init+0x84>)
 800bd16:	f001 f96b 	bl	800cff0 <netif_set_up>
 800bd1a:	e002      	b.n	800bd22 <MX_LWIP_Init+0x5a>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800bd1c:	480b      	ldr	r0, [pc, #44]	; (800bd4c <MX_LWIP_Init+0x84>)
 800bd1e:	f001 f9d3 	bl	800d0c8 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800bd22:	490b      	ldr	r1, [pc, #44]	; (800bd50 <MX_LWIP_Init+0x88>)
 800bd24:	4809      	ldr	r0, [pc, #36]	; (800bd4c <MX_LWIP_Init+0x84>)
 800bd26:	f001 fa01 	bl	800d12c <netif_set_link_callback>

  /* Create the Ethernet link handler thread */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 800bd2a:	4808      	ldr	r0, [pc, #32]	; (800bd4c <MX_LWIP_Init+0x84>)
 800bd2c:	f008 fa8e 	bl	801424c <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800bd30:	bf00      	nop
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}
 800bd36:	bf00      	nop
 800bd38:	20000f30 	.word	0x20000f30
 800bd3c:	20000f34 	.word	0x20000f34
 800bd40:	20000f38 	.word	0x20000f38
 800bd44:	08017c09 	.word	0x08017c09
 800bd48:	0800c13d 	.word	0x0800c13d
 800bd4c:	20000ef8 	.word	0x20000ef8
 800bd50:	0800c1a9 	.word	0x0800c1a9

0800bd54 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b08e      	sub	sp, #56	; 0x38
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bd5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bd60:	2200      	movs	r2, #0
 800bd62:	601a      	str	r2, [r3, #0]
 800bd64:	605a      	str	r2, [r3, #4]
 800bd66:	609a      	str	r2, [r3, #8]
 800bd68:	60da      	str	r2, [r3, #12]
 800bd6a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	4a46      	ldr	r2, [pc, #280]	; (800be8c <HAL_ETH_MspInit+0x138>)
 800bd72:	4293      	cmp	r3, r2
 800bd74:	f040 8085 	bne.w	800be82 <HAL_ETH_MspInit+0x12e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800bd78:	2300      	movs	r3, #0
 800bd7a:	623b      	str	r3, [r7, #32]
 800bd7c:	4b44      	ldr	r3, [pc, #272]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bd7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd80:	4a43      	ldr	r2, [pc, #268]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bd82:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800bd86:	6313      	str	r3, [r2, #48]	; 0x30
 800bd88:	4b41      	ldr	r3, [pc, #260]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bd8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd90:	623b      	str	r3, [r7, #32]
 800bd92:	6a3b      	ldr	r3, [r7, #32]
 800bd94:	2300      	movs	r3, #0
 800bd96:	61fb      	str	r3, [r7, #28]
 800bd98:	4b3d      	ldr	r3, [pc, #244]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bd9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd9c:	4a3c      	ldr	r2, [pc, #240]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bd9e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bda2:	6313      	str	r3, [r2, #48]	; 0x30
 800bda4:	4b3a      	ldr	r3, [pc, #232]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bda6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bda8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bdac:	61fb      	str	r3, [r7, #28]
 800bdae:	69fb      	ldr	r3, [r7, #28]
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	61bb      	str	r3, [r7, #24]
 800bdb4:	4b36      	ldr	r3, [pc, #216]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bdb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdb8:	4a35      	ldr	r2, [pc, #212]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bdba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bdbe:	6313      	str	r3, [r2, #48]	; 0x30
 800bdc0:	4b33      	ldr	r3, [pc, #204]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bdc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bdc8:	61bb      	str	r3, [r7, #24]
 800bdca:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bdcc:	2300      	movs	r3, #0
 800bdce:	617b      	str	r3, [r7, #20]
 800bdd0:	4b2f      	ldr	r3, [pc, #188]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bdd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdd4:	4a2e      	ldr	r2, [pc, #184]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bdd6:	f043 0304 	orr.w	r3, r3, #4
 800bdda:	6313      	str	r3, [r2, #48]	; 0x30
 800bddc:	4b2c      	ldr	r3, [pc, #176]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bdde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bde0:	f003 0304 	and.w	r3, r3, #4
 800bde4:	617b      	str	r3, [r7, #20]
 800bde6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bde8:	2300      	movs	r3, #0
 800bdea:	613b      	str	r3, [r7, #16]
 800bdec:	4b28      	ldr	r3, [pc, #160]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bdee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdf0:	4a27      	ldr	r2, [pc, #156]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bdf2:	f043 0301 	orr.w	r3, r3, #1
 800bdf6:	6313      	str	r3, [r2, #48]	; 0x30
 800bdf8:	4b25      	ldr	r3, [pc, #148]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800bdfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdfc:	f003 0301 	and.w	r3, r3, #1
 800be00:	613b      	str	r3, [r7, #16]
 800be02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800be04:	2300      	movs	r3, #0
 800be06:	60fb      	str	r3, [r7, #12]
 800be08:	4b21      	ldr	r3, [pc, #132]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800be0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be0c:	4a20      	ldr	r2, [pc, #128]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800be0e:	f043 0302 	orr.w	r3, r3, #2
 800be12:	6313      	str	r3, [r2, #48]	; 0x30
 800be14:	4b1e      	ldr	r3, [pc, #120]	; (800be90 <HAL_ETH_MspInit+0x13c>)
 800be16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be18:	f003 0302 	and.w	r3, r3, #2
 800be1c:	60fb      	str	r3, [r7, #12]
 800be1e:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800be20:	2332      	movs	r3, #50	; 0x32
 800be22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800be24:	2302      	movs	r3, #2
 800be26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be28:	2300      	movs	r3, #0
 800be2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800be2c:	2303      	movs	r3, #3
 800be2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800be30:	230b      	movs	r3, #11
 800be32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800be34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800be38:	4619      	mov	r1, r3
 800be3a:	4816      	ldr	r0, [pc, #88]	; (800be94 <HAL_ETH_MspInit+0x140>)
 800be3c:	f7fc fcea 	bl	8008814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800be40:	2386      	movs	r3, #134	; 0x86
 800be42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800be44:	2302      	movs	r3, #2
 800be46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be48:	2300      	movs	r3, #0
 800be4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800be4c:	2303      	movs	r3, #3
 800be4e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800be50:	230b      	movs	r3, #11
 800be52:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800be54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800be58:	4619      	mov	r1, r3
 800be5a:	480f      	ldr	r0, [pc, #60]	; (800be98 <HAL_ETH_MspInit+0x144>)
 800be5c:	f7fc fcda 	bl	8008814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800be60:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800be64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800be66:	2302      	movs	r3, #2
 800be68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be6a:	2300      	movs	r3, #0
 800be6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800be6e:	2303      	movs	r3, #3
 800be70:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800be72:	230b      	movs	r3, #11
 800be74:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800be76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800be7a:	4619      	mov	r1, r3
 800be7c:	4807      	ldr	r0, [pc, #28]	; (800be9c <HAL_ETH_MspInit+0x148>)
 800be7e:	f7fc fcc9 	bl	8008814 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800be82:	bf00      	nop
 800be84:	3738      	adds	r7, #56	; 0x38
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}
 800be8a:	bf00      	nop
 800be8c:	40028000 	.word	0x40028000
 800be90:	40023800 	.word	0x40023800
 800be94:	40020800 	.word	0x40020800
 800be98:	40020000 	.word	0x40020000
 800be9c:	40020400 	.word	0x40020400

0800bea0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b086      	sub	sp, #24
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800bea8:	2300      	movs	r3, #0
 800beaa:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800beac:	4b4e      	ldr	r3, [pc, #312]	; (800bfe8 <low_level_init+0x148>)
 800beae:	4a4f      	ldr	r2, [pc, #316]	; (800bfec <low_level_init+0x14c>)
 800beb0:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800beb2:	4b4d      	ldr	r3, [pc, #308]	; (800bfe8 <low_level_init+0x148>)
 800beb4:	2201      	movs	r2, #1
 800beb6:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 800beb8:	4b4b      	ldr	r3, [pc, #300]	; (800bfe8 <low_level_init+0x148>)
 800beba:	2201      	movs	r2, #1
 800bebc:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x02;
 800bebe:	2302      	movs	r3, #2
 800bec0:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x00;
 800bec2:	2300      	movs	r3, #0
 800bec4:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0x00;
 800bec6:	2300      	movs	r3, #0
 800bec8:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800beca:	2300      	movs	r3, #0
 800becc:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800bece:	2300      	movs	r3, #0
 800bed0:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800bed2:	2300      	movs	r3, #0
 800bed4:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800bed6:	4a44      	ldr	r2, [pc, #272]	; (800bfe8 <low_level_init+0x148>)
 800bed8:	f107 0308 	add.w	r3, r7, #8
 800bedc:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800bede:	4b42      	ldr	r3, [pc, #264]	; (800bfe8 <low_level_init+0x148>)
 800bee0:	2200      	movs	r2, #0
 800bee2:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800bee4:	4b40      	ldr	r3, [pc, #256]	; (800bfe8 <low_level_init+0x148>)
 800bee6:	2200      	movs	r2, #0
 800bee8:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800beea:	4b3f      	ldr	r3, [pc, #252]	; (800bfe8 <low_level_init+0x148>)
 800beec:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800bef0:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800bef2:	483d      	ldr	r0, [pc, #244]	; (800bfe8 <low_level_init+0x148>)
 800bef4:	f7fb fbec 	bl	80076d0 <HAL_ETH_Init>
 800bef8:	4603      	mov	r3, r0
 800befa:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800befc:	7dfb      	ldrb	r3, [r7, #23]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d108      	bne.n	800bf14 <low_level_init+0x74>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800bf08:	f043 0304 	orr.w	r3, r3, #4
 800bf0c:	b2da      	uxtb	r2, r3
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800bf14:	2304      	movs	r3, #4
 800bf16:	4a36      	ldr	r2, [pc, #216]	; (800bff0 <low_level_init+0x150>)
 800bf18:	4936      	ldr	r1, [pc, #216]	; (800bff4 <low_level_init+0x154>)
 800bf1a:	4833      	ldr	r0, [pc, #204]	; (800bfe8 <low_level_init+0x148>)
 800bf1c:	f7fb fd76 	bl	8007a0c <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800bf20:	2304      	movs	r3, #4
 800bf22:	4a35      	ldr	r2, [pc, #212]	; (800bff8 <low_level_init+0x158>)
 800bf24:	4935      	ldr	r1, [pc, #212]	; (800bffc <low_level_init+0x15c>)
 800bf26:	4830      	ldr	r0, [pc, #192]	; (800bfe8 <low_level_init+0x148>)
 800bf28:	f7fb fdd9 	bl	8007ade <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2206      	movs	r2, #6
 800bf30:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800bf34:	4b2c      	ldr	r3, [pc, #176]	; (800bfe8 <low_level_init+0x148>)
 800bf36:	695b      	ldr	r3, [r3, #20]
 800bf38:	781a      	ldrb	r2, [r3, #0]
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800bf40:	4b29      	ldr	r3, [pc, #164]	; (800bfe8 <low_level_init+0x148>)
 800bf42:	695b      	ldr	r3, [r3, #20]
 800bf44:	785a      	ldrb	r2, [r3, #1]
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800bf4c:	4b26      	ldr	r3, [pc, #152]	; (800bfe8 <low_level_init+0x148>)
 800bf4e:	695b      	ldr	r3, [r3, #20]
 800bf50:	789a      	ldrb	r2, [r3, #2]
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800bf58:	4b23      	ldr	r3, [pc, #140]	; (800bfe8 <low_level_init+0x148>)
 800bf5a:	695b      	ldr	r3, [r3, #20]
 800bf5c:	78da      	ldrb	r2, [r3, #3]
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800bf64:	4b20      	ldr	r3, [pc, #128]	; (800bfe8 <low_level_init+0x148>)
 800bf66:	695b      	ldr	r3, [r3, #20]
 800bf68:	791a      	ldrb	r2, [r3, #4]
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800bf70:	4b1d      	ldr	r3, [pc, #116]	; (800bfe8 <low_level_init+0x148>)
 800bf72:	695b      	ldr	r3, [r3, #20]
 800bf74:	795a      	ldrb	r2, [r3, #5]
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = 1500;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800bf82:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800bf8a:	f043 030a 	orr.w	r3, r3, #10
 800bf8e:	b2da      	uxtb	r2, r3
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800bf96:	4814      	ldr	r0, [pc, #80]	; (800bfe8 <low_level_init+0x148>)
 800bf98:	f7fb ffc6 	bl	8007f28 <HAL_ETH_Start>

/* USER CODE END PHY_PRE_CONFIG */

  /**** Configure PHY to generate an interrupt when Eth Link state changes ****/
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MICR, &regvalue);
 800bf9c:	f107 0310 	add.w	r3, r7, #16
 800bfa0:	461a      	mov	r2, r3
 800bfa2:	2111      	movs	r1, #17
 800bfa4:	4810      	ldr	r0, [pc, #64]	; (800bfe8 <low_level_init+0x148>)
 800bfa6:	f7fb fef1 	bl	8007d8c <HAL_ETH_ReadPHYRegister>

  regvalue |= (PHY_MICR_INT_EN | PHY_MICR_INT_OE);
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	f043 0303 	orr.w	r3, r3, #3
 800bfb0:	613b      	str	r3, [r7, #16]

  /* Enable Interrupts */
  HAL_ETH_WritePHYRegister(&heth, PHY_MICR, regvalue );
 800bfb2:	693b      	ldr	r3, [r7, #16]
 800bfb4:	461a      	mov	r2, r3
 800bfb6:	2111      	movs	r1, #17
 800bfb8:	480b      	ldr	r0, [pc, #44]	; (800bfe8 <low_level_init+0x148>)
 800bfba:	f7fb ff4f 	bl	8007e5c <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MISR, &regvalue);
 800bfbe:	f107 0310 	add.w	r3, r7, #16
 800bfc2:	461a      	mov	r2, r3
 800bfc4:	2112      	movs	r1, #18
 800bfc6:	4808      	ldr	r0, [pc, #32]	; (800bfe8 <low_level_init+0x148>)
 800bfc8:	f7fb fee0 	bl	8007d8c <HAL_ETH_ReadPHYRegister>

  regvalue |= PHY_MISR_LINK_INT_EN;
 800bfcc:	693b      	ldr	r3, [r7, #16]
 800bfce:	f043 0320 	orr.w	r3, r3, #32
 800bfd2:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_MISR, regvalue);
 800bfd4:	693b      	ldr	r3, [r7, #16]
 800bfd6:	461a      	mov	r2, r3
 800bfd8:	2112      	movs	r1, #18
 800bfda:	4803      	ldr	r0, [pc, #12]	; (800bfe8 <low_level_init+0x148>)
 800bfdc:	f7fb ff3e 	bl	8007e5c <HAL_ETH_WritePHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800bfe0:	bf00      	nop
 800bfe2:	3718      	adds	r7, #24
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	bd80      	pop	{r7, pc}
 800bfe8:	2000280c 	.word	0x2000280c
 800bfec:	40028000 	.word	0x40028000
 800bff0:	20002854 	.word	0x20002854
 800bff4:	20000f3c 	.word	0x20000f3c
 800bff8:	20000fbc 	.word	0x20000fbc
 800bffc:	2000278c 	.word	0x2000278c

0800c000 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b08a      	sub	sp, #40	; 0x28
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
 800c008:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800c00a:	4b4b      	ldr	r3, [pc, #300]	; (800c138 <low_level_output+0x138>)
 800c00c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c00e:	689b      	ldr	r3, [r3, #8]
 800c010:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800c012:	2300      	movs	r3, #0
 800c014:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800c016:	2300      	movs	r3, #0
 800c018:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800c01a:	2300      	movs	r3, #0
 800c01c:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800c01e:	2300      	movs	r3, #0
 800c020:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800c022:	4b45      	ldr	r3, [pc, #276]	; (800c138 <low_level_output+0x138>)
 800c024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c026:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800c028:	2300      	movs	r3, #0
 800c02a:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	623b      	str	r3, [r7, #32]
 800c030:	e05a      	b.n	800c0e8 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800c032:	69bb      	ldr	r3, [r7, #24]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	2b00      	cmp	r3, #0
 800c038:	da03      	bge.n	800c042 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800c03a:	23f8      	movs	r3, #248	; 0xf8
 800c03c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800c040:	e05c      	b.n	800c0fc <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800c042:	6a3b      	ldr	r3, [r7, #32]
 800c044:	895b      	ldrh	r3, [r3, #10]
 800c046:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800c048:	2300      	movs	r3, #0
 800c04a:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800c04c:	e02f      	b.n	800c0ae <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800c04e:	69fa      	ldr	r2, [r7, #28]
 800c050:	693b      	ldr	r3, [r7, #16]
 800c052:	18d0      	adds	r0, r2, r3
 800c054:	6a3b      	ldr	r3, [r7, #32]
 800c056:	685a      	ldr	r2, [r3, #4]
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	18d1      	adds	r1, r2, r3
 800c05c:	693b      	ldr	r3, [r7, #16]
 800c05e:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800c062:	3304      	adds	r3, #4
 800c064:	461a      	mov	r2, r3
 800c066:	f00b ff06 	bl	8017e76 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800c06a:	69bb      	ldr	r3, [r7, #24]
 800c06c:	68db      	ldr	r3, [r3, #12]
 800c06e:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800c070:	69bb      	ldr	r3, [r7, #24]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	2b00      	cmp	r3, #0
 800c076:	da03      	bge.n	800c080 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800c078:	23f8      	movs	r3, #248	; 0xf8
 800c07a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800c07e:	e03d      	b.n	800c0fc <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800c080:	69bb      	ldr	r3, [r7, #24]
 800c082:	689b      	ldr	r3, [r3, #8]
 800c084:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800c086:	693a      	ldr	r2, [r7, #16]
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	4413      	add	r3, r2
 800c08c:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800c090:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800c092:	68ba      	ldr	r2, [r7, #8]
 800c094:	693b      	ldr	r3, [r7, #16]
 800c096:	1ad3      	subs	r3, r2, r3
 800c098:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800c09c:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800c09e:	697a      	ldr	r2, [r7, #20]
 800c0a0:	693b      	ldr	r3, [r7, #16]
 800c0a2:	1ad3      	subs	r3, r2, r3
 800c0a4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800c0a8:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800c0ae:	68fa      	ldr	r2, [r7, #12]
 800c0b0:	693b      	ldr	r3, [r7, #16]
 800c0b2:	4413      	add	r3, r2
 800c0b4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800c0b8:	4293      	cmp	r3, r2
 800c0ba:	d8c8      	bhi.n	800c04e <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800c0bc:	69fa      	ldr	r2, [r7, #28]
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	18d0      	adds	r0, r2, r3
 800c0c2:	6a3b      	ldr	r3, [r7, #32]
 800c0c4:	685a      	ldr	r2, [r3, #4]
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	4413      	add	r3, r2
 800c0ca:	68fa      	ldr	r2, [r7, #12]
 800c0cc:	4619      	mov	r1, r3
 800c0ce:	f00b fed2 	bl	8017e76 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800c0d2:	693a      	ldr	r2, [r7, #16]
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	4413      	add	r3, r2
 800c0d8:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800c0da:	697a      	ldr	r2, [r7, #20]
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	4413      	add	r3, r2
 800c0e0:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800c0e2:	6a3b      	ldr	r3, [r7, #32]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	623b      	str	r3, [r7, #32]
 800c0e8:	6a3b      	ldr	r3, [r7, #32]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d1a1      	bne.n	800c032 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800c0ee:	6979      	ldr	r1, [r7, #20]
 800c0f0:	4811      	ldr	r0, [pc, #68]	; (800c138 <low_level_output+0x138>)
 800c0f2:	f7fb fd61 	bl	8007bb8 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800c0fc:	4b0e      	ldr	r3, [pc, #56]	; (800c138 <low_level_output+0x138>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c104:	3314      	adds	r3, #20
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f003 0320 	and.w	r3, r3, #32
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d00d      	beq.n	800c12c <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800c110:	4b09      	ldr	r3, [pc, #36]	; (800c138 <low_level_output+0x138>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c118:	3314      	adds	r3, #20
 800c11a:	2220      	movs	r2, #32
 800c11c:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800c11e:	4b06      	ldr	r3, [pc, #24]	; (800c138 <low_level_output+0x138>)
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c126:	3304      	adds	r3, #4
 800c128:	2200      	movs	r2, #0
 800c12a:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800c12c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800c130:	4618      	mov	r0, r3
 800c132:	3728      	adds	r7, #40	; 0x28
 800c134:	46bd      	mov	sp, r7
 800c136:	bd80      	pop	{r7, pc}
 800c138:	2000280c 	.word	0x2000280c

0800c13c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b082      	sub	sp, #8
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d106      	bne.n	800c158 <ethernetif_init+0x1c>
 800c14a:	4b0e      	ldr	r3, [pc, #56]	; (800c184 <ethernetif_init+0x48>)
 800c14c:	f44f 7203 	mov.w	r2, #524	; 0x20c
 800c150:	490d      	ldr	r1, [pc, #52]	; (800c188 <ethernetif_init+0x4c>)
 800c152:	480e      	ldr	r0, [pc, #56]	; (800c18c <ethernetif_init+0x50>)
 800c154:	f00c fbc0 	bl	80188d8 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2273      	movs	r2, #115	; 0x73
 800c15c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2274      	movs	r2, #116	; 0x74
 800c164:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	4a09      	ldr	r2, [pc, #36]	; (800c190 <ethernetif_init+0x54>)
 800c16c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	4a08      	ldr	r2, [pc, #32]	; (800c194 <ethernetif_init+0x58>)
 800c172:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800c174:	6878      	ldr	r0, [r7, #4]
 800c176:	f7ff fe93 	bl	800bea0 <low_level_init>

  return ERR_OK;
 800c17a:	2300      	movs	r3, #0
}
 800c17c:	4618      	mov	r0, r3
 800c17e:	3708      	adds	r7, #8
 800c180:	46bd      	mov	sp, r7
 800c182:	bd80      	pop	{r7, pc}
 800c184:	0801dbd8 	.word	0x0801dbd8
 800c188:	0801dbf4 	.word	0x0801dbf4
 800c18c:	0801dc04 	.word	0x0801dc04
 800c190:	0801609d 	.word	0x0801609d
 800c194:	0800c001 	.word	0x0800c001

0800c198 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c19c:	f7fa fa0e 	bl	80065bc <HAL_GetTick>
 800c1a0:	4603      	mov	r3, r0
}
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	bd80      	pop	{r7, pc}
	...

0800c1a8 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b084      	sub	sp, #16
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c1be:	089b      	lsrs	r3, r3, #2
 800c1c0:	f003 0301 	and.w	r3, r3, #1
 800c1c4:	b2db      	uxtb	r3, r3
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d05d      	beq.n	800c286 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800c1ca:	4b34      	ldr	r3, [pc, #208]	; (800c29c <ethernetif_update_config+0xf4>)
 800c1cc:	685b      	ldr	r3, [r3, #4]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d03f      	beq.n	800c252 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800c1d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c1d6:	2100      	movs	r1, #0
 800c1d8:	4830      	ldr	r0, [pc, #192]	; (800c29c <ethernetif_update_config+0xf4>)
 800c1da:	f7fb fe3f 	bl	8007e5c <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800c1de:	f7fa f9ed 	bl	80065bc <HAL_GetTick>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800c1e6:	f107 0308 	add.w	r3, r7, #8
 800c1ea:	461a      	mov	r2, r3
 800c1ec:	2101      	movs	r1, #1
 800c1ee:	482b      	ldr	r0, [pc, #172]	; (800c29c <ethernetif_update_config+0xf4>)
 800c1f0:	f7fb fdcc 	bl	8007d8c <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800c1f4:	f7fa f9e2 	bl	80065bc <HAL_GetTick>
 800c1f8:	4602      	mov	r2, r0
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	1ad3      	subs	r3, r2, r3
 800c1fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c202:	d828      	bhi.n	800c256 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800c204:	68bb      	ldr	r3, [r7, #8]
 800c206:	f003 0320 	and.w	r3, r3, #32
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d0eb      	beq.n	800c1e6 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800c20e:	f107 0308 	add.w	r3, r7, #8
 800c212:	461a      	mov	r2, r3
 800c214:	211f      	movs	r1, #31
 800c216:	4821      	ldr	r0, [pc, #132]	; (800c29c <ethernetif_update_config+0xf4>)
 800c218:	f7fb fdb8 	bl	8007d8c <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800c21c:	68bb      	ldr	r3, [r7, #8]
 800c21e:	f003 0310 	and.w	r3, r3, #16
 800c222:	2b00      	cmp	r3, #0
 800c224:	d004      	beq.n	800c230 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800c226:	4b1d      	ldr	r3, [pc, #116]	; (800c29c <ethernetif_update_config+0xf4>)
 800c228:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c22c:	60da      	str	r2, [r3, #12]
 800c22e:	e002      	b.n	800c236 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800c230:	4b1a      	ldr	r3, [pc, #104]	; (800c29c <ethernetif_update_config+0xf4>)
 800c232:	2200      	movs	r2, #0
 800c234:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	f003 0304 	and.w	r3, r3, #4
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d003      	beq.n	800c248 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800c240:	4b16      	ldr	r3, [pc, #88]	; (800c29c <ethernetif_update_config+0xf4>)
 800c242:	2200      	movs	r2, #0
 800c244:	609a      	str	r2, [r3, #8]
 800c246:	e016      	b.n	800c276 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800c248:	4b14      	ldr	r3, [pc, #80]	; (800c29c <ethernetif_update_config+0xf4>)
 800c24a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c24e:	609a      	str	r2, [r3, #8]
 800c250:	e011      	b.n	800c276 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800c252:	bf00      	nop
 800c254:	e000      	b.n	800c258 <ethernetif_update_config+0xb0>
          goto error;
 800c256:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800c258:	4b10      	ldr	r3, [pc, #64]	; (800c29c <ethernetif_update_config+0xf4>)
 800c25a:	68db      	ldr	r3, [r3, #12]
 800c25c:	08db      	lsrs	r3, r3, #3
 800c25e:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800c260:	4b0e      	ldr	r3, [pc, #56]	; (800c29c <ethernetif_update_config+0xf4>)
 800c262:	689b      	ldr	r3, [r3, #8]
 800c264:	085b      	lsrs	r3, r3, #1
 800c266:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800c268:	4313      	orrs	r3, r2
 800c26a:	b29b      	uxth	r3, r3
 800c26c:	461a      	mov	r2, r3
 800c26e:	2100      	movs	r1, #0
 800c270:	480a      	ldr	r0, [pc, #40]	; (800c29c <ethernetif_update_config+0xf4>)
 800c272:	f7fb fdf3 	bl	8007e5c <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800c276:	2100      	movs	r1, #0
 800c278:	4808      	ldr	r0, [pc, #32]	; (800c29c <ethernetif_update_config+0xf4>)
 800c27a:	f7fb feb3 	bl	8007fe4 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800c27e:	4807      	ldr	r0, [pc, #28]	; (800c29c <ethernetif_update_config+0xf4>)
 800c280:	f7fb fe52 	bl	8007f28 <HAL_ETH_Start>
 800c284:	e002      	b.n	800c28c <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800c286:	4805      	ldr	r0, [pc, #20]	; (800c29c <ethernetif_update_config+0xf4>)
 800c288:	f7fb fe7d 	bl	8007f86 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800c28c:	6878      	ldr	r0, [r7, #4]
 800c28e:	f000 f807 	bl	800c2a0 <ethernetif_notify_conn_changed>
}
 800c292:	bf00      	nop
 800c294:	3710      	adds	r7, #16
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}
 800c29a:	bf00      	nop
 800c29c:	2000280c 	.word	0x2000280c

0800c2a0 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800c2a0:	b480      	push	{r7}
 800c2a2:	b083      	sub	sp, #12
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800c2a8:	bf00      	nop
 800c2aa:	370c      	adds	r7, #12
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b2:	4770      	bx	lr

0800c2b4 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800c2b4:	b480      	push	{r7}
 800c2b6:	b083      	sub	sp, #12
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800c2be:	88fb      	ldrh	r3, [r7, #6]
 800c2c0:	021b      	lsls	r3, r3, #8
 800c2c2:	b21a      	sxth	r2, r3
 800c2c4:	88fb      	ldrh	r3, [r7, #6]
 800c2c6:	0a1b      	lsrs	r3, r3, #8
 800c2c8:	b29b      	uxth	r3, r3
 800c2ca:	b21b      	sxth	r3, r3
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	b21b      	sxth	r3, r3
 800c2d0:	b29b      	uxth	r3, r3
}
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	370c      	adds	r7, #12
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2dc:	4770      	bx	lr

0800c2de <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800c2de:	b480      	push	{r7}
 800c2e0:	b083      	sub	sp, #12
 800c2e2:	af00      	add	r7, sp, #0
 800c2e4:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	061a      	lsls	r2, r3, #24
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	021b      	lsls	r3, r3, #8
 800c2ee:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c2f2:	431a      	orrs	r2, r3
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	0a1b      	lsrs	r3, r3, #8
 800c2f8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c2fc:	431a      	orrs	r2, r3
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	0e1b      	lsrs	r3, r3, #24
 800c302:	4313      	orrs	r3, r2
}
 800c304:	4618      	mov	r0, r3
 800c306:	370c      	adds	r7, #12
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr

0800c310 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b082      	sub	sp, #8
 800c314:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800c316:	2300      	movs	r3, #0
 800c318:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800c31a:	f000 f8d5 	bl	800c4c8 <mem_init>
  memp_init();
 800c31e:	f000 fbdb 	bl	800cad8 <memp_init>
  pbuf_init();
  netif_init();
 800c322:	f000 fc93 	bl	800cc4c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800c326:	f006 ff59 	bl	80131dc <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800c32a:	f001 fcf9 	bl	800dd20 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800c32e:	f006 ff0f 	bl	8013150 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800c332:	bf00      	nop
 800c334:	3708      	adds	r7, #8
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}
	...

0800c33c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800c33c:	b480      	push	{r7}
 800c33e:	b083      	sub	sp, #12
 800c340:	af00      	add	r7, sp, #0
 800c342:	4603      	mov	r3, r0
 800c344:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800c346:	4b05      	ldr	r3, [pc, #20]	; (800c35c <ptr_to_mem+0x20>)
 800c348:	681a      	ldr	r2, [r3, #0]
 800c34a:	88fb      	ldrh	r3, [r7, #6]
 800c34c:	4413      	add	r3, r2
}
 800c34e:	4618      	mov	r0, r3
 800c350:	370c      	adds	r7, #12
 800c352:	46bd      	mov	sp, r7
 800c354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c358:	4770      	bx	lr
 800c35a:	bf00      	nop
 800c35c:	20000460 	.word	0x20000460

0800c360 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800c360:	b480      	push	{r7}
 800c362:	b083      	sub	sp, #12
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	4a05      	ldr	r2, [pc, #20]	; (800c380 <mem_to_ptr+0x20>)
 800c36c:	6812      	ldr	r2, [r2, #0]
 800c36e:	1a9b      	subs	r3, r3, r2
 800c370:	b29b      	uxth	r3, r3
}
 800c372:	4618      	mov	r0, r3
 800c374:	370c      	adds	r7, #12
 800c376:	46bd      	mov	sp, r7
 800c378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37c:	4770      	bx	lr
 800c37e:	bf00      	nop
 800c380:	20000460 	.word	0x20000460

0800c384 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800c384:	b590      	push	{r4, r7, lr}
 800c386:	b085      	sub	sp, #20
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c38c:	4b45      	ldr	r3, [pc, #276]	; (800c4a4 <plug_holes+0x120>)
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	687a      	ldr	r2, [r7, #4]
 800c392:	429a      	cmp	r2, r3
 800c394:	d206      	bcs.n	800c3a4 <plug_holes+0x20>
 800c396:	4b44      	ldr	r3, [pc, #272]	; (800c4a8 <plug_holes+0x124>)
 800c398:	f240 12df 	movw	r2, #479	; 0x1df
 800c39c:	4943      	ldr	r1, [pc, #268]	; (800c4ac <plug_holes+0x128>)
 800c39e:	4844      	ldr	r0, [pc, #272]	; (800c4b0 <plug_holes+0x12c>)
 800c3a0:	f00c fa9a 	bl	80188d8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c3a4:	4b43      	ldr	r3, [pc, #268]	; (800c4b4 <plug_holes+0x130>)
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	687a      	ldr	r2, [r7, #4]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d306      	bcc.n	800c3bc <plug_holes+0x38>
 800c3ae:	4b3e      	ldr	r3, [pc, #248]	; (800c4a8 <plug_holes+0x124>)
 800c3b0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800c3b4:	4940      	ldr	r1, [pc, #256]	; (800c4b8 <plug_holes+0x134>)
 800c3b6:	483e      	ldr	r0, [pc, #248]	; (800c4b0 <plug_holes+0x12c>)
 800c3b8:	f00c fa8e 	bl	80188d8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	791b      	ldrb	r3, [r3, #4]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d006      	beq.n	800c3d2 <plug_holes+0x4e>
 800c3c4:	4b38      	ldr	r3, [pc, #224]	; (800c4a8 <plug_holes+0x124>)
 800c3c6:	f240 12e1 	movw	r2, #481	; 0x1e1
 800c3ca:	493c      	ldr	r1, [pc, #240]	; (800c4bc <plug_holes+0x138>)
 800c3cc:	4838      	ldr	r0, [pc, #224]	; (800c4b0 <plug_holes+0x12c>)
 800c3ce:	f00c fa83 	bl	80188d8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	881b      	ldrh	r3, [r3, #0]
 800c3d6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c3da:	d906      	bls.n	800c3ea <plug_holes+0x66>
 800c3dc:	4b32      	ldr	r3, [pc, #200]	; (800c4a8 <plug_holes+0x124>)
 800c3de:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800c3e2:	4937      	ldr	r1, [pc, #220]	; (800c4c0 <plug_holes+0x13c>)
 800c3e4:	4832      	ldr	r0, [pc, #200]	; (800c4b0 <plug_holes+0x12c>)
 800c3e6:	f00c fa77 	bl	80188d8 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	881b      	ldrh	r3, [r3, #0]
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	f7ff ffa4 	bl	800c33c <ptr_to_mem>
 800c3f4:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800c3f6:	687a      	ldr	r2, [r7, #4]
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	429a      	cmp	r2, r3
 800c3fc:	d024      	beq.n	800c448 <plug_holes+0xc4>
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	791b      	ldrb	r3, [r3, #4]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d120      	bne.n	800c448 <plug_holes+0xc4>
 800c406:	4b2b      	ldr	r3, [pc, #172]	; (800c4b4 <plug_holes+0x130>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	68fa      	ldr	r2, [r7, #12]
 800c40c:	429a      	cmp	r2, r3
 800c40e:	d01b      	beq.n	800c448 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800c410:	4b2c      	ldr	r3, [pc, #176]	; (800c4c4 <plug_holes+0x140>)
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	68fa      	ldr	r2, [r7, #12]
 800c416:	429a      	cmp	r2, r3
 800c418:	d102      	bne.n	800c420 <plug_holes+0x9c>
      lfree = mem;
 800c41a:	4a2a      	ldr	r2, [pc, #168]	; (800c4c4 <plug_holes+0x140>)
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	881a      	ldrh	r2, [r3, #0]
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	881b      	ldrh	r3, [r3, #0]
 800c42c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c430:	d00a      	beq.n	800c448 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	881b      	ldrh	r3, [r3, #0]
 800c436:	4618      	mov	r0, r3
 800c438:	f7ff ff80 	bl	800c33c <ptr_to_mem>
 800c43c:	4604      	mov	r4, r0
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f7ff ff8e 	bl	800c360 <mem_to_ptr>
 800c444:	4603      	mov	r3, r0
 800c446:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	885b      	ldrh	r3, [r3, #2]
 800c44c:	4618      	mov	r0, r3
 800c44e:	f7ff ff75 	bl	800c33c <ptr_to_mem>
 800c452:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800c454:	68ba      	ldr	r2, [r7, #8]
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	429a      	cmp	r2, r3
 800c45a:	d01f      	beq.n	800c49c <plug_holes+0x118>
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	791b      	ldrb	r3, [r3, #4]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d11b      	bne.n	800c49c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800c464:	4b17      	ldr	r3, [pc, #92]	; (800c4c4 <plug_holes+0x140>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	687a      	ldr	r2, [r7, #4]
 800c46a:	429a      	cmp	r2, r3
 800c46c:	d102      	bne.n	800c474 <plug_holes+0xf0>
      lfree = pmem;
 800c46e:	4a15      	ldr	r2, [pc, #84]	; (800c4c4 <plug_holes+0x140>)
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	881a      	ldrh	r2, [r3, #0]
 800c478:	68bb      	ldr	r3, [r7, #8]
 800c47a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	881b      	ldrh	r3, [r3, #0]
 800c480:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c484:	d00a      	beq.n	800c49c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	881b      	ldrh	r3, [r3, #0]
 800c48a:	4618      	mov	r0, r3
 800c48c:	f7ff ff56 	bl	800c33c <ptr_to_mem>
 800c490:	4604      	mov	r4, r0
 800c492:	68b8      	ldr	r0, [r7, #8]
 800c494:	f7ff ff64 	bl	800c360 <mem_to_ptr>
 800c498:	4603      	mov	r3, r0
 800c49a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800c49c:	bf00      	nop
 800c49e:	3714      	adds	r7, #20
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	bd90      	pop	{r4, r7, pc}
 800c4a4:	20000460 	.word	0x20000460
 800c4a8:	0801dc2c 	.word	0x0801dc2c
 800c4ac:	0801dc5c 	.word	0x0801dc5c
 800c4b0:	0801dc74 	.word	0x0801dc74
 800c4b4:	20000464 	.word	0x20000464
 800c4b8:	0801dc9c 	.word	0x0801dc9c
 800c4bc:	0801dcb8 	.word	0x0801dcb8
 800c4c0:	0801dcd4 	.word	0x0801dcd4
 800c4c4:	20000468 	.word	0x20000468

0800c4c8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b082      	sub	sp, #8
 800c4cc:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800c4ce:	4b18      	ldr	r3, [pc, #96]	; (800c530 <mem_init+0x68>)
 800c4d0:	3303      	adds	r3, #3
 800c4d2:	f023 0303 	bic.w	r3, r3, #3
 800c4d6:	461a      	mov	r2, r3
 800c4d8:	4b16      	ldr	r3, [pc, #88]	; (800c534 <mem_init+0x6c>)
 800c4da:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800c4dc:	4b15      	ldr	r3, [pc, #84]	; (800c534 <mem_init+0x6c>)
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c4e8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800c4f6:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800c4fa:	f7ff ff1f 	bl	800c33c <ptr_to_mem>
 800c4fe:	4602      	mov	r2, r0
 800c500:	4b0d      	ldr	r3, [pc, #52]	; (800c538 <mem_init+0x70>)
 800c502:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 800c504:	4b0c      	ldr	r3, [pc, #48]	; (800c538 <mem_init+0x70>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	2201      	movs	r2, #1
 800c50a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800c50c:	4b0a      	ldr	r3, [pc, #40]	; (800c538 <mem_init+0x70>)
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c514:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800c516:	4b08      	ldr	r3, [pc, #32]	; (800c538 <mem_init+0x70>)
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c51e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800c520:	4b04      	ldr	r3, [pc, #16]	; (800c534 <mem_init+0x6c>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	4a05      	ldr	r2, [pc, #20]	; (800c53c <mem_init+0x74>)
 800c526:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800c528:	bf00      	nop
 800c52a:	3708      	adds	r7, #8
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}
 800c530:	2000403c 	.word	0x2000403c
 800c534:	20000460 	.word	0x20000460
 800c538:	20000464 	.word	0x20000464
 800c53c:	20000468 	.word	0x20000468

0800c540 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b086      	sub	sp, #24
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800c548:	6878      	ldr	r0, [r7, #4]
 800c54a:	f7ff ff09 	bl	800c360 <mem_to_ptr>
 800c54e:	4603      	mov	r3, r0
 800c550:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	881b      	ldrh	r3, [r3, #0]
 800c556:	4618      	mov	r0, r3
 800c558:	f7ff fef0 	bl	800c33c <ptr_to_mem>
 800c55c:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	885b      	ldrh	r3, [r3, #2]
 800c562:	4618      	mov	r0, r3
 800c564:	f7ff feea 	bl	800c33c <ptr_to_mem>
 800c568:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	881b      	ldrh	r3, [r3, #0]
 800c56e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c572:	d818      	bhi.n	800c5a6 <mem_link_valid+0x66>
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	885b      	ldrh	r3, [r3, #2]
 800c578:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c57c:	d813      	bhi.n	800c5a6 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c582:	8afa      	ldrh	r2, [r7, #22]
 800c584:	429a      	cmp	r2, r3
 800c586:	d004      	beq.n	800c592 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	881b      	ldrh	r3, [r3, #0]
 800c58c:	8afa      	ldrh	r2, [r7, #22]
 800c58e:	429a      	cmp	r2, r3
 800c590:	d109      	bne.n	800c5a6 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c592:	4b08      	ldr	r3, [pc, #32]	; (800c5b4 <mem_link_valid+0x74>)
 800c594:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c596:	693a      	ldr	r2, [r7, #16]
 800c598:	429a      	cmp	r2, r3
 800c59a:	d006      	beq.n	800c5aa <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c59c:	693b      	ldr	r3, [r7, #16]
 800c59e:	885b      	ldrh	r3, [r3, #2]
 800c5a0:	8afa      	ldrh	r2, [r7, #22]
 800c5a2:	429a      	cmp	r2, r3
 800c5a4:	d001      	beq.n	800c5aa <mem_link_valid+0x6a>
    return 0;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	e000      	b.n	800c5ac <mem_link_valid+0x6c>
  }
  return 1;
 800c5aa:	2301      	movs	r3, #1
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	3718      	adds	r7, #24
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bd80      	pop	{r7, pc}
 800c5b4:	20000464 	.word	0x20000464

0800c5b8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b084      	sub	sp, #16
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d04c      	beq.n	800c660 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	f003 0303 	and.w	r3, r3, #3
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d007      	beq.n	800c5e0 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800c5d0:	4b25      	ldr	r3, [pc, #148]	; (800c668 <mem_free+0xb0>)
 800c5d2:	f240 2273 	movw	r2, #627	; 0x273
 800c5d6:	4925      	ldr	r1, [pc, #148]	; (800c66c <mem_free+0xb4>)
 800c5d8:	4825      	ldr	r0, [pc, #148]	; (800c670 <mem_free+0xb8>)
 800c5da:	f00c f97d 	bl	80188d8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800c5de:	e040      	b.n	800c662 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	3b08      	subs	r3, #8
 800c5e4:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800c5e6:	4b23      	ldr	r3, [pc, #140]	; (800c674 <mem_free+0xbc>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	68fa      	ldr	r2, [r7, #12]
 800c5ec:	429a      	cmp	r2, r3
 800c5ee:	d306      	bcc.n	800c5fe <mem_free+0x46>
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	f103 020c 	add.w	r2, r3, #12
 800c5f6:	4b20      	ldr	r3, [pc, #128]	; (800c678 <mem_free+0xc0>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	429a      	cmp	r2, r3
 800c5fc:	d907      	bls.n	800c60e <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800c5fe:	4b1a      	ldr	r3, [pc, #104]	; (800c668 <mem_free+0xb0>)
 800c600:	f240 227f 	movw	r2, #639	; 0x27f
 800c604:	491d      	ldr	r1, [pc, #116]	; (800c67c <mem_free+0xc4>)
 800c606:	481a      	ldr	r0, [pc, #104]	; (800c670 <mem_free+0xb8>)
 800c608:	f00c f966 	bl	80188d8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800c60c:	e029      	b.n	800c662 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	791b      	ldrb	r3, [r3, #4]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d107      	bne.n	800c626 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800c616:	4b14      	ldr	r3, [pc, #80]	; (800c668 <mem_free+0xb0>)
 800c618:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800c61c:	4918      	ldr	r1, [pc, #96]	; (800c680 <mem_free+0xc8>)
 800c61e:	4814      	ldr	r0, [pc, #80]	; (800c670 <mem_free+0xb8>)
 800c620:	f00c f95a 	bl	80188d8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800c624:	e01d      	b.n	800c662 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800c626:	68f8      	ldr	r0, [r7, #12]
 800c628:	f7ff ff8a 	bl	800c540 <mem_link_valid>
 800c62c:	4603      	mov	r3, r0
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d107      	bne.n	800c642 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800c632:	4b0d      	ldr	r3, [pc, #52]	; (800c668 <mem_free+0xb0>)
 800c634:	f240 2295 	movw	r2, #661	; 0x295
 800c638:	4912      	ldr	r1, [pc, #72]	; (800c684 <mem_free+0xcc>)
 800c63a:	480d      	ldr	r0, [pc, #52]	; (800c670 <mem_free+0xb8>)
 800c63c:	f00c f94c 	bl	80188d8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800c640:	e00f      	b.n	800c662 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	2200      	movs	r2, #0
 800c646:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800c648:	4b0f      	ldr	r3, [pc, #60]	; (800c688 <mem_free+0xd0>)
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	68fa      	ldr	r2, [r7, #12]
 800c64e:	429a      	cmp	r2, r3
 800c650:	d202      	bcs.n	800c658 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800c652:	4a0d      	ldr	r2, [pc, #52]	; (800c688 <mem_free+0xd0>)
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800c658:	68f8      	ldr	r0, [r7, #12]
 800c65a:	f7ff fe93 	bl	800c384 <plug_holes>
 800c65e:	e000      	b.n	800c662 <mem_free+0xaa>
    return;
 800c660:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800c662:	3710      	adds	r7, #16
 800c664:	46bd      	mov	sp, r7
 800c666:	bd80      	pop	{r7, pc}
 800c668:	0801dc2c 	.word	0x0801dc2c
 800c66c:	0801dd00 	.word	0x0801dd00
 800c670:	0801dc74 	.word	0x0801dc74
 800c674:	20000460 	.word	0x20000460
 800c678:	20000464 	.word	0x20000464
 800c67c:	0801dd24 	.word	0x0801dd24
 800c680:	0801dd40 	.word	0x0801dd40
 800c684:	0801dd68 	.word	0x0801dd68
 800c688:	20000468 	.word	0x20000468

0800c68c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b088      	sub	sp, #32
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
 800c694:	460b      	mov	r3, r1
 800c696:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800c698:	887b      	ldrh	r3, [r7, #2]
 800c69a:	3303      	adds	r3, #3
 800c69c:	b29b      	uxth	r3, r3
 800c69e:	f023 0303 	bic.w	r3, r3, #3
 800c6a2:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800c6a4:	8bfb      	ldrh	r3, [r7, #30]
 800c6a6:	2b0b      	cmp	r3, #11
 800c6a8:	d801      	bhi.n	800c6ae <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800c6aa:	230c      	movs	r3, #12
 800c6ac:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800c6ae:	8bfb      	ldrh	r3, [r7, #30]
 800c6b0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c6b4:	d803      	bhi.n	800c6be <mem_trim+0x32>
 800c6b6:	8bfa      	ldrh	r2, [r7, #30]
 800c6b8:	887b      	ldrh	r3, [r7, #2]
 800c6ba:	429a      	cmp	r2, r3
 800c6bc:	d201      	bcs.n	800c6c2 <mem_trim+0x36>
    return NULL;
 800c6be:	2300      	movs	r3, #0
 800c6c0:	e0cc      	b.n	800c85c <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c6c2:	4b68      	ldr	r3, [pc, #416]	; (800c864 <mem_trim+0x1d8>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	687a      	ldr	r2, [r7, #4]
 800c6c8:	429a      	cmp	r2, r3
 800c6ca:	d304      	bcc.n	800c6d6 <mem_trim+0x4a>
 800c6cc:	4b66      	ldr	r3, [pc, #408]	; (800c868 <mem_trim+0x1dc>)
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	687a      	ldr	r2, [r7, #4]
 800c6d2:	429a      	cmp	r2, r3
 800c6d4:	d306      	bcc.n	800c6e4 <mem_trim+0x58>
 800c6d6:	4b65      	ldr	r3, [pc, #404]	; (800c86c <mem_trim+0x1e0>)
 800c6d8:	f240 22d2 	movw	r2, #722	; 0x2d2
 800c6dc:	4964      	ldr	r1, [pc, #400]	; (800c870 <mem_trim+0x1e4>)
 800c6de:	4865      	ldr	r0, [pc, #404]	; (800c874 <mem_trim+0x1e8>)
 800c6e0:	f00c f8fa 	bl	80188d8 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800c6e4:	4b5f      	ldr	r3, [pc, #380]	; (800c864 <mem_trim+0x1d8>)
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	687a      	ldr	r2, [r7, #4]
 800c6ea:	429a      	cmp	r2, r3
 800c6ec:	d304      	bcc.n	800c6f8 <mem_trim+0x6c>
 800c6ee:	4b5e      	ldr	r3, [pc, #376]	; (800c868 <mem_trim+0x1dc>)
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	687a      	ldr	r2, [r7, #4]
 800c6f4:	429a      	cmp	r2, r3
 800c6f6:	d301      	bcc.n	800c6fc <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	e0af      	b.n	800c85c <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	3b08      	subs	r3, #8
 800c700:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800c702:	69b8      	ldr	r0, [r7, #24]
 800c704:	f7ff fe2c 	bl	800c360 <mem_to_ptr>
 800c708:	4603      	mov	r3, r0
 800c70a:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800c70c:	69bb      	ldr	r3, [r7, #24]
 800c70e:	881a      	ldrh	r2, [r3, #0]
 800c710:	8afb      	ldrh	r3, [r7, #22]
 800c712:	1ad3      	subs	r3, r2, r3
 800c714:	b29b      	uxth	r3, r3
 800c716:	3b08      	subs	r3, #8
 800c718:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800c71a:	8bfa      	ldrh	r2, [r7, #30]
 800c71c:	8abb      	ldrh	r3, [r7, #20]
 800c71e:	429a      	cmp	r2, r3
 800c720:	d906      	bls.n	800c730 <mem_trim+0xa4>
 800c722:	4b52      	ldr	r3, [pc, #328]	; (800c86c <mem_trim+0x1e0>)
 800c724:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800c728:	4953      	ldr	r1, [pc, #332]	; (800c878 <mem_trim+0x1ec>)
 800c72a:	4852      	ldr	r0, [pc, #328]	; (800c874 <mem_trim+0x1e8>)
 800c72c:	f00c f8d4 	bl	80188d8 <iprintf>
  if (newsize > size) {
 800c730:	8bfa      	ldrh	r2, [r7, #30]
 800c732:	8abb      	ldrh	r3, [r7, #20]
 800c734:	429a      	cmp	r2, r3
 800c736:	d901      	bls.n	800c73c <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800c738:	2300      	movs	r3, #0
 800c73a:	e08f      	b.n	800c85c <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800c73c:	8bfa      	ldrh	r2, [r7, #30]
 800c73e:	8abb      	ldrh	r3, [r7, #20]
 800c740:	429a      	cmp	r2, r3
 800c742:	d101      	bne.n	800c748 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	e089      	b.n	800c85c <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800c748:	69bb      	ldr	r3, [r7, #24]
 800c74a:	881b      	ldrh	r3, [r3, #0]
 800c74c:	4618      	mov	r0, r3
 800c74e:	f7ff fdf5 	bl	800c33c <ptr_to_mem>
 800c752:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800c754:	693b      	ldr	r3, [r7, #16]
 800c756:	791b      	ldrb	r3, [r3, #4]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d13f      	bne.n	800c7dc <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c75c:	69bb      	ldr	r3, [r7, #24]
 800c75e:	881b      	ldrh	r3, [r3, #0]
 800c760:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c764:	d106      	bne.n	800c774 <mem_trim+0xe8>
 800c766:	4b41      	ldr	r3, [pc, #260]	; (800c86c <mem_trim+0x1e0>)
 800c768:	f240 22f5 	movw	r2, #757	; 0x2f5
 800c76c:	4943      	ldr	r1, [pc, #268]	; (800c87c <mem_trim+0x1f0>)
 800c76e:	4841      	ldr	r0, [pc, #260]	; (800c874 <mem_trim+0x1e8>)
 800c770:	f00c f8b2 	bl	80188d8 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800c774:	693b      	ldr	r3, [r7, #16]
 800c776:	881b      	ldrh	r3, [r3, #0]
 800c778:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c77a:	8afa      	ldrh	r2, [r7, #22]
 800c77c:	8bfb      	ldrh	r3, [r7, #30]
 800c77e:	4413      	add	r3, r2
 800c780:	b29b      	uxth	r3, r3
 800c782:	3308      	adds	r3, #8
 800c784:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800c786:	4b3e      	ldr	r3, [pc, #248]	; (800c880 <mem_trim+0x1f4>)
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	693a      	ldr	r2, [r7, #16]
 800c78c:	429a      	cmp	r2, r3
 800c78e:	d106      	bne.n	800c79e <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800c790:	89fb      	ldrh	r3, [r7, #14]
 800c792:	4618      	mov	r0, r3
 800c794:	f7ff fdd2 	bl	800c33c <ptr_to_mem>
 800c798:	4602      	mov	r2, r0
 800c79a:	4b39      	ldr	r3, [pc, #228]	; (800c880 <mem_trim+0x1f4>)
 800c79c:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800c79e:	89fb      	ldrh	r3, [r7, #14]
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f7ff fdcb 	bl	800c33c <ptr_to_mem>
 800c7a6:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800c7a8:	693b      	ldr	r3, [r7, #16]
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800c7ae:	693b      	ldr	r3, [r7, #16]
 800c7b0:	89ba      	ldrh	r2, [r7, #12]
 800c7b2:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800c7b4:	693b      	ldr	r3, [r7, #16]
 800c7b6:	8afa      	ldrh	r2, [r7, #22]
 800c7b8:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800c7ba:	69bb      	ldr	r3, [r7, #24]
 800c7bc:	89fa      	ldrh	r2, [r7, #14]
 800c7be:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c7c0:	693b      	ldr	r3, [r7, #16]
 800c7c2:	881b      	ldrh	r3, [r3, #0]
 800c7c4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c7c8:	d047      	beq.n	800c85a <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c7ca:	693b      	ldr	r3, [r7, #16]
 800c7cc:	881b      	ldrh	r3, [r3, #0]
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f7ff fdb4 	bl	800c33c <ptr_to_mem>
 800c7d4:	4602      	mov	r2, r0
 800c7d6:	89fb      	ldrh	r3, [r7, #14]
 800c7d8:	8053      	strh	r3, [r2, #2]
 800c7da:	e03e      	b.n	800c85a <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800c7dc:	8bfb      	ldrh	r3, [r7, #30]
 800c7de:	f103 0214 	add.w	r2, r3, #20
 800c7e2:	8abb      	ldrh	r3, [r7, #20]
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	d838      	bhi.n	800c85a <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c7e8:	8afa      	ldrh	r2, [r7, #22]
 800c7ea:	8bfb      	ldrh	r3, [r7, #30]
 800c7ec:	4413      	add	r3, r2
 800c7ee:	b29b      	uxth	r3, r3
 800c7f0:	3308      	adds	r3, #8
 800c7f2:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c7f4:	69bb      	ldr	r3, [r7, #24]
 800c7f6:	881b      	ldrh	r3, [r3, #0]
 800c7f8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c7fc:	d106      	bne.n	800c80c <mem_trim+0x180>
 800c7fe:	4b1b      	ldr	r3, [pc, #108]	; (800c86c <mem_trim+0x1e0>)
 800c800:	f240 3216 	movw	r2, #790	; 0x316
 800c804:	491d      	ldr	r1, [pc, #116]	; (800c87c <mem_trim+0x1f0>)
 800c806:	481b      	ldr	r0, [pc, #108]	; (800c874 <mem_trim+0x1e8>)
 800c808:	f00c f866 	bl	80188d8 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800c80c:	89fb      	ldrh	r3, [r7, #14]
 800c80e:	4618      	mov	r0, r3
 800c810:	f7ff fd94 	bl	800c33c <ptr_to_mem>
 800c814:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800c816:	4b1a      	ldr	r3, [pc, #104]	; (800c880 <mem_trim+0x1f4>)
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	693a      	ldr	r2, [r7, #16]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d202      	bcs.n	800c826 <mem_trim+0x19a>
      lfree = mem2;
 800c820:	4a17      	ldr	r2, [pc, #92]	; (800c880 <mem_trim+0x1f4>)
 800c822:	693b      	ldr	r3, [r7, #16]
 800c824:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800c826:	693b      	ldr	r3, [r7, #16]
 800c828:	2200      	movs	r2, #0
 800c82a:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800c82c:	69bb      	ldr	r3, [r7, #24]
 800c82e:	881a      	ldrh	r2, [r3, #0]
 800c830:	693b      	ldr	r3, [r7, #16]
 800c832:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800c834:	693b      	ldr	r3, [r7, #16]
 800c836:	8afa      	ldrh	r2, [r7, #22]
 800c838:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800c83a:	69bb      	ldr	r3, [r7, #24]
 800c83c:	89fa      	ldrh	r2, [r7, #14]
 800c83e:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c840:	693b      	ldr	r3, [r7, #16]
 800c842:	881b      	ldrh	r3, [r3, #0]
 800c844:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c848:	d007      	beq.n	800c85a <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c84a:	693b      	ldr	r3, [r7, #16]
 800c84c:	881b      	ldrh	r3, [r3, #0]
 800c84e:	4618      	mov	r0, r3
 800c850:	f7ff fd74 	bl	800c33c <ptr_to_mem>
 800c854:	4602      	mov	r2, r0
 800c856:	89fb      	ldrh	r3, [r7, #14]
 800c858:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800c85a:	687b      	ldr	r3, [r7, #4]
}
 800c85c:	4618      	mov	r0, r3
 800c85e:	3720      	adds	r7, #32
 800c860:	46bd      	mov	sp, r7
 800c862:	bd80      	pop	{r7, pc}
 800c864:	20000460 	.word	0x20000460
 800c868:	20000464 	.word	0x20000464
 800c86c:	0801dc2c 	.word	0x0801dc2c
 800c870:	0801dd9c 	.word	0x0801dd9c
 800c874:	0801dc74 	.word	0x0801dc74
 800c878:	0801ddb4 	.word	0x0801ddb4
 800c87c:	0801ddd4 	.word	0x0801ddd4
 800c880:	20000468 	.word	0x20000468

0800c884 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800c884:	b580      	push	{r7, lr}
 800c886:	b088      	sub	sp, #32
 800c888:	af00      	add	r7, sp, #0
 800c88a:	4603      	mov	r3, r0
 800c88c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800c88e:	88fb      	ldrh	r3, [r7, #6]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d101      	bne.n	800c898 <mem_malloc+0x14>
    return NULL;
 800c894:	2300      	movs	r3, #0
 800c896:	e0d9      	b.n	800ca4c <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800c898:	88fb      	ldrh	r3, [r7, #6]
 800c89a:	3303      	adds	r3, #3
 800c89c:	b29b      	uxth	r3, r3
 800c89e:	f023 0303 	bic.w	r3, r3, #3
 800c8a2:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800c8a4:	8bbb      	ldrh	r3, [r7, #28]
 800c8a6:	2b0b      	cmp	r3, #11
 800c8a8:	d801      	bhi.n	800c8ae <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800c8aa:	230c      	movs	r3, #12
 800c8ac:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800c8ae:	8bbb      	ldrh	r3, [r7, #28]
 800c8b0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c8b4:	d803      	bhi.n	800c8be <mem_malloc+0x3a>
 800c8b6:	8bba      	ldrh	r2, [r7, #28]
 800c8b8:	88fb      	ldrh	r3, [r7, #6]
 800c8ba:	429a      	cmp	r2, r3
 800c8bc:	d201      	bcs.n	800c8c2 <mem_malloc+0x3e>
    return NULL;
 800c8be:	2300      	movs	r3, #0
 800c8c0:	e0c4      	b.n	800ca4c <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c8c2:	4b64      	ldr	r3, [pc, #400]	; (800ca54 <mem_malloc+0x1d0>)
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f7ff fd4a 	bl	800c360 <mem_to_ptr>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	83fb      	strh	r3, [r7, #30]
 800c8d0:	e0b4      	b.n	800ca3c <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800c8d2:	8bfb      	ldrh	r3, [r7, #30]
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	f7ff fd31 	bl	800c33c <ptr_to_mem>
 800c8da:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	791b      	ldrb	r3, [r3, #4]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	f040 80a4 	bne.w	800ca2e <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800c8e6:	697b      	ldr	r3, [r7, #20]
 800c8e8:	881b      	ldrh	r3, [r3, #0]
 800c8ea:	461a      	mov	r2, r3
 800c8ec:	8bfb      	ldrh	r3, [r7, #30]
 800c8ee:	1ad3      	subs	r3, r2, r3
 800c8f0:	f1a3 0208 	sub.w	r2, r3, #8
 800c8f4:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800c8f6:	429a      	cmp	r2, r3
 800c8f8:	f0c0 8099 	bcc.w	800ca2e <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	881b      	ldrh	r3, [r3, #0]
 800c900:	461a      	mov	r2, r3
 800c902:	8bfb      	ldrh	r3, [r7, #30]
 800c904:	1ad3      	subs	r3, r2, r3
 800c906:	f1a3 0208 	sub.w	r2, r3, #8
 800c90a:	8bbb      	ldrh	r3, [r7, #28]
 800c90c:	3314      	adds	r3, #20
 800c90e:	429a      	cmp	r2, r3
 800c910:	d333      	bcc.n	800c97a <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800c912:	8bfa      	ldrh	r2, [r7, #30]
 800c914:	8bbb      	ldrh	r3, [r7, #28]
 800c916:	4413      	add	r3, r2
 800c918:	b29b      	uxth	r3, r3
 800c91a:	3308      	adds	r3, #8
 800c91c:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800c91e:	8a7b      	ldrh	r3, [r7, #18]
 800c920:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c924:	d106      	bne.n	800c934 <mem_malloc+0xb0>
 800c926:	4b4c      	ldr	r3, [pc, #304]	; (800ca58 <mem_malloc+0x1d4>)
 800c928:	f240 3287 	movw	r2, #903	; 0x387
 800c92c:	494b      	ldr	r1, [pc, #300]	; (800ca5c <mem_malloc+0x1d8>)
 800c92e:	484c      	ldr	r0, [pc, #304]	; (800ca60 <mem_malloc+0x1dc>)
 800c930:	f00b ffd2 	bl	80188d8 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800c934:	8a7b      	ldrh	r3, [r7, #18]
 800c936:	4618      	mov	r0, r3
 800c938:	f7ff fd00 	bl	800c33c <ptr_to_mem>
 800c93c:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	2200      	movs	r2, #0
 800c942:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	881a      	ldrh	r2, [r3, #0]
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	8bfa      	ldrh	r2, [r7, #30]
 800c950:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	8a7a      	ldrh	r2, [r7, #18]
 800c956:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800c958:	697b      	ldr	r3, [r7, #20]
 800c95a:	2201      	movs	r2, #1
 800c95c:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	881b      	ldrh	r3, [r3, #0]
 800c962:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c966:	d00b      	beq.n	800c980 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	881b      	ldrh	r3, [r3, #0]
 800c96c:	4618      	mov	r0, r3
 800c96e:	f7ff fce5 	bl	800c33c <ptr_to_mem>
 800c972:	4602      	mov	r2, r0
 800c974:	8a7b      	ldrh	r3, [r7, #18]
 800c976:	8053      	strh	r3, [r2, #2]
 800c978:	e002      	b.n	800c980 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800c97a:	697b      	ldr	r3, [r7, #20]
 800c97c:	2201      	movs	r2, #1
 800c97e:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800c980:	4b34      	ldr	r3, [pc, #208]	; (800ca54 <mem_malloc+0x1d0>)
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	697a      	ldr	r2, [r7, #20]
 800c986:	429a      	cmp	r2, r3
 800c988:	d127      	bne.n	800c9da <mem_malloc+0x156>
          struct mem *cur = lfree;
 800c98a:	4b32      	ldr	r3, [pc, #200]	; (800ca54 <mem_malloc+0x1d0>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800c990:	e005      	b.n	800c99e <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800c992:	69bb      	ldr	r3, [r7, #24]
 800c994:	881b      	ldrh	r3, [r3, #0]
 800c996:	4618      	mov	r0, r3
 800c998:	f7ff fcd0 	bl	800c33c <ptr_to_mem>
 800c99c:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800c99e:	69bb      	ldr	r3, [r7, #24]
 800c9a0:	791b      	ldrb	r3, [r3, #4]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d004      	beq.n	800c9b0 <mem_malloc+0x12c>
 800c9a6:	4b2f      	ldr	r3, [pc, #188]	; (800ca64 <mem_malloc+0x1e0>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	69ba      	ldr	r2, [r7, #24]
 800c9ac:	429a      	cmp	r2, r3
 800c9ae:	d1f0      	bne.n	800c992 <mem_malloc+0x10e>
          }
          lfree = cur;
 800c9b0:	4a28      	ldr	r2, [pc, #160]	; (800ca54 <mem_malloc+0x1d0>)
 800c9b2:	69bb      	ldr	r3, [r7, #24]
 800c9b4:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800c9b6:	4b27      	ldr	r3, [pc, #156]	; (800ca54 <mem_malloc+0x1d0>)
 800c9b8:	681a      	ldr	r2, [r3, #0]
 800c9ba:	4b2a      	ldr	r3, [pc, #168]	; (800ca64 <mem_malloc+0x1e0>)
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	429a      	cmp	r2, r3
 800c9c0:	d00b      	beq.n	800c9da <mem_malloc+0x156>
 800c9c2:	4b24      	ldr	r3, [pc, #144]	; (800ca54 <mem_malloc+0x1d0>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	791b      	ldrb	r3, [r3, #4]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d006      	beq.n	800c9da <mem_malloc+0x156>
 800c9cc:	4b22      	ldr	r3, [pc, #136]	; (800ca58 <mem_malloc+0x1d4>)
 800c9ce:	f240 32b5 	movw	r2, #949	; 0x3b5
 800c9d2:	4925      	ldr	r1, [pc, #148]	; (800ca68 <mem_malloc+0x1e4>)
 800c9d4:	4822      	ldr	r0, [pc, #136]	; (800ca60 <mem_malloc+0x1dc>)
 800c9d6:	f00b ff7f 	bl	80188d8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800c9da:	8bba      	ldrh	r2, [r7, #28]
 800c9dc:	697b      	ldr	r3, [r7, #20]
 800c9de:	4413      	add	r3, r2
 800c9e0:	3308      	adds	r3, #8
 800c9e2:	4a20      	ldr	r2, [pc, #128]	; (800ca64 <mem_malloc+0x1e0>)
 800c9e4:	6812      	ldr	r2, [r2, #0]
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d906      	bls.n	800c9f8 <mem_malloc+0x174>
 800c9ea:	4b1b      	ldr	r3, [pc, #108]	; (800ca58 <mem_malloc+0x1d4>)
 800c9ec:	f240 32ba 	movw	r2, #954	; 0x3ba
 800c9f0:	491e      	ldr	r1, [pc, #120]	; (800ca6c <mem_malloc+0x1e8>)
 800c9f2:	481b      	ldr	r0, [pc, #108]	; (800ca60 <mem_malloc+0x1dc>)
 800c9f4:	f00b ff70 	bl	80188d8 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800c9f8:	697b      	ldr	r3, [r7, #20]
 800c9fa:	f003 0303 	and.w	r3, r3, #3
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d006      	beq.n	800ca10 <mem_malloc+0x18c>
 800ca02:	4b15      	ldr	r3, [pc, #84]	; (800ca58 <mem_malloc+0x1d4>)
 800ca04:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 800ca08:	4919      	ldr	r1, [pc, #100]	; (800ca70 <mem_malloc+0x1ec>)
 800ca0a:	4815      	ldr	r0, [pc, #84]	; (800ca60 <mem_malloc+0x1dc>)
 800ca0c:	f00b ff64 	bl	80188d8 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800ca10:	697b      	ldr	r3, [r7, #20]
 800ca12:	f003 0303 	and.w	r3, r3, #3
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d006      	beq.n	800ca28 <mem_malloc+0x1a4>
 800ca1a:	4b0f      	ldr	r3, [pc, #60]	; (800ca58 <mem_malloc+0x1d4>)
 800ca1c:	f240 32be 	movw	r2, #958	; 0x3be
 800ca20:	4914      	ldr	r1, [pc, #80]	; (800ca74 <mem_malloc+0x1f0>)
 800ca22:	480f      	ldr	r0, [pc, #60]	; (800ca60 <mem_malloc+0x1dc>)
 800ca24:	f00b ff58 	bl	80188d8 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800ca28:	697b      	ldr	r3, [r7, #20]
 800ca2a:	3308      	adds	r3, #8
 800ca2c:	e00e      	b.n	800ca4c <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800ca2e:	8bfb      	ldrh	r3, [r7, #30]
 800ca30:	4618      	mov	r0, r3
 800ca32:	f7ff fc83 	bl	800c33c <ptr_to_mem>
 800ca36:	4603      	mov	r3, r0
 800ca38:	881b      	ldrh	r3, [r3, #0]
 800ca3a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ca3c:	8bfa      	ldrh	r2, [r7, #30]
 800ca3e:	8bbb      	ldrh	r3, [r7, #28]
 800ca40:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800ca44:	429a      	cmp	r2, r3
 800ca46:	f4ff af44 	bcc.w	800c8d2 <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800ca4a:	2300      	movs	r3, #0
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	3720      	adds	r7, #32
 800ca50:	46bd      	mov	sp, r7
 800ca52:	bd80      	pop	{r7, pc}
 800ca54:	20000468 	.word	0x20000468
 800ca58:	0801dc2c 	.word	0x0801dc2c
 800ca5c:	0801ddd4 	.word	0x0801ddd4
 800ca60:	0801dc74 	.word	0x0801dc74
 800ca64:	20000464 	.word	0x20000464
 800ca68:	0801dde8 	.word	0x0801dde8
 800ca6c:	0801de04 	.word	0x0801de04
 800ca70:	0801de34 	.word	0x0801de34
 800ca74:	0801de64 	.word	0x0801de64

0800ca78 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800ca78:	b480      	push	{r7}
 800ca7a:	b085      	sub	sp, #20
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	689b      	ldr	r3, [r3, #8]
 800ca84:	2200      	movs	r2, #0
 800ca86:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	685b      	ldr	r3, [r3, #4]
 800ca8c:	3303      	adds	r3, #3
 800ca8e:	f023 0303 	bic.w	r3, r3, #3
 800ca92:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800ca94:	2300      	movs	r3, #0
 800ca96:	60fb      	str	r3, [r7, #12]
 800ca98:	e011      	b.n	800cabe <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	689b      	ldr	r3, [r3, #8]
 800ca9e:	681a      	ldr	r2, [r3, #0]
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	689b      	ldr	r3, [r3, #8]
 800caa8:	68ba      	ldr	r2, [r7, #8]
 800caaa:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	881b      	ldrh	r3, [r3, #0]
 800cab0:	461a      	mov	r2, r3
 800cab2:	68bb      	ldr	r3, [r7, #8]
 800cab4:	4413      	add	r3, r2
 800cab6:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	3301      	adds	r3, #1
 800cabc:	60fb      	str	r3, [r7, #12]
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	885b      	ldrh	r3, [r3, #2]
 800cac2:	461a      	mov	r2, r3
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	4293      	cmp	r3, r2
 800cac8:	dbe7      	blt.n	800ca9a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800caca:	bf00      	nop
 800cacc:	3714      	adds	r7, #20
 800cace:	46bd      	mov	sp, r7
 800cad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad4:	4770      	bx	lr
	...

0800cad8 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b082      	sub	sp, #8
 800cadc:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800cade:	2300      	movs	r3, #0
 800cae0:	80fb      	strh	r3, [r7, #6]
 800cae2:	e009      	b.n	800caf8 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800cae4:	88fb      	ldrh	r3, [r7, #6]
 800cae6:	4a08      	ldr	r2, [pc, #32]	; (800cb08 <memp_init+0x30>)
 800cae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800caec:	4618      	mov	r0, r3
 800caee:	f7ff ffc3 	bl	800ca78 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800caf2:	88fb      	ldrh	r3, [r7, #6]
 800caf4:	3301      	adds	r3, #1
 800caf6:	80fb      	strh	r3, [r7, #6]
 800caf8:	88fb      	ldrh	r3, [r7, #6]
 800cafa:	2b08      	cmp	r3, #8
 800cafc:	d9f2      	bls.n	800cae4 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800cafe:	bf00      	nop
 800cb00:	3708      	adds	r7, #8
 800cb02:	46bd      	mov	sp, r7
 800cb04:	bd80      	pop	{r7, pc}
 800cb06:	bf00      	nop
 800cb08:	080209ec 	.word	0x080209ec

0800cb0c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b084      	sub	sp, #16
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	689b      	ldr	r3, [r3, #8]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d012      	beq.n	800cb48 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	689b      	ldr	r3, [r3, #8]
 800cb26:	68fa      	ldr	r2, [r7, #12]
 800cb28:	6812      	ldr	r2, [r2, #0]
 800cb2a:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	f003 0303 	and.w	r3, r3, #3
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d006      	beq.n	800cb44 <do_memp_malloc_pool+0x38>
 800cb36:	4b07      	ldr	r3, [pc, #28]	; (800cb54 <do_memp_malloc_pool+0x48>)
 800cb38:	f240 1219 	movw	r2, #281	; 0x119
 800cb3c:	4906      	ldr	r1, [pc, #24]	; (800cb58 <do_memp_malloc_pool+0x4c>)
 800cb3e:	4807      	ldr	r0, [pc, #28]	; (800cb5c <do_memp_malloc_pool+0x50>)
 800cb40:	f00b feca 	bl	80188d8 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	e000      	b.n	800cb4a <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800cb48:	2300      	movs	r3, #0
}
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	3710      	adds	r7, #16
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	bd80      	pop	{r7, pc}
 800cb52:	bf00      	nop
 800cb54:	0801de88 	.word	0x0801de88
 800cb58:	0801deb8 	.word	0x0801deb8
 800cb5c:	0801dedc 	.word	0x0801dedc

0800cb60 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b084      	sub	sp, #16
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	4603      	mov	r3, r0
 800cb68:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800cb6a:	79fb      	ldrb	r3, [r7, #7]
 800cb6c:	2b08      	cmp	r3, #8
 800cb6e:	d908      	bls.n	800cb82 <memp_malloc+0x22>
 800cb70:	4b0a      	ldr	r3, [pc, #40]	; (800cb9c <memp_malloc+0x3c>)
 800cb72:	f240 1257 	movw	r2, #343	; 0x157
 800cb76:	490a      	ldr	r1, [pc, #40]	; (800cba0 <memp_malloc+0x40>)
 800cb78:	480a      	ldr	r0, [pc, #40]	; (800cba4 <memp_malloc+0x44>)
 800cb7a:	f00b fead 	bl	80188d8 <iprintf>
 800cb7e:	2300      	movs	r3, #0
 800cb80:	e008      	b.n	800cb94 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800cb82:	79fb      	ldrb	r3, [r7, #7]
 800cb84:	4a08      	ldr	r2, [pc, #32]	; (800cba8 <memp_malloc+0x48>)
 800cb86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	f7ff ffbe 	bl	800cb0c <do_memp_malloc_pool>
 800cb90:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800cb92:	68fb      	ldr	r3, [r7, #12]
}
 800cb94:	4618      	mov	r0, r3
 800cb96:	3710      	adds	r7, #16
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	bd80      	pop	{r7, pc}
 800cb9c:	0801de88 	.word	0x0801de88
 800cba0:	0801df18 	.word	0x0801df18
 800cba4:	0801dedc 	.word	0x0801dedc
 800cba8:	080209ec 	.word	0x080209ec

0800cbac <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b084      	sub	sp, #16
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
 800cbb4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800cbb6:	683b      	ldr	r3, [r7, #0]
 800cbb8:	f003 0303 	and.w	r3, r3, #3
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d006      	beq.n	800cbce <do_memp_free_pool+0x22>
 800cbc0:	4b0a      	ldr	r3, [pc, #40]	; (800cbec <do_memp_free_pool+0x40>)
 800cbc2:	f240 126d 	movw	r2, #365	; 0x16d
 800cbc6:	490a      	ldr	r1, [pc, #40]	; (800cbf0 <do_memp_free_pool+0x44>)
 800cbc8:	480a      	ldr	r0, [pc, #40]	; (800cbf4 <do_memp_free_pool+0x48>)
 800cbca:	f00b fe85 	bl	80188d8 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800cbce:	683b      	ldr	r3, [r7, #0]
 800cbd0:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	689b      	ldr	r3, [r3, #8]
 800cbd6:	681a      	ldr	r2, [r3, #0]
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	689b      	ldr	r3, [r3, #8]
 800cbe0:	68fa      	ldr	r2, [r7, #12]
 800cbe2:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800cbe4:	bf00      	nop
 800cbe6:	3710      	adds	r7, #16
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	bd80      	pop	{r7, pc}
 800cbec:	0801de88 	.word	0x0801de88
 800cbf0:	0801df38 	.word	0x0801df38
 800cbf4:	0801dedc 	.word	0x0801dedc

0800cbf8 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b082      	sub	sp, #8
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	4603      	mov	r3, r0
 800cc00:	6039      	str	r1, [r7, #0]
 800cc02:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800cc04:	79fb      	ldrb	r3, [r7, #7]
 800cc06:	2b08      	cmp	r3, #8
 800cc08:	d907      	bls.n	800cc1a <memp_free+0x22>
 800cc0a:	4b0c      	ldr	r3, [pc, #48]	; (800cc3c <memp_free+0x44>)
 800cc0c:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800cc10:	490b      	ldr	r1, [pc, #44]	; (800cc40 <memp_free+0x48>)
 800cc12:	480c      	ldr	r0, [pc, #48]	; (800cc44 <memp_free+0x4c>)
 800cc14:	f00b fe60 	bl	80188d8 <iprintf>
 800cc18:	e00c      	b.n	800cc34 <memp_free+0x3c>

  if (mem == NULL) {
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d008      	beq.n	800cc32 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800cc20:	79fb      	ldrb	r3, [r7, #7]
 800cc22:	4a09      	ldr	r2, [pc, #36]	; (800cc48 <memp_free+0x50>)
 800cc24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc28:	6839      	ldr	r1, [r7, #0]
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	f7ff ffbe 	bl	800cbac <do_memp_free_pool>
 800cc30:	e000      	b.n	800cc34 <memp_free+0x3c>
    return;
 800cc32:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800cc34:	3708      	adds	r7, #8
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}
 800cc3a:	bf00      	nop
 800cc3c:	0801de88 	.word	0x0801de88
 800cc40:	0801df58 	.word	0x0801df58
 800cc44:	0801dedc 	.word	0x0801dedc
 800cc48:	080209ec 	.word	0x080209ec

0800cc4c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800cc50:	bf00      	nop
 800cc52:	46bd      	mov	sp, r7
 800cc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc58:	4770      	bx	lr
	...

0800cc5c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b086      	sub	sp, #24
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	60f8      	str	r0, [r7, #12]
 800cc64:	60b9      	str	r1, [r7, #8]
 800cc66:	607a      	str	r2, [r7, #4]
 800cc68:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d108      	bne.n	800cc82 <netif_add+0x26>
 800cc70:	4b5b      	ldr	r3, [pc, #364]	; (800cde0 <netif_add+0x184>)
 800cc72:	f240 1227 	movw	r2, #295	; 0x127
 800cc76:	495b      	ldr	r1, [pc, #364]	; (800cde4 <netif_add+0x188>)
 800cc78:	485b      	ldr	r0, [pc, #364]	; (800cde8 <netif_add+0x18c>)
 800cc7a:	f00b fe2d 	bl	80188d8 <iprintf>
 800cc7e:	2300      	movs	r3, #0
 800cc80:	e0a9      	b.n	800cdd6 <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800cc82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d108      	bne.n	800cc9a <netif_add+0x3e>
 800cc88:	4b55      	ldr	r3, [pc, #340]	; (800cde0 <netif_add+0x184>)
 800cc8a:	f44f 7294 	mov.w	r2, #296	; 0x128
 800cc8e:	4957      	ldr	r1, [pc, #348]	; (800cdec <netif_add+0x190>)
 800cc90:	4855      	ldr	r0, [pc, #340]	; (800cde8 <netif_add+0x18c>)
 800cc92:	f00b fe21 	bl	80188d8 <iprintf>
 800cc96:	2300      	movs	r3, #0
 800cc98:	e09d      	b.n	800cdd6 <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800cc9a:	68bb      	ldr	r3, [r7, #8]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d101      	bne.n	800cca4 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800cca0:	4b53      	ldr	r3, [pc, #332]	; (800cdf0 <netif_add+0x194>)
 800cca2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d101      	bne.n	800ccae <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800ccaa:	4b51      	ldr	r3, [pc, #324]	; (800cdf0 <netif_add+0x194>)
 800ccac:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800ccae:	683b      	ldr	r3, [r7, #0]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d101      	bne.n	800ccb8 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800ccb4:	4b4e      	ldr	r3, [pc, #312]	; (800cdf0 <netif_add+0x194>)
 800ccb6:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	4a49      	ldr	r2, [pc, #292]	; (800cdf4 <netif_add+0x198>)
 800ccce:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	2200      	movs	r2, #0
 800ccda:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	3324      	adds	r3, #36	; 0x24
 800cce2:	2204      	movs	r2, #4
 800cce4:	2100      	movs	r1, #0
 800cce6:	4618      	mov	r0, r3
 800cce8:	f00b f8e9 	bl	8017ebe <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	2200      	movs	r2, #0
 800ccf0:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	6a3a      	ldr	r2, [r7, #32]
 800ccf6:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800ccf8:	4b3f      	ldr	r3, [pc, #252]	; (800cdf8 <netif_add+0x19c>)
 800ccfa:	781a      	ldrb	r2, [r3, #0]
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cd06:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	687a      	ldr	r2, [r7, #4]
 800cd0c:	68b9      	ldr	r1, [r7, #8]
 800cd0e:	68f8      	ldr	r0, [r7, #12]
 800cd10:	f000 f914 	bl	800cf3c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800cd14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd16:	68f8      	ldr	r0, [r7, #12]
 800cd18:	4798      	blx	r3
 800cd1a:	4603      	mov	r3, r0
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d001      	beq.n	800cd24 <netif_add+0xc8>
    return NULL;
 800cd20:	2300      	movs	r3, #0
 800cd22:	e058      	b.n	800cdd6 <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cd2a:	2bff      	cmp	r3, #255	; 0xff
 800cd2c:	d103      	bne.n	800cd36 <netif_add+0xda>
        netif->num = 0;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	2200      	movs	r2, #0
 800cd32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 800cd36:	2300      	movs	r3, #0
 800cd38:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800cd3a:	4b30      	ldr	r3, [pc, #192]	; (800cdfc <netif_add+0x1a0>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	617b      	str	r3, [r7, #20]
 800cd40:	e02b      	b.n	800cd9a <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800cd42:	697a      	ldr	r2, [r7, #20]
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	429a      	cmp	r2, r3
 800cd48:	d106      	bne.n	800cd58 <netif_add+0xfc>
 800cd4a:	4b25      	ldr	r3, [pc, #148]	; (800cde0 <netif_add+0x184>)
 800cd4c:	f240 128b 	movw	r2, #395	; 0x18b
 800cd50:	492b      	ldr	r1, [pc, #172]	; (800ce00 <netif_add+0x1a4>)
 800cd52:	4825      	ldr	r0, [pc, #148]	; (800cde8 <netif_add+0x18c>)
 800cd54:	f00b fdc0 	bl	80188d8 <iprintf>
        num_netifs++;
 800cd58:	693b      	ldr	r3, [r7, #16]
 800cd5a:	3301      	adds	r3, #1
 800cd5c:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800cd5e:	693b      	ldr	r3, [r7, #16]
 800cd60:	2bff      	cmp	r3, #255	; 0xff
 800cd62:	dd06      	ble.n	800cd72 <netif_add+0x116>
 800cd64:	4b1e      	ldr	r3, [pc, #120]	; (800cde0 <netif_add+0x184>)
 800cd66:	f240 128d 	movw	r2, #397	; 0x18d
 800cd6a:	4926      	ldr	r1, [pc, #152]	; (800ce04 <netif_add+0x1a8>)
 800cd6c:	481e      	ldr	r0, [pc, #120]	; (800cde8 <netif_add+0x18c>)
 800cd6e:	f00b fdb3 	bl	80188d8 <iprintf>
        if (netif2->num == netif->num) {
 800cd72:	697b      	ldr	r3, [r7, #20]
 800cd74:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cd7e:	429a      	cmp	r2, r3
 800cd80:	d108      	bne.n	800cd94 <netif_add+0x138>
          netif->num++;
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cd88:	3301      	adds	r3, #1
 800cd8a:	b2da      	uxtb	r2, r3
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 800cd92:	e005      	b.n	800cda0 <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800cd94:	697b      	ldr	r3, [r7, #20]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	617b      	str	r3, [r7, #20]
 800cd9a:	697b      	ldr	r3, [r7, #20]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d1d0      	bne.n	800cd42 <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d1be      	bne.n	800cd24 <netif_add+0xc8>
  }
  if (netif->num == 254) {
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cdac:	2bfe      	cmp	r3, #254	; 0xfe
 800cdae:	d103      	bne.n	800cdb8 <netif_add+0x15c>
    netif_num = 0;
 800cdb0:	4b11      	ldr	r3, [pc, #68]	; (800cdf8 <netif_add+0x19c>)
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	701a      	strb	r2, [r3, #0]
 800cdb6:	e006      	b.n	800cdc6 <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cdbe:	3301      	adds	r3, #1
 800cdc0:	b2da      	uxtb	r2, r3
 800cdc2:	4b0d      	ldr	r3, [pc, #52]	; (800cdf8 <netif_add+0x19c>)
 800cdc4:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800cdc6:	4b0d      	ldr	r3, [pc, #52]	; (800cdfc <netif_add+0x1a0>)
 800cdc8:	681a      	ldr	r2, [r3, #0]
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800cdce:	4a0b      	ldr	r2, [pc, #44]	; (800cdfc <netif_add+0x1a0>)
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	3718      	adds	r7, #24
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}
 800cdde:	bf00      	nop
 800cde0:	0801df74 	.word	0x0801df74
 800cde4:	0801e008 	.word	0x0801e008
 800cde8:	0801dfc4 	.word	0x0801dfc4
 800cdec:	0801e024 	.word	0x0801e024
 800cdf0:	08020a60 	.word	0x08020a60
 800cdf4:	0800d14f 	.word	0x0800d14f
 800cdf8:	20000490 	.word	0x20000490
 800cdfc:	20007138 	.word	0x20007138
 800ce00:	0801e048 	.word	0x0801e048
 800ce04:	0801e05c 	.word	0x0801e05c

0800ce08 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b082      	sub	sp, #8
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
 800ce10:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800ce12:	6839      	ldr	r1, [r7, #0]
 800ce14:	6878      	ldr	r0, [r7, #4]
 800ce16:	f002 fabf 	bl	800f398 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800ce1a:	6839      	ldr	r1, [r7, #0]
 800ce1c:	6878      	ldr	r0, [r7, #4]
 800ce1e:	f006 fe69 	bl	8013af4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800ce22:	bf00      	nop
 800ce24:	3708      	adds	r7, #8
 800ce26:	46bd      	mov	sp, r7
 800ce28:	bd80      	pop	{r7, pc}
	...

0800ce2c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b086      	sub	sp, #24
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	60f8      	str	r0, [r7, #12]
 800ce34:	60b9      	str	r1, [r7, #8]
 800ce36:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800ce38:	68bb      	ldr	r3, [r7, #8]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d106      	bne.n	800ce4c <netif_do_set_ipaddr+0x20>
 800ce3e:	4b1d      	ldr	r3, [pc, #116]	; (800ceb4 <netif_do_set_ipaddr+0x88>)
 800ce40:	f240 12cb 	movw	r2, #459	; 0x1cb
 800ce44:	491c      	ldr	r1, [pc, #112]	; (800ceb8 <netif_do_set_ipaddr+0x8c>)
 800ce46:	481d      	ldr	r0, [pc, #116]	; (800cebc <netif_do_set_ipaddr+0x90>)
 800ce48:	f00b fd46 	bl	80188d8 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d106      	bne.n	800ce60 <netif_do_set_ipaddr+0x34>
 800ce52:	4b18      	ldr	r3, [pc, #96]	; (800ceb4 <netif_do_set_ipaddr+0x88>)
 800ce54:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800ce58:	4917      	ldr	r1, [pc, #92]	; (800ceb8 <netif_do_set_ipaddr+0x8c>)
 800ce5a:	4818      	ldr	r0, [pc, #96]	; (800cebc <netif_do_set_ipaddr+0x90>)
 800ce5c:	f00b fd3c 	bl	80188d8 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	681a      	ldr	r2, [r3, #0]
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	3304      	adds	r3, #4
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	429a      	cmp	r2, r3
 800ce6c:	d01c      	beq.n	800cea8 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800ce6e:	68bb      	ldr	r3, [r7, #8]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	3304      	adds	r3, #4
 800ce78:	681a      	ldr	r2, [r3, #0]
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800ce7e:	f107 0314 	add.w	r3, r7, #20
 800ce82:	4619      	mov	r1, r3
 800ce84:	6878      	ldr	r0, [r7, #4]
 800ce86:	f7ff ffbf 	bl	800ce08 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800ce8a:	68bb      	ldr	r3, [r7, #8]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d002      	beq.n	800ce96 <netif_do_set_ipaddr+0x6a>
 800ce90:	68bb      	ldr	r3, [r7, #8]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	e000      	b.n	800ce98 <netif_do_set_ipaddr+0x6c>
 800ce96:	2300      	movs	r3, #0
 800ce98:	68fa      	ldr	r2, [r7, #12]
 800ce9a:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800ce9c:	2101      	movs	r1, #1
 800ce9e:	68f8      	ldr	r0, [r7, #12]
 800cea0:	f000 f8d2 	bl	800d048 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800cea4:	2301      	movs	r3, #1
 800cea6:	e000      	b.n	800ceaa <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800cea8:	2300      	movs	r3, #0
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	3718      	adds	r7, #24
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}
 800ceb2:	bf00      	nop
 800ceb4:	0801df74 	.word	0x0801df74
 800ceb8:	0801e08c 	.word	0x0801e08c
 800cebc:	0801dfc4 	.word	0x0801dfc4

0800cec0 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800cec0:	b480      	push	{r7}
 800cec2:	b085      	sub	sp, #20
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	60f8      	str	r0, [r7, #12]
 800cec8:	60b9      	str	r1, [r7, #8]
 800ceca:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	681a      	ldr	r2, [r3, #0]
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	3308      	adds	r3, #8
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	429a      	cmp	r2, r3
 800ced8:	d00a      	beq.n	800cef0 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800ceda:	68bb      	ldr	r3, [r7, #8]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d002      	beq.n	800cee6 <netif_do_set_netmask+0x26>
 800cee0:	68bb      	ldr	r3, [r7, #8]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	e000      	b.n	800cee8 <netif_do_set_netmask+0x28>
 800cee6:	2300      	movs	r3, #0
 800cee8:	68fa      	ldr	r2, [r7, #12]
 800ceea:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800ceec:	2301      	movs	r3, #1
 800ceee:	e000      	b.n	800cef2 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800cef0:	2300      	movs	r3, #0
}
 800cef2:	4618      	mov	r0, r3
 800cef4:	3714      	adds	r7, #20
 800cef6:	46bd      	mov	sp, r7
 800cef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefc:	4770      	bx	lr

0800cefe <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800cefe:	b480      	push	{r7}
 800cf00:	b085      	sub	sp, #20
 800cf02:	af00      	add	r7, sp, #0
 800cf04:	60f8      	str	r0, [r7, #12]
 800cf06:	60b9      	str	r1, [r7, #8]
 800cf08:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800cf0a:	68bb      	ldr	r3, [r7, #8]
 800cf0c:	681a      	ldr	r2, [r3, #0]
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	330c      	adds	r3, #12
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	429a      	cmp	r2, r3
 800cf16:	d00a      	beq.n	800cf2e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d002      	beq.n	800cf24 <netif_do_set_gw+0x26>
 800cf1e:	68bb      	ldr	r3, [r7, #8]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	e000      	b.n	800cf26 <netif_do_set_gw+0x28>
 800cf24:	2300      	movs	r3, #0
 800cf26:	68fa      	ldr	r2, [r7, #12]
 800cf28:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800cf2a:	2301      	movs	r3, #1
 800cf2c:	e000      	b.n	800cf30 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800cf2e:	2300      	movs	r3, #0
}
 800cf30:	4618      	mov	r0, r3
 800cf32:	3714      	adds	r7, #20
 800cf34:	46bd      	mov	sp, r7
 800cf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf3a:	4770      	bx	lr

0800cf3c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b088      	sub	sp, #32
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	60f8      	str	r0, [r7, #12]
 800cf44:	60b9      	str	r1, [r7, #8]
 800cf46:	607a      	str	r2, [r7, #4]
 800cf48:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800cf52:	68bb      	ldr	r3, [r7, #8]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d101      	bne.n	800cf5c <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800cf58:	4b1c      	ldr	r3, [pc, #112]	; (800cfcc <netif_set_addr+0x90>)
 800cf5a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d101      	bne.n	800cf66 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800cf62:	4b1a      	ldr	r3, [pc, #104]	; (800cfcc <netif_set_addr+0x90>)
 800cf64:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800cf66:	683b      	ldr	r3, [r7, #0]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d101      	bne.n	800cf70 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800cf6c:	4b17      	ldr	r3, [pc, #92]	; (800cfcc <netif_set_addr+0x90>)
 800cf6e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d003      	beq.n	800cf7e <netif_set_addr+0x42>
 800cf76:	68bb      	ldr	r3, [r7, #8]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d101      	bne.n	800cf82 <netif_set_addr+0x46>
 800cf7e:	2301      	movs	r3, #1
 800cf80:	e000      	b.n	800cf84 <netif_set_addr+0x48>
 800cf82:	2300      	movs	r3, #0
 800cf84:	617b      	str	r3, [r7, #20]
  if (remove) {
 800cf86:	697b      	ldr	r3, [r7, #20]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d006      	beq.n	800cf9a <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800cf8c:	f107 0310 	add.w	r3, r7, #16
 800cf90:	461a      	mov	r2, r3
 800cf92:	68b9      	ldr	r1, [r7, #8]
 800cf94:	68f8      	ldr	r0, [r7, #12]
 800cf96:	f7ff ff49 	bl	800ce2c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800cf9a:	69fa      	ldr	r2, [r7, #28]
 800cf9c:	6879      	ldr	r1, [r7, #4]
 800cf9e:	68f8      	ldr	r0, [r7, #12]
 800cfa0:	f7ff ff8e 	bl	800cec0 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800cfa4:	69ba      	ldr	r2, [r7, #24]
 800cfa6:	6839      	ldr	r1, [r7, #0]
 800cfa8:	68f8      	ldr	r0, [r7, #12]
 800cfaa:	f7ff ffa8 	bl	800cefe <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800cfae:	697b      	ldr	r3, [r7, #20]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d106      	bne.n	800cfc2 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800cfb4:	f107 0310 	add.w	r3, r7, #16
 800cfb8:	461a      	mov	r2, r3
 800cfba:	68b9      	ldr	r1, [r7, #8]
 800cfbc:	68f8      	ldr	r0, [r7, #12]
 800cfbe:	f7ff ff35 	bl	800ce2c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800cfc2:	bf00      	nop
 800cfc4:	3720      	adds	r7, #32
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	bd80      	pop	{r7, pc}
 800cfca:	bf00      	nop
 800cfcc:	08020a60 	.word	0x08020a60

0800cfd0 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800cfd0:	b480      	push	{r7}
 800cfd2:	b083      	sub	sp, #12
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800cfd8:	4a04      	ldr	r2, [pc, #16]	; (800cfec <netif_set_default+0x1c>)
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800cfde:	bf00      	nop
 800cfe0:	370c      	adds	r7, #12
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe8:	4770      	bx	lr
 800cfea:	bf00      	nop
 800cfec:	2000713c 	.word	0x2000713c

0800cff0 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b082      	sub	sp, #8
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d107      	bne.n	800d00e <netif_set_up+0x1e>
 800cffe:	4b0f      	ldr	r3, [pc, #60]	; (800d03c <netif_set_up+0x4c>)
 800d000:	f44f 7254 	mov.w	r2, #848	; 0x350
 800d004:	490e      	ldr	r1, [pc, #56]	; (800d040 <netif_set_up+0x50>)
 800d006:	480f      	ldr	r0, [pc, #60]	; (800d044 <netif_set_up+0x54>)
 800d008:	f00b fc66 	bl	80188d8 <iprintf>
 800d00c:	e013      	b.n	800d036 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d014:	f003 0301 	and.w	r3, r3, #1
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d10c      	bne.n	800d036 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d022:	f043 0301 	orr.w	r3, r3, #1
 800d026:	b2da      	uxtb	r2, r3
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800d02e:	2103      	movs	r1, #3
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f000 f809 	bl	800d048 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800d036:	3708      	adds	r7, #8
 800d038:	46bd      	mov	sp, r7
 800d03a:	bd80      	pop	{r7, pc}
 800d03c:	0801df74 	.word	0x0801df74
 800d040:	0801e0fc 	.word	0x0801e0fc
 800d044:	0801dfc4 	.word	0x0801dfc4

0800d048 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b082      	sub	sp, #8
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
 800d050:	460b      	mov	r3, r1
 800d052:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	2b00      	cmp	r3, #0
 800d058:	d106      	bne.n	800d068 <netif_issue_reports+0x20>
 800d05a:	4b18      	ldr	r3, [pc, #96]	; (800d0bc <netif_issue_reports+0x74>)
 800d05c:	f240 326d 	movw	r2, #877	; 0x36d
 800d060:	4917      	ldr	r1, [pc, #92]	; (800d0c0 <netif_issue_reports+0x78>)
 800d062:	4818      	ldr	r0, [pc, #96]	; (800d0c4 <netif_issue_reports+0x7c>)
 800d064:	f00b fc38 	bl	80188d8 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d06e:	f003 0304 	and.w	r3, r3, #4
 800d072:	2b00      	cmp	r3, #0
 800d074:	d01e      	beq.n	800d0b4 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d07c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800d080:	2b00      	cmp	r3, #0
 800d082:	d017      	beq.n	800d0b4 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d084:	78fb      	ldrb	r3, [r7, #3]
 800d086:	f003 0301 	and.w	r3, r3, #1
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d013      	beq.n	800d0b6 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	3304      	adds	r3, #4
 800d092:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d094:	2b00      	cmp	r3, #0
 800d096:	d00e      	beq.n	800d0b6 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d09e:	f003 0308 	and.w	r3, r3, #8
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d007      	beq.n	800d0b6 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	3304      	adds	r3, #4
 800d0aa:	4619      	mov	r1, r3
 800d0ac:	6878      	ldr	r0, [r7, #4]
 800d0ae:	f009 fae3 	bl	8016678 <etharp_request>
 800d0b2:	e000      	b.n	800d0b6 <netif_issue_reports+0x6e>
    return;
 800d0b4:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800d0b6:	3708      	adds	r7, #8
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}
 800d0bc:	0801df74 	.word	0x0801df74
 800d0c0:	0801e118 	.word	0x0801e118
 800d0c4:	0801dfc4 	.word	0x0801dfc4

0800d0c8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b082      	sub	sp, #8
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d107      	bne.n	800d0e6 <netif_set_down+0x1e>
 800d0d6:	4b12      	ldr	r3, [pc, #72]	; (800d120 <netif_set_down+0x58>)
 800d0d8:	f240 329b 	movw	r2, #923	; 0x39b
 800d0dc:	4911      	ldr	r1, [pc, #68]	; (800d124 <netif_set_down+0x5c>)
 800d0de:	4812      	ldr	r0, [pc, #72]	; (800d128 <netif_set_down+0x60>)
 800d0e0:	f00b fbfa 	bl	80188d8 <iprintf>
 800d0e4:	e019      	b.n	800d11a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d0ec:	f003 0301 	and.w	r3, r3, #1
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d012      	beq.n	800d11a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d0fa:	f023 0301 	bic.w	r3, r3, #1
 800d0fe:	b2da      	uxtb	r2, r3
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d10c:	f003 0308 	and.w	r3, r3, #8
 800d110:	2b00      	cmp	r3, #0
 800d112:	d002      	beq.n	800d11a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800d114:	6878      	ldr	r0, [r7, #4]
 800d116:	f008 fe69 	bl	8015dec <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800d11a:	3708      	adds	r7, #8
 800d11c:	46bd      	mov	sp, r7
 800d11e:	bd80      	pop	{r7, pc}
 800d120:	0801df74 	.word	0x0801df74
 800d124:	0801e13c 	.word	0x0801e13c
 800d128:	0801dfc4 	.word	0x0801dfc4

0800d12c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800d12c:	b480      	push	{r7}
 800d12e:	b083      	sub	sp, #12
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
 800d134:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d002      	beq.n	800d142 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	683a      	ldr	r2, [r7, #0]
 800d140:	61da      	str	r2, [r3, #28]
  }
}
 800d142:	bf00      	nop
 800d144:	370c      	adds	r7, #12
 800d146:	46bd      	mov	sp, r7
 800d148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14c:	4770      	bx	lr

0800d14e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800d14e:	b480      	push	{r7}
 800d150:	b085      	sub	sp, #20
 800d152:	af00      	add	r7, sp, #0
 800d154:	60f8      	str	r0, [r7, #12]
 800d156:	60b9      	str	r1, [r7, #8]
 800d158:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800d15a:	f06f 030b 	mvn.w	r3, #11
}
 800d15e:	4618      	mov	r0, r3
 800d160:	3714      	adds	r7, #20
 800d162:	46bd      	mov	sp, r7
 800d164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d168:	4770      	bx	lr
	...

0800d16c <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800d16c:	b480      	push	{r7}
 800d16e:	b085      	sub	sp, #20
 800d170:	af00      	add	r7, sp, #0
 800d172:	4603      	mov	r3, r0
 800d174:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800d176:	79fb      	ldrb	r3, [r7, #7]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d013      	beq.n	800d1a4 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800d17c:	4b0d      	ldr	r3, [pc, #52]	; (800d1b4 <netif_get_by_index+0x48>)
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	60fb      	str	r3, [r7, #12]
 800d182:	e00c      	b.n	800d19e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d18a:	3301      	adds	r3, #1
 800d18c:	b2db      	uxtb	r3, r3
 800d18e:	79fa      	ldrb	r2, [r7, #7]
 800d190:	429a      	cmp	r2, r3
 800d192:	d101      	bne.n	800d198 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	e006      	b.n	800d1a6 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	60fb      	str	r3, [r7, #12]
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d1ef      	bne.n	800d184 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800d1a4:	2300      	movs	r3, #0
}
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	3714      	adds	r7, #20
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b0:	4770      	bx	lr
 800d1b2:	bf00      	nop
 800d1b4:	20007138 	.word	0x20007138

0800d1b8 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800d1bc:	4b03      	ldr	r3, [pc, #12]	; (800d1cc <pbuf_pool_is_empty+0x14>)
 800d1be:	2201      	movs	r2, #1
 800d1c0:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800d1c2:	bf00      	nop
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ca:	4770      	bx	lr
 800d1cc:	20007140 	.word	0x20007140

0800d1d0 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800d1d0:	b480      	push	{r7}
 800d1d2:	b085      	sub	sp, #20
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	60f8      	str	r0, [r7, #12]
 800d1d8:	60b9      	str	r1, [r7, #8]
 800d1da:	4611      	mov	r1, r2
 800d1dc:	461a      	mov	r2, r3
 800d1de:	460b      	mov	r3, r1
 800d1e0:	80fb      	strh	r3, [r7, #6]
 800d1e2:	4613      	mov	r3, r2
 800d1e4:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	2200      	movs	r2, #0
 800d1ea:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	68ba      	ldr	r2, [r7, #8]
 800d1f0:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	88fa      	ldrh	r2, [r7, #6]
 800d1f6:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	88ba      	ldrh	r2, [r7, #4]
 800d1fc:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800d1fe:	8b3b      	ldrh	r3, [r7, #24]
 800d200:	b2da      	uxtb	r2, r3
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	7f3a      	ldrb	r2, [r7, #28]
 800d20a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	2201      	movs	r2, #1
 800d210:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	2200      	movs	r2, #0
 800d216:	73da      	strb	r2, [r3, #15]
}
 800d218:	bf00      	nop
 800d21a:	3714      	adds	r7, #20
 800d21c:	46bd      	mov	sp, r7
 800d21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d222:	4770      	bx	lr

0800d224 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800d224:	b580      	push	{r7, lr}
 800d226:	b08c      	sub	sp, #48	; 0x30
 800d228:	af02      	add	r7, sp, #8
 800d22a:	4603      	mov	r3, r0
 800d22c:	71fb      	strb	r3, [r7, #7]
 800d22e:	460b      	mov	r3, r1
 800d230:	80bb      	strh	r3, [r7, #4]
 800d232:	4613      	mov	r3, r2
 800d234:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800d236:	79fb      	ldrb	r3, [r7, #7]
 800d238:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800d23a:	887b      	ldrh	r3, [r7, #2]
 800d23c:	2b41      	cmp	r3, #65	; 0x41
 800d23e:	d00b      	beq.n	800d258 <pbuf_alloc+0x34>
 800d240:	2b41      	cmp	r3, #65	; 0x41
 800d242:	dc02      	bgt.n	800d24a <pbuf_alloc+0x26>
 800d244:	2b01      	cmp	r3, #1
 800d246:	d007      	beq.n	800d258 <pbuf_alloc+0x34>
 800d248:	e0c2      	b.n	800d3d0 <pbuf_alloc+0x1ac>
 800d24a:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800d24e:	d00b      	beq.n	800d268 <pbuf_alloc+0x44>
 800d250:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800d254:	d070      	beq.n	800d338 <pbuf_alloc+0x114>
 800d256:	e0bb      	b.n	800d3d0 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800d258:	887a      	ldrh	r2, [r7, #2]
 800d25a:	88bb      	ldrh	r3, [r7, #4]
 800d25c:	4619      	mov	r1, r3
 800d25e:	2000      	movs	r0, #0
 800d260:	f000 f8d2 	bl	800d408 <pbuf_alloc_reference>
 800d264:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800d266:	e0bd      	b.n	800d3e4 <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800d268:	2300      	movs	r3, #0
 800d26a:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800d26c:	2300      	movs	r3, #0
 800d26e:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800d270:	88bb      	ldrh	r3, [r7, #4]
 800d272:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d274:	2008      	movs	r0, #8
 800d276:	f7ff fc73 	bl	800cb60 <memp_malloc>
 800d27a:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800d27c:	693b      	ldr	r3, [r7, #16]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d109      	bne.n	800d296 <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 800d282:	f7ff ff99 	bl	800d1b8 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800d286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d002      	beq.n	800d292 <pbuf_alloc+0x6e>
            pbuf_free(p);
 800d28c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d28e:	f000 faa9 	bl	800d7e4 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800d292:	2300      	movs	r3, #0
 800d294:	e0a7      	b.n	800d3e6 <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800d296:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d298:	3303      	adds	r3, #3
 800d29a:	b29b      	uxth	r3, r3
 800d29c:	f023 0303 	bic.w	r3, r3, #3
 800d2a0:	b29b      	uxth	r3, r3
 800d2a2:	f5c3 7301 	rsb	r3, r3, #516	; 0x204
 800d2a6:	b29b      	uxth	r3, r3
 800d2a8:	8b7a      	ldrh	r2, [r7, #26]
 800d2aa:	4293      	cmp	r3, r2
 800d2ac:	bf28      	it	cs
 800d2ae:	4613      	movcs	r3, r2
 800d2b0:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800d2b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d2b4:	3310      	adds	r3, #16
 800d2b6:	693a      	ldr	r2, [r7, #16]
 800d2b8:	4413      	add	r3, r2
 800d2ba:	3303      	adds	r3, #3
 800d2bc:	f023 0303 	bic.w	r3, r3, #3
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	89f9      	ldrh	r1, [r7, #14]
 800d2c4:	8b7a      	ldrh	r2, [r7, #26]
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	9301      	str	r3, [sp, #4]
 800d2ca:	887b      	ldrh	r3, [r7, #2]
 800d2cc:	9300      	str	r3, [sp, #0]
 800d2ce:	460b      	mov	r3, r1
 800d2d0:	4601      	mov	r1, r0
 800d2d2:	6938      	ldr	r0, [r7, #16]
 800d2d4:	f7ff ff7c 	bl	800d1d0 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800d2d8:	693b      	ldr	r3, [r7, #16]
 800d2da:	685b      	ldr	r3, [r3, #4]
 800d2dc:	f003 0303 	and.w	r3, r3, #3
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d006      	beq.n	800d2f2 <pbuf_alloc+0xce>
 800d2e4:	4b42      	ldr	r3, [pc, #264]	; (800d3f0 <pbuf_alloc+0x1cc>)
 800d2e6:	f240 1201 	movw	r2, #257	; 0x101
 800d2ea:	4942      	ldr	r1, [pc, #264]	; (800d3f4 <pbuf_alloc+0x1d0>)
 800d2ec:	4842      	ldr	r0, [pc, #264]	; (800d3f8 <pbuf_alloc+0x1d4>)
 800d2ee:	f00b faf3 	bl	80188d8 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800d2f2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d2f4:	3303      	adds	r3, #3
 800d2f6:	f023 0303 	bic.w	r3, r3, #3
 800d2fa:	f5b3 7f01 	cmp.w	r3, #516	; 0x204
 800d2fe:	d106      	bne.n	800d30e <pbuf_alloc+0xea>
 800d300:	4b3b      	ldr	r3, [pc, #236]	; (800d3f0 <pbuf_alloc+0x1cc>)
 800d302:	f240 1203 	movw	r2, #259	; 0x103
 800d306:	493d      	ldr	r1, [pc, #244]	; (800d3fc <pbuf_alloc+0x1d8>)
 800d308:	483b      	ldr	r0, [pc, #236]	; (800d3f8 <pbuf_alloc+0x1d4>)
 800d30a:	f00b fae5 	bl	80188d8 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800d30e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d310:	2b00      	cmp	r3, #0
 800d312:	d102      	bne.n	800d31a <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800d314:	693b      	ldr	r3, [r7, #16]
 800d316:	627b      	str	r3, [r7, #36]	; 0x24
 800d318:	e002      	b.n	800d320 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800d31a:	69fb      	ldr	r3, [r7, #28]
 800d31c:	693a      	ldr	r2, [r7, #16]
 800d31e:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800d320:	693b      	ldr	r3, [r7, #16]
 800d322:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800d324:	8b7a      	ldrh	r2, [r7, #26]
 800d326:	89fb      	ldrh	r3, [r7, #14]
 800d328:	1ad3      	subs	r3, r2, r3
 800d32a:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800d32c:	2300      	movs	r3, #0
 800d32e:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800d330:	8b7b      	ldrh	r3, [r7, #26]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d19e      	bne.n	800d274 <pbuf_alloc+0x50>
      break;
 800d336:	e055      	b.n	800d3e4 <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800d338:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d33a:	3303      	adds	r3, #3
 800d33c:	b29b      	uxth	r3, r3
 800d33e:	f023 0303 	bic.w	r3, r3, #3
 800d342:	b29a      	uxth	r2, r3
 800d344:	88bb      	ldrh	r3, [r7, #4]
 800d346:	3303      	adds	r3, #3
 800d348:	b29b      	uxth	r3, r3
 800d34a:	f023 0303 	bic.w	r3, r3, #3
 800d34e:	b29b      	uxth	r3, r3
 800d350:	4413      	add	r3, r2
 800d352:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800d354:	8b3b      	ldrh	r3, [r7, #24]
 800d356:	3310      	adds	r3, #16
 800d358:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d35a:	8b3a      	ldrh	r2, [r7, #24]
 800d35c:	88bb      	ldrh	r3, [r7, #4]
 800d35e:	3303      	adds	r3, #3
 800d360:	f023 0303 	bic.w	r3, r3, #3
 800d364:	429a      	cmp	r2, r3
 800d366:	d306      	bcc.n	800d376 <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800d368:	8afa      	ldrh	r2, [r7, #22]
 800d36a:	88bb      	ldrh	r3, [r7, #4]
 800d36c:	3303      	adds	r3, #3
 800d36e:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d372:	429a      	cmp	r2, r3
 800d374:	d201      	bcs.n	800d37a <pbuf_alloc+0x156>
        return NULL;
 800d376:	2300      	movs	r3, #0
 800d378:	e035      	b.n	800d3e6 <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800d37a:	8afb      	ldrh	r3, [r7, #22]
 800d37c:	4618      	mov	r0, r3
 800d37e:	f7ff fa81 	bl	800c884 <mem_malloc>
 800d382:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800d384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d386:	2b00      	cmp	r3, #0
 800d388:	d101      	bne.n	800d38e <pbuf_alloc+0x16a>
        return NULL;
 800d38a:	2300      	movs	r3, #0
 800d38c:	e02b      	b.n	800d3e6 <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800d38e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d390:	3310      	adds	r3, #16
 800d392:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d394:	4413      	add	r3, r2
 800d396:	3303      	adds	r3, #3
 800d398:	f023 0303 	bic.w	r3, r3, #3
 800d39c:	4618      	mov	r0, r3
 800d39e:	88b9      	ldrh	r1, [r7, #4]
 800d3a0:	88ba      	ldrh	r2, [r7, #4]
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	9301      	str	r3, [sp, #4]
 800d3a6:	887b      	ldrh	r3, [r7, #2]
 800d3a8:	9300      	str	r3, [sp, #0]
 800d3aa:	460b      	mov	r3, r1
 800d3ac:	4601      	mov	r1, r0
 800d3ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d3b0:	f7ff ff0e 	bl	800d1d0 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800d3b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3b6:	685b      	ldr	r3, [r3, #4]
 800d3b8:	f003 0303 	and.w	r3, r3, #3
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d010      	beq.n	800d3e2 <pbuf_alloc+0x1be>
 800d3c0:	4b0b      	ldr	r3, [pc, #44]	; (800d3f0 <pbuf_alloc+0x1cc>)
 800d3c2:	f240 1223 	movw	r2, #291	; 0x123
 800d3c6:	490e      	ldr	r1, [pc, #56]	; (800d400 <pbuf_alloc+0x1dc>)
 800d3c8:	480b      	ldr	r0, [pc, #44]	; (800d3f8 <pbuf_alloc+0x1d4>)
 800d3ca:	f00b fa85 	bl	80188d8 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800d3ce:	e008      	b.n	800d3e2 <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800d3d0:	4b07      	ldr	r3, [pc, #28]	; (800d3f0 <pbuf_alloc+0x1cc>)
 800d3d2:	f240 1227 	movw	r2, #295	; 0x127
 800d3d6:	490b      	ldr	r1, [pc, #44]	; (800d404 <pbuf_alloc+0x1e0>)
 800d3d8:	4807      	ldr	r0, [pc, #28]	; (800d3f8 <pbuf_alloc+0x1d4>)
 800d3da:	f00b fa7d 	bl	80188d8 <iprintf>
      return NULL;
 800d3de:	2300      	movs	r3, #0
 800d3e0:	e001      	b.n	800d3e6 <pbuf_alloc+0x1c2>
      break;
 800d3e2:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800d3e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d3e6:	4618      	mov	r0, r3
 800d3e8:	3728      	adds	r7, #40	; 0x28
 800d3ea:	46bd      	mov	sp, r7
 800d3ec:	bd80      	pop	{r7, pc}
 800d3ee:	bf00      	nop
 800d3f0:	0801e1a4 	.word	0x0801e1a4
 800d3f4:	0801e1d4 	.word	0x0801e1d4
 800d3f8:	0801e204 	.word	0x0801e204
 800d3fc:	0801e22c 	.word	0x0801e22c
 800d400:	0801e260 	.word	0x0801e260
 800d404:	0801e28c 	.word	0x0801e28c

0800d408 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b086      	sub	sp, #24
 800d40c:	af02      	add	r7, sp, #8
 800d40e:	6078      	str	r0, [r7, #4]
 800d410:	460b      	mov	r3, r1
 800d412:	807b      	strh	r3, [r7, #2]
 800d414:	4613      	mov	r3, r2
 800d416:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800d418:	883b      	ldrh	r3, [r7, #0]
 800d41a:	2b41      	cmp	r3, #65	; 0x41
 800d41c:	d009      	beq.n	800d432 <pbuf_alloc_reference+0x2a>
 800d41e:	883b      	ldrh	r3, [r7, #0]
 800d420:	2b01      	cmp	r3, #1
 800d422:	d006      	beq.n	800d432 <pbuf_alloc_reference+0x2a>
 800d424:	4b0f      	ldr	r3, [pc, #60]	; (800d464 <pbuf_alloc_reference+0x5c>)
 800d426:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800d42a:	490f      	ldr	r1, [pc, #60]	; (800d468 <pbuf_alloc_reference+0x60>)
 800d42c:	480f      	ldr	r0, [pc, #60]	; (800d46c <pbuf_alloc_reference+0x64>)
 800d42e:	f00b fa53 	bl	80188d8 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800d432:	2007      	movs	r0, #7
 800d434:	f7ff fb94 	bl	800cb60 <memp_malloc>
 800d438:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d101      	bne.n	800d444 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800d440:	2300      	movs	r3, #0
 800d442:	e00b      	b.n	800d45c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800d444:	8879      	ldrh	r1, [r7, #2]
 800d446:	887a      	ldrh	r2, [r7, #2]
 800d448:	2300      	movs	r3, #0
 800d44a:	9301      	str	r3, [sp, #4]
 800d44c:	883b      	ldrh	r3, [r7, #0]
 800d44e:	9300      	str	r3, [sp, #0]
 800d450:	460b      	mov	r3, r1
 800d452:	6879      	ldr	r1, [r7, #4]
 800d454:	68f8      	ldr	r0, [r7, #12]
 800d456:	f7ff febb 	bl	800d1d0 <pbuf_init_alloced_pbuf>
  return p;
 800d45a:	68fb      	ldr	r3, [r7, #12]
}
 800d45c:	4618      	mov	r0, r3
 800d45e:	3710      	adds	r7, #16
 800d460:	46bd      	mov	sp, r7
 800d462:	bd80      	pop	{r7, pc}
 800d464:	0801e1a4 	.word	0x0801e1a4
 800d468:	0801e2a8 	.word	0x0801e2a8
 800d46c:	0801e204 	.word	0x0801e204

0800d470 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b088      	sub	sp, #32
 800d474:	af02      	add	r7, sp, #8
 800d476:	607b      	str	r3, [r7, #4]
 800d478:	4603      	mov	r3, r0
 800d47a:	73fb      	strb	r3, [r7, #15]
 800d47c:	460b      	mov	r3, r1
 800d47e:	81bb      	strh	r3, [r7, #12]
 800d480:	4613      	mov	r3, r2
 800d482:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800d484:	7bfb      	ldrb	r3, [r7, #15]
 800d486:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800d488:	8a7b      	ldrh	r3, [r7, #18]
 800d48a:	3303      	adds	r3, #3
 800d48c:	f023 0203 	bic.w	r2, r3, #3
 800d490:	89bb      	ldrh	r3, [r7, #12]
 800d492:	441a      	add	r2, r3
 800d494:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d496:	429a      	cmp	r2, r3
 800d498:	d901      	bls.n	800d49e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800d49a:	2300      	movs	r3, #0
 800d49c:	e018      	b.n	800d4d0 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800d49e:	6a3b      	ldr	r3, [r7, #32]
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d007      	beq.n	800d4b4 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800d4a4:	8a7b      	ldrh	r3, [r7, #18]
 800d4a6:	3303      	adds	r3, #3
 800d4a8:	f023 0303 	bic.w	r3, r3, #3
 800d4ac:	6a3a      	ldr	r2, [r7, #32]
 800d4ae:	4413      	add	r3, r2
 800d4b0:	617b      	str	r3, [r7, #20]
 800d4b2:	e001      	b.n	800d4b8 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800d4b8:	6878      	ldr	r0, [r7, #4]
 800d4ba:	89b9      	ldrh	r1, [r7, #12]
 800d4bc:	89ba      	ldrh	r2, [r7, #12]
 800d4be:	2302      	movs	r3, #2
 800d4c0:	9301      	str	r3, [sp, #4]
 800d4c2:	897b      	ldrh	r3, [r7, #10]
 800d4c4:	9300      	str	r3, [sp, #0]
 800d4c6:	460b      	mov	r3, r1
 800d4c8:	6979      	ldr	r1, [r7, #20]
 800d4ca:	f7ff fe81 	bl	800d1d0 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800d4ce:	687b      	ldr	r3, [r7, #4]
}
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	3718      	adds	r7, #24
 800d4d4:	46bd      	mov	sp, r7
 800d4d6:	bd80      	pop	{r7, pc}

0800d4d8 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800d4d8:	b580      	push	{r7, lr}
 800d4da:	b084      	sub	sp, #16
 800d4dc:	af00      	add	r7, sp, #0
 800d4de:	6078      	str	r0, [r7, #4]
 800d4e0:	460b      	mov	r3, r1
 800d4e2:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d106      	bne.n	800d4f8 <pbuf_realloc+0x20>
 800d4ea:	4b3a      	ldr	r3, [pc, #232]	; (800d5d4 <pbuf_realloc+0xfc>)
 800d4ec:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800d4f0:	4939      	ldr	r1, [pc, #228]	; (800d5d8 <pbuf_realloc+0x100>)
 800d4f2:	483a      	ldr	r0, [pc, #232]	; (800d5dc <pbuf_realloc+0x104>)
 800d4f4:	f00b f9f0 	bl	80188d8 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	891b      	ldrh	r3, [r3, #8]
 800d4fc:	887a      	ldrh	r2, [r7, #2]
 800d4fe:	429a      	cmp	r2, r3
 800d500:	d264      	bcs.n	800d5cc <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	891a      	ldrh	r2, [r3, #8]
 800d506:	887b      	ldrh	r3, [r7, #2]
 800d508:	1ad3      	subs	r3, r2, r3
 800d50a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800d50c:	887b      	ldrh	r3, [r7, #2]
 800d50e:	817b      	strh	r3, [r7, #10]
  q = p;
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800d514:	e018      	b.n	800d548 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	895b      	ldrh	r3, [r3, #10]
 800d51a:	897a      	ldrh	r2, [r7, #10]
 800d51c:	1ad3      	subs	r3, r2, r3
 800d51e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	891a      	ldrh	r2, [r3, #8]
 800d524:	893b      	ldrh	r3, [r7, #8]
 800d526:	1ad3      	subs	r3, r2, r3
 800d528:	b29a      	uxth	r2, r3
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d106      	bne.n	800d548 <pbuf_realloc+0x70>
 800d53a:	4b26      	ldr	r3, [pc, #152]	; (800d5d4 <pbuf_realloc+0xfc>)
 800d53c:	f240 12af 	movw	r2, #431	; 0x1af
 800d540:	4927      	ldr	r1, [pc, #156]	; (800d5e0 <pbuf_realloc+0x108>)
 800d542:	4826      	ldr	r0, [pc, #152]	; (800d5dc <pbuf_realloc+0x104>)
 800d544:	f00b f9c8 	bl	80188d8 <iprintf>
  while (rem_len > q->len) {
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	895b      	ldrh	r3, [r3, #10]
 800d54c:	897a      	ldrh	r2, [r7, #10]
 800d54e:	429a      	cmp	r2, r3
 800d550:	d8e1      	bhi.n	800d516 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	7b1b      	ldrb	r3, [r3, #12]
 800d556:	f003 030f 	and.w	r3, r3, #15
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d122      	bne.n	800d5a4 <pbuf_realloc+0xcc>
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	895b      	ldrh	r3, [r3, #10]
 800d562:	897a      	ldrh	r2, [r7, #10]
 800d564:	429a      	cmp	r2, r3
 800d566:	d01d      	beq.n	800d5a4 <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	7b5b      	ldrb	r3, [r3, #13]
 800d56c:	f003 0302 	and.w	r3, r3, #2
 800d570:	2b00      	cmp	r3, #0
 800d572:	d117      	bne.n	800d5a4 <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	685b      	ldr	r3, [r3, #4]
 800d578:	461a      	mov	r2, r3
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	1ad3      	subs	r3, r2, r3
 800d57e:	b29a      	uxth	r2, r3
 800d580:	897b      	ldrh	r3, [r7, #10]
 800d582:	4413      	add	r3, r2
 800d584:	b29b      	uxth	r3, r3
 800d586:	4619      	mov	r1, r3
 800d588:	68f8      	ldr	r0, [r7, #12]
 800d58a:	f7ff f87f 	bl	800c68c <mem_trim>
 800d58e:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d106      	bne.n	800d5a4 <pbuf_realloc+0xcc>
 800d596:	4b0f      	ldr	r3, [pc, #60]	; (800d5d4 <pbuf_realloc+0xfc>)
 800d598:	f240 12bd 	movw	r2, #445	; 0x1bd
 800d59c:	4911      	ldr	r1, [pc, #68]	; (800d5e4 <pbuf_realloc+0x10c>)
 800d59e:	480f      	ldr	r0, [pc, #60]	; (800d5dc <pbuf_realloc+0x104>)
 800d5a0:	f00b f99a 	bl	80188d8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	897a      	ldrh	r2, [r7, #10]
 800d5a8:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	895a      	ldrh	r2, [r3, #10]
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d004      	beq.n	800d5c4 <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	4618      	mov	r0, r3
 800d5c0:	f000 f910 	bl	800d7e4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	601a      	str	r2, [r3, #0]
 800d5ca:	e000      	b.n	800d5ce <pbuf_realloc+0xf6>
    return;
 800d5cc:	bf00      	nop

}
 800d5ce:	3710      	adds	r7, #16
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	bd80      	pop	{r7, pc}
 800d5d4:	0801e1a4 	.word	0x0801e1a4
 800d5d8:	0801e2bc 	.word	0x0801e2bc
 800d5dc:	0801e204 	.word	0x0801e204
 800d5e0:	0801e2d4 	.word	0x0801e2d4
 800d5e4:	0801e2ec 	.word	0x0801e2ec

0800d5e8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b086      	sub	sp, #24
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	60f8      	str	r0, [r7, #12]
 800d5f0:	60b9      	str	r1, [r7, #8]
 800d5f2:	4613      	mov	r3, r2
 800d5f4:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d106      	bne.n	800d60a <pbuf_add_header_impl+0x22>
 800d5fc:	4b2b      	ldr	r3, [pc, #172]	; (800d6ac <pbuf_add_header_impl+0xc4>)
 800d5fe:	f240 12df 	movw	r2, #479	; 0x1df
 800d602:	492b      	ldr	r1, [pc, #172]	; (800d6b0 <pbuf_add_header_impl+0xc8>)
 800d604:	482b      	ldr	r0, [pc, #172]	; (800d6b4 <pbuf_add_header_impl+0xcc>)
 800d606:	f00b f967 	bl	80188d8 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d003      	beq.n	800d618 <pbuf_add_header_impl+0x30>
 800d610:	68bb      	ldr	r3, [r7, #8]
 800d612:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d616:	d301      	bcc.n	800d61c <pbuf_add_header_impl+0x34>
    return 1;
 800d618:	2301      	movs	r3, #1
 800d61a:	e043      	b.n	800d6a4 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800d61c:	68bb      	ldr	r3, [r7, #8]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d101      	bne.n	800d626 <pbuf_add_header_impl+0x3e>
    return 0;
 800d622:	2300      	movs	r3, #0
 800d624:	e03e      	b.n	800d6a4 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800d626:	68bb      	ldr	r3, [r7, #8]
 800d628:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	891a      	ldrh	r2, [r3, #8]
 800d62e:	8a7b      	ldrh	r3, [r7, #18]
 800d630:	4413      	add	r3, r2
 800d632:	b29b      	uxth	r3, r3
 800d634:	8a7a      	ldrh	r2, [r7, #18]
 800d636:	429a      	cmp	r2, r3
 800d638:	d901      	bls.n	800d63e <pbuf_add_header_impl+0x56>
    return 1;
 800d63a:	2301      	movs	r3, #1
 800d63c:	e032      	b.n	800d6a4 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	7b1b      	ldrb	r3, [r3, #12]
 800d642:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800d644:	8a3b      	ldrh	r3, [r7, #16]
 800d646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d00c      	beq.n	800d668 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	685a      	ldr	r2, [r3, #4]
 800d652:	68bb      	ldr	r3, [r7, #8]
 800d654:	425b      	negs	r3, r3
 800d656:	4413      	add	r3, r2
 800d658:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	3310      	adds	r3, #16
 800d65e:	697a      	ldr	r2, [r7, #20]
 800d660:	429a      	cmp	r2, r3
 800d662:	d20d      	bcs.n	800d680 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800d664:	2301      	movs	r3, #1
 800d666:	e01d      	b.n	800d6a4 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800d668:	79fb      	ldrb	r3, [r7, #7]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d006      	beq.n	800d67c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	685a      	ldr	r2, [r3, #4]
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	425b      	negs	r3, r3
 800d676:	4413      	add	r3, r2
 800d678:	617b      	str	r3, [r7, #20]
 800d67a:	e001      	b.n	800d680 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800d67c:	2301      	movs	r3, #1
 800d67e:	e011      	b.n	800d6a4 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	697a      	ldr	r2, [r7, #20]
 800d684:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	895a      	ldrh	r2, [r3, #10]
 800d68a:	8a7b      	ldrh	r3, [r7, #18]
 800d68c:	4413      	add	r3, r2
 800d68e:	b29a      	uxth	r2, r3
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	891a      	ldrh	r2, [r3, #8]
 800d698:	8a7b      	ldrh	r3, [r7, #18]
 800d69a:	4413      	add	r3, r2
 800d69c:	b29a      	uxth	r2, r3
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	811a      	strh	r2, [r3, #8]


  return 0;
 800d6a2:	2300      	movs	r3, #0
}
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	3718      	adds	r7, #24
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bd80      	pop	{r7, pc}
 800d6ac:	0801e1a4 	.word	0x0801e1a4
 800d6b0:	0801e308 	.word	0x0801e308
 800d6b4:	0801e204 	.word	0x0801e204

0800d6b8 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b082      	sub	sp, #8
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	6839      	ldr	r1, [r7, #0]
 800d6c6:	6878      	ldr	r0, [r7, #4]
 800d6c8:	f7ff ff8e 	bl	800d5e8 <pbuf_add_header_impl>
 800d6cc:	4603      	mov	r3, r0
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	3708      	adds	r7, #8
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd80      	pop	{r7, pc}
	...

0800d6d8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b084      	sub	sp, #16
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	6078      	str	r0, [r7, #4]
 800d6e0:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d106      	bne.n	800d6f6 <pbuf_remove_header+0x1e>
 800d6e8:	4b20      	ldr	r3, [pc, #128]	; (800d76c <pbuf_remove_header+0x94>)
 800d6ea:	f240 224b 	movw	r2, #587	; 0x24b
 800d6ee:	4920      	ldr	r1, [pc, #128]	; (800d770 <pbuf_remove_header+0x98>)
 800d6f0:	4820      	ldr	r0, [pc, #128]	; (800d774 <pbuf_remove_header+0x9c>)
 800d6f2:	f00b f8f1 	bl	80188d8 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d003      	beq.n	800d704 <pbuf_remove_header+0x2c>
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d702:	d301      	bcc.n	800d708 <pbuf_remove_header+0x30>
    return 1;
 800d704:	2301      	movs	r3, #1
 800d706:	e02c      	b.n	800d762 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d101      	bne.n	800d712 <pbuf_remove_header+0x3a>
    return 0;
 800d70e:	2300      	movs	r3, #0
 800d710:	e027      	b.n	800d762 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800d712:	683b      	ldr	r3, [r7, #0]
 800d714:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	895b      	ldrh	r3, [r3, #10]
 800d71a:	89fa      	ldrh	r2, [r7, #14]
 800d71c:	429a      	cmp	r2, r3
 800d71e:	d908      	bls.n	800d732 <pbuf_remove_header+0x5a>
 800d720:	4b12      	ldr	r3, [pc, #72]	; (800d76c <pbuf_remove_header+0x94>)
 800d722:	f240 2255 	movw	r2, #597	; 0x255
 800d726:	4914      	ldr	r1, [pc, #80]	; (800d778 <pbuf_remove_header+0xa0>)
 800d728:	4812      	ldr	r0, [pc, #72]	; (800d774 <pbuf_remove_header+0x9c>)
 800d72a:	f00b f8d5 	bl	80188d8 <iprintf>
 800d72e:	2301      	movs	r3, #1
 800d730:	e017      	b.n	800d762 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	685b      	ldr	r3, [r3, #4]
 800d736:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	685a      	ldr	r2, [r3, #4]
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	441a      	add	r2, r3
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	895a      	ldrh	r2, [r3, #10]
 800d748:	89fb      	ldrh	r3, [r7, #14]
 800d74a:	1ad3      	subs	r3, r2, r3
 800d74c:	b29a      	uxth	r2, r3
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	891a      	ldrh	r2, [r3, #8]
 800d756:	89fb      	ldrh	r3, [r7, #14]
 800d758:	1ad3      	subs	r3, r2, r3
 800d75a:	b29a      	uxth	r2, r3
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800d760:	2300      	movs	r3, #0
}
 800d762:	4618      	mov	r0, r3
 800d764:	3710      	adds	r7, #16
 800d766:	46bd      	mov	sp, r7
 800d768:	bd80      	pop	{r7, pc}
 800d76a:	bf00      	nop
 800d76c:	0801e1a4 	.word	0x0801e1a4
 800d770:	0801e308 	.word	0x0801e308
 800d774:	0801e204 	.word	0x0801e204
 800d778:	0801e314 	.word	0x0801e314

0800d77c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b082      	sub	sp, #8
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
 800d784:	460b      	mov	r3, r1
 800d786:	807b      	strh	r3, [r7, #2]
 800d788:	4613      	mov	r3, r2
 800d78a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800d78c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d790:	2b00      	cmp	r3, #0
 800d792:	da08      	bge.n	800d7a6 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800d794:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d798:	425b      	negs	r3, r3
 800d79a:	4619      	mov	r1, r3
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f7ff ff9b 	bl	800d6d8 <pbuf_remove_header>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	e007      	b.n	800d7b6 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800d7a6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d7aa:	787a      	ldrb	r2, [r7, #1]
 800d7ac:	4619      	mov	r1, r3
 800d7ae:	6878      	ldr	r0, [r7, #4]
 800d7b0:	f7ff ff1a 	bl	800d5e8 <pbuf_add_header_impl>
 800d7b4:	4603      	mov	r3, r0
  }
}
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	3708      	adds	r7, #8
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	bd80      	pop	{r7, pc}

0800d7be <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800d7be:	b580      	push	{r7, lr}
 800d7c0:	b082      	sub	sp, #8
 800d7c2:	af00      	add	r7, sp, #0
 800d7c4:	6078      	str	r0, [r7, #4]
 800d7c6:	460b      	mov	r3, r1
 800d7c8:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800d7ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	4619      	mov	r1, r3
 800d7d2:	6878      	ldr	r0, [r7, #4]
 800d7d4:	f7ff ffd2 	bl	800d77c <pbuf_header_impl>
 800d7d8:	4603      	mov	r3, r0
}
 800d7da:	4618      	mov	r0, r3
 800d7dc:	3708      	adds	r7, #8
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	bd80      	pop	{r7, pc}
	...

0800d7e4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800d7e4:	b580      	push	{r7, lr}
 800d7e6:	b086      	sub	sp, #24
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d10b      	bne.n	800d80a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d106      	bne.n	800d806 <pbuf_free+0x22>
 800d7f8:	4b38      	ldr	r3, [pc, #224]	; (800d8dc <pbuf_free+0xf8>)
 800d7fa:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800d7fe:	4938      	ldr	r1, [pc, #224]	; (800d8e0 <pbuf_free+0xfc>)
 800d800:	4838      	ldr	r0, [pc, #224]	; (800d8e4 <pbuf_free+0x100>)
 800d802:	f00b f869 	bl	80188d8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800d806:	2300      	movs	r3, #0
 800d808:	e063      	b.n	800d8d2 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800d80a:	2300      	movs	r3, #0
 800d80c:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800d80e:	e05c      	b.n	800d8ca <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	7b9b      	ldrb	r3, [r3, #14]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d106      	bne.n	800d826 <pbuf_free+0x42>
 800d818:	4b30      	ldr	r3, [pc, #192]	; (800d8dc <pbuf_free+0xf8>)
 800d81a:	f240 22f1 	movw	r2, #753	; 0x2f1
 800d81e:	4932      	ldr	r1, [pc, #200]	; (800d8e8 <pbuf_free+0x104>)
 800d820:	4830      	ldr	r0, [pc, #192]	; (800d8e4 <pbuf_free+0x100>)
 800d822:	f00b f859 	bl	80188d8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	7b9b      	ldrb	r3, [r3, #14]
 800d82a:	3b01      	subs	r3, #1
 800d82c:	b2da      	uxtb	r2, r3
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	739a      	strb	r2, [r3, #14]
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	7b9b      	ldrb	r3, [r3, #14]
 800d836:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800d838:	7dbb      	ldrb	r3, [r7, #22]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d143      	bne.n	800d8c6 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	7b1b      	ldrb	r3, [r3, #12]
 800d848:	f003 030f 	and.w	r3, r3, #15
 800d84c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	7b5b      	ldrb	r3, [r3, #13]
 800d852:	f003 0302 	and.w	r3, r3, #2
 800d856:	2b00      	cmp	r3, #0
 800d858:	d011      	beq.n	800d87e <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800d85e:	68bb      	ldr	r3, [r7, #8]
 800d860:	691b      	ldr	r3, [r3, #16]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d106      	bne.n	800d874 <pbuf_free+0x90>
 800d866:	4b1d      	ldr	r3, [pc, #116]	; (800d8dc <pbuf_free+0xf8>)
 800d868:	f240 22ff 	movw	r2, #767	; 0x2ff
 800d86c:	491f      	ldr	r1, [pc, #124]	; (800d8ec <pbuf_free+0x108>)
 800d86e:	481d      	ldr	r0, [pc, #116]	; (800d8e4 <pbuf_free+0x100>)
 800d870:	f00b f832 	bl	80188d8 <iprintf>
        pc->custom_free_function(p);
 800d874:	68bb      	ldr	r3, [r7, #8]
 800d876:	691b      	ldr	r3, [r3, #16]
 800d878:	6878      	ldr	r0, [r7, #4]
 800d87a:	4798      	blx	r3
 800d87c:	e01d      	b.n	800d8ba <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800d87e:	7bfb      	ldrb	r3, [r7, #15]
 800d880:	2b02      	cmp	r3, #2
 800d882:	d104      	bne.n	800d88e <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800d884:	6879      	ldr	r1, [r7, #4]
 800d886:	2008      	movs	r0, #8
 800d888:	f7ff f9b6 	bl	800cbf8 <memp_free>
 800d88c:	e015      	b.n	800d8ba <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800d88e:	7bfb      	ldrb	r3, [r7, #15]
 800d890:	2b01      	cmp	r3, #1
 800d892:	d104      	bne.n	800d89e <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800d894:	6879      	ldr	r1, [r7, #4]
 800d896:	2007      	movs	r0, #7
 800d898:	f7ff f9ae 	bl	800cbf8 <memp_free>
 800d89c:	e00d      	b.n	800d8ba <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800d89e:	7bfb      	ldrb	r3, [r7, #15]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d103      	bne.n	800d8ac <pbuf_free+0xc8>
          mem_free(p);
 800d8a4:	6878      	ldr	r0, [r7, #4]
 800d8a6:	f7fe fe87 	bl	800c5b8 <mem_free>
 800d8aa:	e006      	b.n	800d8ba <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800d8ac:	4b0b      	ldr	r3, [pc, #44]	; (800d8dc <pbuf_free+0xf8>)
 800d8ae:	f240 320f 	movw	r2, #783	; 0x30f
 800d8b2:	490f      	ldr	r1, [pc, #60]	; (800d8f0 <pbuf_free+0x10c>)
 800d8b4:	480b      	ldr	r0, [pc, #44]	; (800d8e4 <pbuf_free+0x100>)
 800d8b6:	f00b f80f 	bl	80188d8 <iprintf>
        }
      }
      count++;
 800d8ba:	7dfb      	ldrb	r3, [r7, #23]
 800d8bc:	3301      	adds	r3, #1
 800d8be:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800d8c0:	693b      	ldr	r3, [r7, #16]
 800d8c2:	607b      	str	r3, [r7, #4]
 800d8c4:	e001      	b.n	800d8ca <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d19f      	bne.n	800d810 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800d8d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	3718      	adds	r7, #24
 800d8d6:	46bd      	mov	sp, r7
 800d8d8:	bd80      	pop	{r7, pc}
 800d8da:	bf00      	nop
 800d8dc:	0801e1a4 	.word	0x0801e1a4
 800d8e0:	0801e308 	.word	0x0801e308
 800d8e4:	0801e204 	.word	0x0801e204
 800d8e8:	0801e334 	.word	0x0801e334
 800d8ec:	0801e34c 	.word	0x0801e34c
 800d8f0:	0801e370 	.word	0x0801e370

0800d8f4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800d8f4:	b480      	push	{r7}
 800d8f6:	b085      	sub	sp, #20
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800d900:	e005      	b.n	800d90e <pbuf_clen+0x1a>
    ++len;
 800d902:	89fb      	ldrh	r3, [r7, #14]
 800d904:	3301      	adds	r3, #1
 800d906:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d1f6      	bne.n	800d902 <pbuf_clen+0xe>
  }
  return len;
 800d914:	89fb      	ldrh	r3, [r7, #14]
}
 800d916:	4618      	mov	r0, r3
 800d918:	3714      	adds	r7, #20
 800d91a:	46bd      	mov	sp, r7
 800d91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d920:	4770      	bx	lr
	...

0800d924 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b082      	sub	sp, #8
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d010      	beq.n	800d954 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	7b9b      	ldrb	r3, [r3, #14]
 800d936:	3301      	adds	r3, #1
 800d938:	b2da      	uxtb	r2, r3
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	7b9b      	ldrb	r3, [r3, #14]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d106      	bne.n	800d954 <pbuf_ref+0x30>
 800d946:	4b05      	ldr	r3, [pc, #20]	; (800d95c <pbuf_ref+0x38>)
 800d948:	f240 3242 	movw	r2, #834	; 0x342
 800d94c:	4904      	ldr	r1, [pc, #16]	; (800d960 <pbuf_ref+0x3c>)
 800d94e:	4805      	ldr	r0, [pc, #20]	; (800d964 <pbuf_ref+0x40>)
 800d950:	f00a ffc2 	bl	80188d8 <iprintf>
  }
}
 800d954:	bf00      	nop
 800d956:	3708      	adds	r7, #8
 800d958:	46bd      	mov	sp, r7
 800d95a:	bd80      	pop	{r7, pc}
 800d95c:	0801e1a4 	.word	0x0801e1a4
 800d960:	0801e384 	.word	0x0801e384
 800d964:	0801e204 	.word	0x0801e204

0800d968 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800d968:	b580      	push	{r7, lr}
 800d96a:	b084      	sub	sp, #16
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
 800d970:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d002      	beq.n	800d97e <pbuf_cat+0x16>
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d107      	bne.n	800d98e <pbuf_cat+0x26>
 800d97e:	4b20      	ldr	r3, [pc, #128]	; (800da00 <pbuf_cat+0x98>)
 800d980:	f240 325a 	movw	r2, #858	; 0x35a
 800d984:	491f      	ldr	r1, [pc, #124]	; (800da04 <pbuf_cat+0x9c>)
 800d986:	4820      	ldr	r0, [pc, #128]	; (800da08 <pbuf_cat+0xa0>)
 800d988:	f00a ffa6 	bl	80188d8 <iprintf>
 800d98c:	e034      	b.n	800d9f8 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	60fb      	str	r3, [r7, #12]
 800d992:	e00a      	b.n	800d9aa <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	891a      	ldrh	r2, [r3, #8]
 800d998:	683b      	ldr	r3, [r7, #0]
 800d99a:	891b      	ldrh	r3, [r3, #8]
 800d99c:	4413      	add	r3, r2
 800d99e:	b29a      	uxth	r2, r3
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	60fb      	str	r3, [r7, #12]
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d1f0      	bne.n	800d994 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	891a      	ldrh	r2, [r3, #8]
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	895b      	ldrh	r3, [r3, #10]
 800d9ba:	429a      	cmp	r2, r3
 800d9bc:	d006      	beq.n	800d9cc <pbuf_cat+0x64>
 800d9be:	4b10      	ldr	r3, [pc, #64]	; (800da00 <pbuf_cat+0x98>)
 800d9c0:	f240 3262 	movw	r2, #866	; 0x362
 800d9c4:	4911      	ldr	r1, [pc, #68]	; (800da0c <pbuf_cat+0xa4>)
 800d9c6:	4810      	ldr	r0, [pc, #64]	; (800da08 <pbuf_cat+0xa0>)
 800d9c8:	f00a ff86 	bl	80188d8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d006      	beq.n	800d9e2 <pbuf_cat+0x7a>
 800d9d4:	4b0a      	ldr	r3, [pc, #40]	; (800da00 <pbuf_cat+0x98>)
 800d9d6:	f240 3263 	movw	r2, #867	; 0x363
 800d9da:	490d      	ldr	r1, [pc, #52]	; (800da10 <pbuf_cat+0xa8>)
 800d9dc:	480a      	ldr	r0, [pc, #40]	; (800da08 <pbuf_cat+0xa0>)
 800d9de:	f00a ff7b 	bl	80188d8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	891a      	ldrh	r2, [r3, #8]
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	891b      	ldrh	r3, [r3, #8]
 800d9ea:	4413      	add	r3, r2
 800d9ec:	b29a      	uxth	r2, r3
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	683a      	ldr	r2, [r7, #0]
 800d9f6:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800d9f8:	3710      	adds	r7, #16
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	bd80      	pop	{r7, pc}
 800d9fe:	bf00      	nop
 800da00:	0801e1a4 	.word	0x0801e1a4
 800da04:	0801e398 	.word	0x0801e398
 800da08:	0801e204 	.word	0x0801e204
 800da0c:	0801e3d0 	.word	0x0801e3d0
 800da10:	0801e400 	.word	0x0801e400

0800da14 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b082      	sub	sp, #8
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
 800da1c:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800da1e:	6839      	ldr	r1, [r7, #0]
 800da20:	6878      	ldr	r0, [r7, #4]
 800da22:	f7ff ffa1 	bl	800d968 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800da26:	6838      	ldr	r0, [r7, #0]
 800da28:	f7ff ff7c 	bl	800d924 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800da2c:	bf00      	nop
 800da2e:	3708      	adds	r7, #8
 800da30:	46bd      	mov	sp, r7
 800da32:	bd80      	pop	{r7, pc}

0800da34 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800da34:	b580      	push	{r7, lr}
 800da36:	b086      	sub	sp, #24
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
 800da3c:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800da3e:	2300      	movs	r3, #0
 800da40:	617b      	str	r3, [r7, #20]
 800da42:	2300      	movs	r3, #0
 800da44:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d008      	beq.n	800da5e <pbuf_copy+0x2a>
 800da4c:	683b      	ldr	r3, [r7, #0]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d005      	beq.n	800da5e <pbuf_copy+0x2a>
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	891a      	ldrh	r2, [r3, #8]
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	891b      	ldrh	r3, [r3, #8]
 800da5a:	429a      	cmp	r2, r3
 800da5c:	d209      	bcs.n	800da72 <pbuf_copy+0x3e>
 800da5e:	4b57      	ldr	r3, [pc, #348]	; (800dbbc <pbuf_copy+0x188>)
 800da60:	f240 32ca 	movw	r2, #970	; 0x3ca
 800da64:	4956      	ldr	r1, [pc, #344]	; (800dbc0 <pbuf_copy+0x18c>)
 800da66:	4857      	ldr	r0, [pc, #348]	; (800dbc4 <pbuf_copy+0x190>)
 800da68:	f00a ff36 	bl	80188d8 <iprintf>
 800da6c:	f06f 030f 	mvn.w	r3, #15
 800da70:	e09f      	b.n	800dbb2 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	895b      	ldrh	r3, [r3, #10]
 800da76:	461a      	mov	r2, r3
 800da78:	697b      	ldr	r3, [r7, #20]
 800da7a:	1ad2      	subs	r2, r2, r3
 800da7c:	683b      	ldr	r3, [r7, #0]
 800da7e:	895b      	ldrh	r3, [r3, #10]
 800da80:	4619      	mov	r1, r3
 800da82:	693b      	ldr	r3, [r7, #16]
 800da84:	1acb      	subs	r3, r1, r3
 800da86:	429a      	cmp	r2, r3
 800da88:	d306      	bcc.n	800da98 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	895b      	ldrh	r3, [r3, #10]
 800da8e:	461a      	mov	r2, r3
 800da90:	693b      	ldr	r3, [r7, #16]
 800da92:	1ad3      	subs	r3, r2, r3
 800da94:	60fb      	str	r3, [r7, #12]
 800da96:	e005      	b.n	800daa4 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	895b      	ldrh	r3, [r3, #10]
 800da9c:	461a      	mov	r2, r3
 800da9e:	697b      	ldr	r3, [r7, #20]
 800daa0:	1ad3      	subs	r3, r2, r3
 800daa2:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	685a      	ldr	r2, [r3, #4]
 800daa8:	697b      	ldr	r3, [r7, #20]
 800daaa:	18d0      	adds	r0, r2, r3
 800daac:	683b      	ldr	r3, [r7, #0]
 800daae:	685a      	ldr	r2, [r3, #4]
 800dab0:	693b      	ldr	r3, [r7, #16]
 800dab2:	4413      	add	r3, r2
 800dab4:	68fa      	ldr	r2, [r7, #12]
 800dab6:	4619      	mov	r1, r3
 800dab8:	f00a f9dd 	bl	8017e76 <memcpy>
    offset_to += len;
 800dabc:	697a      	ldr	r2, [r7, #20]
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	4413      	add	r3, r2
 800dac2:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800dac4:	693a      	ldr	r2, [r7, #16]
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	4413      	add	r3, r2
 800daca:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	895b      	ldrh	r3, [r3, #10]
 800dad0:	461a      	mov	r2, r3
 800dad2:	697b      	ldr	r3, [r7, #20]
 800dad4:	4293      	cmp	r3, r2
 800dad6:	d906      	bls.n	800dae6 <pbuf_copy+0xb2>
 800dad8:	4b38      	ldr	r3, [pc, #224]	; (800dbbc <pbuf_copy+0x188>)
 800dada:	f240 32d9 	movw	r2, #985	; 0x3d9
 800dade:	493a      	ldr	r1, [pc, #232]	; (800dbc8 <pbuf_copy+0x194>)
 800dae0:	4838      	ldr	r0, [pc, #224]	; (800dbc4 <pbuf_copy+0x190>)
 800dae2:	f00a fef9 	bl	80188d8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800dae6:	683b      	ldr	r3, [r7, #0]
 800dae8:	895b      	ldrh	r3, [r3, #10]
 800daea:	461a      	mov	r2, r3
 800daec:	693b      	ldr	r3, [r7, #16]
 800daee:	4293      	cmp	r3, r2
 800daf0:	d906      	bls.n	800db00 <pbuf_copy+0xcc>
 800daf2:	4b32      	ldr	r3, [pc, #200]	; (800dbbc <pbuf_copy+0x188>)
 800daf4:	f240 32da 	movw	r2, #986	; 0x3da
 800daf8:	4934      	ldr	r1, [pc, #208]	; (800dbcc <pbuf_copy+0x198>)
 800dafa:	4832      	ldr	r0, [pc, #200]	; (800dbc4 <pbuf_copy+0x190>)
 800dafc:	f00a feec 	bl	80188d8 <iprintf>
    if (offset_from >= p_from->len) {
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	895b      	ldrh	r3, [r3, #10]
 800db04:	461a      	mov	r2, r3
 800db06:	693b      	ldr	r3, [r7, #16]
 800db08:	4293      	cmp	r3, r2
 800db0a:	d304      	bcc.n	800db16 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800db0c:	2300      	movs	r3, #0
 800db0e:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	895b      	ldrh	r3, [r3, #10]
 800db1a:	461a      	mov	r2, r3
 800db1c:	697b      	ldr	r3, [r7, #20]
 800db1e:	4293      	cmp	r3, r2
 800db20:	d114      	bne.n	800db4c <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800db22:	2300      	movs	r3, #0
 800db24:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d10c      	bne.n	800db4c <pbuf_copy+0x118>
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d009      	beq.n	800db4c <pbuf_copy+0x118>
 800db38:	4b20      	ldr	r3, [pc, #128]	; (800dbbc <pbuf_copy+0x188>)
 800db3a:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800db3e:	4924      	ldr	r1, [pc, #144]	; (800dbd0 <pbuf_copy+0x19c>)
 800db40:	4820      	ldr	r0, [pc, #128]	; (800dbc4 <pbuf_copy+0x190>)
 800db42:	f00a fec9 	bl	80188d8 <iprintf>
 800db46:	f06f 030f 	mvn.w	r3, #15
 800db4a:	e032      	b.n	800dbb2 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d013      	beq.n	800db7a <pbuf_copy+0x146>
 800db52:	683b      	ldr	r3, [r7, #0]
 800db54:	895a      	ldrh	r2, [r3, #10]
 800db56:	683b      	ldr	r3, [r7, #0]
 800db58:	891b      	ldrh	r3, [r3, #8]
 800db5a:	429a      	cmp	r2, r3
 800db5c:	d10d      	bne.n	800db7a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d009      	beq.n	800db7a <pbuf_copy+0x146>
 800db66:	4b15      	ldr	r3, [pc, #84]	; (800dbbc <pbuf_copy+0x188>)
 800db68:	f240 32ea 	movw	r2, #1002	; 0x3ea
 800db6c:	4919      	ldr	r1, [pc, #100]	; (800dbd4 <pbuf_copy+0x1a0>)
 800db6e:	4815      	ldr	r0, [pc, #84]	; (800dbc4 <pbuf_copy+0x190>)
 800db70:	f00a feb2 	bl	80188d8 <iprintf>
 800db74:	f06f 0305 	mvn.w	r3, #5
 800db78:	e01b      	b.n	800dbb2 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d013      	beq.n	800dba8 <pbuf_copy+0x174>
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	895a      	ldrh	r2, [r3, #10]
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	891b      	ldrh	r3, [r3, #8]
 800db88:	429a      	cmp	r2, r3
 800db8a:	d10d      	bne.n	800dba8 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d009      	beq.n	800dba8 <pbuf_copy+0x174>
 800db94:	4b09      	ldr	r3, [pc, #36]	; (800dbbc <pbuf_copy+0x188>)
 800db96:	f240 32ef 	movw	r2, #1007	; 0x3ef
 800db9a:	490e      	ldr	r1, [pc, #56]	; (800dbd4 <pbuf_copy+0x1a0>)
 800db9c:	4809      	ldr	r0, [pc, #36]	; (800dbc4 <pbuf_copy+0x190>)
 800db9e:	f00a fe9b 	bl	80188d8 <iprintf>
 800dba2:	f06f 0305 	mvn.w	r3, #5
 800dba6:	e004      	b.n	800dbb2 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	f47f af61 	bne.w	800da72 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800dbb0:	2300      	movs	r3, #0
}
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	3718      	adds	r7, #24
 800dbb6:	46bd      	mov	sp, r7
 800dbb8:	bd80      	pop	{r7, pc}
 800dbba:	bf00      	nop
 800dbbc:	0801e1a4 	.word	0x0801e1a4
 800dbc0:	0801e44c 	.word	0x0801e44c
 800dbc4:	0801e204 	.word	0x0801e204
 800dbc8:	0801e47c 	.word	0x0801e47c
 800dbcc:	0801e494 	.word	0x0801e494
 800dbd0:	0801e4b0 	.word	0x0801e4b0
 800dbd4:	0801e4c0 	.word	0x0801e4c0

0800dbd8 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b088      	sub	sp, #32
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	60f8      	str	r0, [r7, #12]
 800dbe0:	60b9      	str	r1, [r7, #8]
 800dbe2:	4611      	mov	r1, r2
 800dbe4:	461a      	mov	r2, r3
 800dbe6:	460b      	mov	r3, r1
 800dbe8:	80fb      	strh	r3, [r7, #6]
 800dbea:	4613      	mov	r3, r2
 800dbec:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800dbee:	2300      	movs	r3, #0
 800dbf0:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d108      	bne.n	800dc0e <pbuf_copy_partial+0x36>
 800dbfc:	4b2b      	ldr	r3, [pc, #172]	; (800dcac <pbuf_copy_partial+0xd4>)
 800dbfe:	f240 420a 	movw	r2, #1034	; 0x40a
 800dc02:	492b      	ldr	r1, [pc, #172]	; (800dcb0 <pbuf_copy_partial+0xd8>)
 800dc04:	482b      	ldr	r0, [pc, #172]	; (800dcb4 <pbuf_copy_partial+0xdc>)
 800dc06:	f00a fe67 	bl	80188d8 <iprintf>
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	e04a      	b.n	800dca4 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800dc0e:	68bb      	ldr	r3, [r7, #8]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d108      	bne.n	800dc26 <pbuf_copy_partial+0x4e>
 800dc14:	4b25      	ldr	r3, [pc, #148]	; (800dcac <pbuf_copy_partial+0xd4>)
 800dc16:	f240 420b 	movw	r2, #1035	; 0x40b
 800dc1a:	4927      	ldr	r1, [pc, #156]	; (800dcb8 <pbuf_copy_partial+0xe0>)
 800dc1c:	4825      	ldr	r0, [pc, #148]	; (800dcb4 <pbuf_copy_partial+0xdc>)
 800dc1e:	f00a fe5b 	bl	80188d8 <iprintf>
 800dc22:	2300      	movs	r3, #0
 800dc24:	e03e      	b.n	800dca4 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	61fb      	str	r3, [r7, #28]
 800dc2a:	e034      	b.n	800dc96 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800dc2c:	88bb      	ldrh	r3, [r7, #4]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d00a      	beq.n	800dc48 <pbuf_copy_partial+0x70>
 800dc32:	69fb      	ldr	r3, [r7, #28]
 800dc34:	895b      	ldrh	r3, [r3, #10]
 800dc36:	88ba      	ldrh	r2, [r7, #4]
 800dc38:	429a      	cmp	r2, r3
 800dc3a:	d305      	bcc.n	800dc48 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800dc3c:	69fb      	ldr	r3, [r7, #28]
 800dc3e:	895b      	ldrh	r3, [r3, #10]
 800dc40:	88ba      	ldrh	r2, [r7, #4]
 800dc42:	1ad3      	subs	r3, r2, r3
 800dc44:	80bb      	strh	r3, [r7, #4]
 800dc46:	e023      	b.n	800dc90 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800dc48:	69fb      	ldr	r3, [r7, #28]
 800dc4a:	895a      	ldrh	r2, [r3, #10]
 800dc4c:	88bb      	ldrh	r3, [r7, #4]
 800dc4e:	1ad3      	subs	r3, r2, r3
 800dc50:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800dc52:	8b3a      	ldrh	r2, [r7, #24]
 800dc54:	88fb      	ldrh	r3, [r7, #6]
 800dc56:	429a      	cmp	r2, r3
 800dc58:	d901      	bls.n	800dc5e <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800dc5a:	88fb      	ldrh	r3, [r7, #6]
 800dc5c:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800dc5e:	8b7b      	ldrh	r3, [r7, #26]
 800dc60:	68ba      	ldr	r2, [r7, #8]
 800dc62:	18d0      	adds	r0, r2, r3
 800dc64:	69fb      	ldr	r3, [r7, #28]
 800dc66:	685a      	ldr	r2, [r3, #4]
 800dc68:	88bb      	ldrh	r3, [r7, #4]
 800dc6a:	4413      	add	r3, r2
 800dc6c:	8b3a      	ldrh	r2, [r7, #24]
 800dc6e:	4619      	mov	r1, r3
 800dc70:	f00a f901 	bl	8017e76 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800dc74:	8afa      	ldrh	r2, [r7, #22]
 800dc76:	8b3b      	ldrh	r3, [r7, #24]
 800dc78:	4413      	add	r3, r2
 800dc7a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800dc7c:	8b7a      	ldrh	r2, [r7, #26]
 800dc7e:	8b3b      	ldrh	r3, [r7, #24]
 800dc80:	4413      	add	r3, r2
 800dc82:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800dc84:	88fa      	ldrh	r2, [r7, #6]
 800dc86:	8b3b      	ldrh	r3, [r7, #24]
 800dc88:	1ad3      	subs	r3, r2, r3
 800dc8a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800dc8c:	2300      	movs	r3, #0
 800dc8e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800dc90:	69fb      	ldr	r3, [r7, #28]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	61fb      	str	r3, [r7, #28]
 800dc96:	88fb      	ldrh	r3, [r7, #6]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d002      	beq.n	800dca2 <pbuf_copy_partial+0xca>
 800dc9c:	69fb      	ldr	r3, [r7, #28]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d1c4      	bne.n	800dc2c <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800dca2:	8afb      	ldrh	r3, [r7, #22]
}
 800dca4:	4618      	mov	r0, r3
 800dca6:	3720      	adds	r7, #32
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	bd80      	pop	{r7, pc}
 800dcac:	0801e1a4 	.word	0x0801e1a4
 800dcb0:	0801e4ec 	.word	0x0801e4ec
 800dcb4:	0801e204 	.word	0x0801e204
 800dcb8:	0801e50c 	.word	0x0801e50c

0800dcbc <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b084      	sub	sp, #16
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	603a      	str	r2, [r7, #0]
 800dcc6:	71fb      	strb	r3, [r7, #7]
 800dcc8:	460b      	mov	r3, r1
 800dcca:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	8919      	ldrh	r1, [r3, #8]
 800dcd0:	88ba      	ldrh	r2, [r7, #4]
 800dcd2:	79fb      	ldrb	r3, [r7, #7]
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	f7ff faa5 	bl	800d224 <pbuf_alloc>
 800dcda:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d101      	bne.n	800dce6 <pbuf_clone+0x2a>
    return NULL;
 800dce2:	2300      	movs	r3, #0
 800dce4:	e011      	b.n	800dd0a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800dce6:	6839      	ldr	r1, [r7, #0]
 800dce8:	68f8      	ldr	r0, [r7, #12]
 800dcea:	f7ff fea3 	bl	800da34 <pbuf_copy>
 800dcee:	4603      	mov	r3, r0
 800dcf0:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800dcf2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d006      	beq.n	800dd08 <pbuf_clone+0x4c>
 800dcfa:	4b06      	ldr	r3, [pc, #24]	; (800dd14 <pbuf_clone+0x58>)
 800dcfc:	f240 5224 	movw	r2, #1316	; 0x524
 800dd00:	4905      	ldr	r1, [pc, #20]	; (800dd18 <pbuf_clone+0x5c>)
 800dd02:	4806      	ldr	r0, [pc, #24]	; (800dd1c <pbuf_clone+0x60>)
 800dd04:	f00a fde8 	bl	80188d8 <iprintf>
  return q;
 800dd08:	68fb      	ldr	r3, [r7, #12]
}
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	3710      	adds	r7, #16
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bd80      	pop	{r7, pc}
 800dd12:	bf00      	nop
 800dd14:	0801e1a4 	.word	0x0801e1a4
 800dd18:	0801e618 	.word	0x0801e618
 800dd1c:	0801e204 	.word	0x0801e204

0800dd20 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800dd24:	f00a fdf0 	bl	8018908 <rand>
 800dd28:	4603      	mov	r3, r0
 800dd2a:	b29b      	uxth	r3, r3
 800dd2c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800dd30:	b29b      	uxth	r3, r3
 800dd32:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800dd36:	b29a      	uxth	r2, r3
 800dd38:	4b01      	ldr	r3, [pc, #4]	; (800dd40 <tcp_init+0x20>)
 800dd3a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800dd3c:	bf00      	nop
 800dd3e:	bd80      	pop	{r7, pc}
 800dd40:	20000066 	.word	0x20000066

0800dd44 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b082      	sub	sp, #8
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	7d1b      	ldrb	r3, [r3, #20]
 800dd50:	2b01      	cmp	r3, #1
 800dd52:	d105      	bne.n	800dd60 <tcp_free+0x1c>
 800dd54:	4b06      	ldr	r3, [pc, #24]	; (800dd70 <tcp_free+0x2c>)
 800dd56:	22d4      	movs	r2, #212	; 0xd4
 800dd58:	4906      	ldr	r1, [pc, #24]	; (800dd74 <tcp_free+0x30>)
 800dd5a:	4807      	ldr	r0, [pc, #28]	; (800dd78 <tcp_free+0x34>)
 800dd5c:	f00a fdbc 	bl	80188d8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800dd60:	6879      	ldr	r1, [r7, #4]
 800dd62:	2001      	movs	r0, #1
 800dd64:	f7fe ff48 	bl	800cbf8 <memp_free>
}
 800dd68:	bf00      	nop
 800dd6a:	3708      	adds	r7, #8
 800dd6c:	46bd      	mov	sp, r7
 800dd6e:	bd80      	pop	{r7, pc}
 800dd70:	0801e6a4 	.word	0x0801e6a4
 800dd74:	0801e6d4 	.word	0x0801e6d4
 800dd78:	0801e6e8 	.word	0x0801e6e8

0800dd7c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800dd7c:	b580      	push	{r7, lr}
 800dd7e:	b082      	sub	sp, #8
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	7d1b      	ldrb	r3, [r3, #20]
 800dd88:	2b01      	cmp	r3, #1
 800dd8a:	d105      	bne.n	800dd98 <tcp_free_listen+0x1c>
 800dd8c:	4b06      	ldr	r3, [pc, #24]	; (800dda8 <tcp_free_listen+0x2c>)
 800dd8e:	22df      	movs	r2, #223	; 0xdf
 800dd90:	4906      	ldr	r1, [pc, #24]	; (800ddac <tcp_free_listen+0x30>)
 800dd92:	4807      	ldr	r0, [pc, #28]	; (800ddb0 <tcp_free_listen+0x34>)
 800dd94:	f00a fda0 	bl	80188d8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800dd98:	6879      	ldr	r1, [r7, #4]
 800dd9a:	2002      	movs	r0, #2
 800dd9c:	f7fe ff2c 	bl	800cbf8 <memp_free>
}
 800dda0:	bf00      	nop
 800dda2:	3708      	adds	r7, #8
 800dda4:	46bd      	mov	sp, r7
 800dda6:	bd80      	pop	{r7, pc}
 800dda8:	0801e6a4 	.word	0x0801e6a4
 800ddac:	0801e710 	.word	0x0801e710
 800ddb0:	0801e6e8 	.word	0x0801e6e8

0800ddb4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800ddb8:	f000 fe98 	bl	800eaec <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800ddbc:	4b07      	ldr	r3, [pc, #28]	; (800dddc <tcp_tmr+0x28>)
 800ddbe:	781b      	ldrb	r3, [r3, #0]
 800ddc0:	3301      	adds	r3, #1
 800ddc2:	b2da      	uxtb	r2, r3
 800ddc4:	4b05      	ldr	r3, [pc, #20]	; (800dddc <tcp_tmr+0x28>)
 800ddc6:	701a      	strb	r2, [r3, #0]
 800ddc8:	4b04      	ldr	r3, [pc, #16]	; (800dddc <tcp_tmr+0x28>)
 800ddca:	781b      	ldrb	r3, [r3, #0]
 800ddcc:	f003 0301 	and.w	r3, r3, #1
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d001      	beq.n	800ddd8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800ddd4:	f000 fb4c 	bl	800e470 <tcp_slowtmr>
  }
}
 800ddd8:	bf00      	nop
 800ddda:	bd80      	pop	{r7, pc}
 800dddc:	20000491 	.word	0x20000491

0800dde0 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800dde0:	b580      	push	{r7, lr}
 800dde2:	b084      	sub	sp, #16
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	6078      	str	r0, [r7, #4]
 800dde8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800ddea:	683b      	ldr	r3, [r7, #0]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d105      	bne.n	800ddfc <tcp_remove_listener+0x1c>
 800ddf0:	4b0d      	ldr	r3, [pc, #52]	; (800de28 <tcp_remove_listener+0x48>)
 800ddf2:	22ff      	movs	r2, #255	; 0xff
 800ddf4:	490d      	ldr	r1, [pc, #52]	; (800de2c <tcp_remove_listener+0x4c>)
 800ddf6:	480e      	ldr	r0, [pc, #56]	; (800de30 <tcp_remove_listener+0x50>)
 800ddf8:	f00a fd6e 	bl	80188d8 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	60fb      	str	r3, [r7, #12]
 800de00:	e00a      	b.n	800de18 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800de06:	683a      	ldr	r2, [r7, #0]
 800de08:	429a      	cmp	r2, r3
 800de0a:	d102      	bne.n	800de12 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	2200      	movs	r2, #0
 800de10:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	68db      	ldr	r3, [r3, #12]
 800de16:	60fb      	str	r3, [r7, #12]
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d1f1      	bne.n	800de02 <tcp_remove_listener+0x22>
    }
  }
}
 800de1e:	bf00      	nop
 800de20:	3710      	adds	r7, #16
 800de22:	46bd      	mov	sp, r7
 800de24:	bd80      	pop	{r7, pc}
 800de26:	bf00      	nop
 800de28:	0801e6a4 	.word	0x0801e6a4
 800de2c:	0801e72c 	.word	0x0801e72c
 800de30:	0801e6e8 	.word	0x0801e6e8

0800de34 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800de34:	b580      	push	{r7, lr}
 800de36:	b084      	sub	sp, #16
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d106      	bne.n	800de50 <tcp_listen_closed+0x1c>
 800de42:	4b14      	ldr	r3, [pc, #80]	; (800de94 <tcp_listen_closed+0x60>)
 800de44:	f240 1211 	movw	r2, #273	; 0x111
 800de48:	4913      	ldr	r1, [pc, #76]	; (800de98 <tcp_listen_closed+0x64>)
 800de4a:	4814      	ldr	r0, [pc, #80]	; (800de9c <tcp_listen_closed+0x68>)
 800de4c:	f00a fd44 	bl	80188d8 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	7d1b      	ldrb	r3, [r3, #20]
 800de54:	2b01      	cmp	r3, #1
 800de56:	d006      	beq.n	800de66 <tcp_listen_closed+0x32>
 800de58:	4b0e      	ldr	r3, [pc, #56]	; (800de94 <tcp_listen_closed+0x60>)
 800de5a:	f44f 7289 	mov.w	r2, #274	; 0x112
 800de5e:	4910      	ldr	r1, [pc, #64]	; (800dea0 <tcp_listen_closed+0x6c>)
 800de60:	480e      	ldr	r0, [pc, #56]	; (800de9c <tcp_listen_closed+0x68>)
 800de62:	f00a fd39 	bl	80188d8 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800de66:	2301      	movs	r3, #1
 800de68:	60fb      	str	r3, [r7, #12]
 800de6a:	e00b      	b.n	800de84 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800de6c:	4a0d      	ldr	r2, [pc, #52]	; (800dea4 <tcp_listen_closed+0x70>)
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	6879      	ldr	r1, [r7, #4]
 800de78:	4618      	mov	r0, r3
 800de7a:	f7ff ffb1 	bl	800dde0 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	3301      	adds	r3, #1
 800de82:	60fb      	str	r3, [r7, #12]
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	2b03      	cmp	r3, #3
 800de88:	d9f0      	bls.n	800de6c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800de8a:	bf00      	nop
 800de8c:	3710      	adds	r7, #16
 800de8e:	46bd      	mov	sp, r7
 800de90:	bd80      	pop	{r7, pc}
 800de92:	bf00      	nop
 800de94:	0801e6a4 	.word	0x0801e6a4
 800de98:	0801e754 	.word	0x0801e754
 800de9c:	0801e6e8 	.word	0x0801e6e8
 800dea0:	0801e760 	.word	0x0801e760
 800dea4:	08020a28 	.word	0x08020a28

0800dea8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800dea8:	b5b0      	push	{r4, r5, r7, lr}
 800deaa:	b088      	sub	sp, #32
 800deac:	af04      	add	r7, sp, #16
 800deae:	6078      	str	r0, [r7, #4]
 800deb0:	460b      	mov	r3, r1
 800deb2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d106      	bne.n	800dec8 <tcp_close_shutdown+0x20>
 800deba:	4b61      	ldr	r3, [pc, #388]	; (800e040 <tcp_close_shutdown+0x198>)
 800debc:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800dec0:	4960      	ldr	r1, [pc, #384]	; (800e044 <tcp_close_shutdown+0x19c>)
 800dec2:	4861      	ldr	r0, [pc, #388]	; (800e048 <tcp_close_shutdown+0x1a0>)
 800dec4:	f00a fd08 	bl	80188d8 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800dec8:	78fb      	ldrb	r3, [r7, #3]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d066      	beq.n	800df9c <tcp_close_shutdown+0xf4>
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	7d1b      	ldrb	r3, [r3, #20]
 800ded2:	2b04      	cmp	r3, #4
 800ded4:	d003      	beq.n	800dede <tcp_close_shutdown+0x36>
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	7d1b      	ldrb	r3, [r3, #20]
 800deda:	2b07      	cmp	r3, #7
 800dedc:	d15e      	bne.n	800df9c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d104      	bne.n	800def0 <tcp_close_shutdown+0x48>
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800deea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800deee:	d055      	beq.n	800df9c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	8b5b      	ldrh	r3, [r3, #26]
 800def4:	f003 0310 	and.w	r3, r3, #16
 800def8:	2b00      	cmp	r3, #0
 800defa:	d106      	bne.n	800df0a <tcp_close_shutdown+0x62>
 800defc:	4b50      	ldr	r3, [pc, #320]	; (800e040 <tcp_close_shutdown+0x198>)
 800defe:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800df02:	4952      	ldr	r1, [pc, #328]	; (800e04c <tcp_close_shutdown+0x1a4>)
 800df04:	4850      	ldr	r0, [pc, #320]	; (800e048 <tcp_close_shutdown+0x1a0>)
 800df06:	f00a fce7 	bl	80188d8 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800df12:	687d      	ldr	r5, [r7, #4]
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	3304      	adds	r3, #4
 800df18:	687a      	ldr	r2, [r7, #4]
 800df1a:	8ad2      	ldrh	r2, [r2, #22]
 800df1c:	6879      	ldr	r1, [r7, #4]
 800df1e:	8b09      	ldrh	r1, [r1, #24]
 800df20:	9102      	str	r1, [sp, #8]
 800df22:	9201      	str	r2, [sp, #4]
 800df24:	9300      	str	r3, [sp, #0]
 800df26:	462b      	mov	r3, r5
 800df28:	4622      	mov	r2, r4
 800df2a:	4601      	mov	r1, r0
 800df2c:	6878      	ldr	r0, [r7, #4]
 800df2e:	f004 fe8f 	bl	8012c50 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800df32:	6878      	ldr	r0, [r7, #4]
 800df34:	f001 f8ba 	bl	800f0ac <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800df38:	4b45      	ldr	r3, [pc, #276]	; (800e050 <tcp_close_shutdown+0x1a8>)
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	687a      	ldr	r2, [r7, #4]
 800df3e:	429a      	cmp	r2, r3
 800df40:	d105      	bne.n	800df4e <tcp_close_shutdown+0xa6>
 800df42:	4b43      	ldr	r3, [pc, #268]	; (800e050 <tcp_close_shutdown+0x1a8>)
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	68db      	ldr	r3, [r3, #12]
 800df48:	4a41      	ldr	r2, [pc, #260]	; (800e050 <tcp_close_shutdown+0x1a8>)
 800df4a:	6013      	str	r3, [r2, #0]
 800df4c:	e013      	b.n	800df76 <tcp_close_shutdown+0xce>
 800df4e:	4b40      	ldr	r3, [pc, #256]	; (800e050 <tcp_close_shutdown+0x1a8>)
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	60fb      	str	r3, [r7, #12]
 800df54:	e00c      	b.n	800df70 <tcp_close_shutdown+0xc8>
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	68db      	ldr	r3, [r3, #12]
 800df5a:	687a      	ldr	r2, [r7, #4]
 800df5c:	429a      	cmp	r2, r3
 800df5e:	d104      	bne.n	800df6a <tcp_close_shutdown+0xc2>
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	68da      	ldr	r2, [r3, #12]
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	60da      	str	r2, [r3, #12]
 800df68:	e005      	b.n	800df76 <tcp_close_shutdown+0xce>
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	68db      	ldr	r3, [r3, #12]
 800df6e:	60fb      	str	r3, [r7, #12]
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d1ef      	bne.n	800df56 <tcp_close_shutdown+0xae>
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	2200      	movs	r2, #0
 800df7a:	60da      	str	r2, [r3, #12]
 800df7c:	4b35      	ldr	r3, [pc, #212]	; (800e054 <tcp_close_shutdown+0x1ac>)
 800df7e:	2201      	movs	r2, #1
 800df80:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800df82:	4b35      	ldr	r3, [pc, #212]	; (800e058 <tcp_close_shutdown+0x1b0>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	687a      	ldr	r2, [r7, #4]
 800df88:	429a      	cmp	r2, r3
 800df8a:	d102      	bne.n	800df92 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800df8c:	f003 fd4c 	bl	8011a28 <tcp_trigger_input_pcb_close>
 800df90:	e002      	b.n	800df98 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800df92:	6878      	ldr	r0, [r7, #4]
 800df94:	f7ff fed6 	bl	800dd44 <tcp_free>
      }
      return ERR_OK;
 800df98:	2300      	movs	r3, #0
 800df9a:	e04d      	b.n	800e038 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	7d1b      	ldrb	r3, [r3, #20]
 800dfa0:	2b01      	cmp	r3, #1
 800dfa2:	d02d      	beq.n	800e000 <tcp_close_shutdown+0x158>
 800dfa4:	2b02      	cmp	r3, #2
 800dfa6:	d036      	beq.n	800e016 <tcp_close_shutdown+0x16e>
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d13f      	bne.n	800e02c <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	8adb      	ldrh	r3, [r3, #22]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d021      	beq.n	800dff8 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800dfb4:	4b29      	ldr	r3, [pc, #164]	; (800e05c <tcp_close_shutdown+0x1b4>)
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	687a      	ldr	r2, [r7, #4]
 800dfba:	429a      	cmp	r2, r3
 800dfbc:	d105      	bne.n	800dfca <tcp_close_shutdown+0x122>
 800dfbe:	4b27      	ldr	r3, [pc, #156]	; (800e05c <tcp_close_shutdown+0x1b4>)
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	68db      	ldr	r3, [r3, #12]
 800dfc4:	4a25      	ldr	r2, [pc, #148]	; (800e05c <tcp_close_shutdown+0x1b4>)
 800dfc6:	6013      	str	r3, [r2, #0]
 800dfc8:	e013      	b.n	800dff2 <tcp_close_shutdown+0x14a>
 800dfca:	4b24      	ldr	r3, [pc, #144]	; (800e05c <tcp_close_shutdown+0x1b4>)
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	60bb      	str	r3, [r7, #8]
 800dfd0:	e00c      	b.n	800dfec <tcp_close_shutdown+0x144>
 800dfd2:	68bb      	ldr	r3, [r7, #8]
 800dfd4:	68db      	ldr	r3, [r3, #12]
 800dfd6:	687a      	ldr	r2, [r7, #4]
 800dfd8:	429a      	cmp	r2, r3
 800dfda:	d104      	bne.n	800dfe6 <tcp_close_shutdown+0x13e>
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	68da      	ldr	r2, [r3, #12]
 800dfe0:	68bb      	ldr	r3, [r7, #8]
 800dfe2:	60da      	str	r2, [r3, #12]
 800dfe4:	e005      	b.n	800dff2 <tcp_close_shutdown+0x14a>
 800dfe6:	68bb      	ldr	r3, [r7, #8]
 800dfe8:	68db      	ldr	r3, [r3, #12]
 800dfea:	60bb      	str	r3, [r7, #8]
 800dfec:	68bb      	ldr	r3, [r7, #8]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d1ef      	bne.n	800dfd2 <tcp_close_shutdown+0x12a>
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	2200      	movs	r2, #0
 800dff6:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800dff8:	6878      	ldr	r0, [r7, #4]
 800dffa:	f7ff fea3 	bl	800dd44 <tcp_free>
      break;
 800dffe:	e01a      	b.n	800e036 <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f7ff ff17 	bl	800de34 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800e006:	6879      	ldr	r1, [r7, #4]
 800e008:	4815      	ldr	r0, [pc, #84]	; (800e060 <tcp_close_shutdown+0x1b8>)
 800e00a:	f001 f89f 	bl	800f14c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800e00e:	6878      	ldr	r0, [r7, #4]
 800e010:	f7ff feb4 	bl	800dd7c <tcp_free_listen>
      break;
 800e014:	e00f      	b.n	800e036 <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e016:	6879      	ldr	r1, [r7, #4]
 800e018:	480d      	ldr	r0, [pc, #52]	; (800e050 <tcp_close_shutdown+0x1a8>)
 800e01a:	f001 f897 	bl	800f14c <tcp_pcb_remove>
 800e01e:	4b0d      	ldr	r3, [pc, #52]	; (800e054 <tcp_close_shutdown+0x1ac>)
 800e020:	2201      	movs	r2, #1
 800e022:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800e024:	6878      	ldr	r0, [r7, #4]
 800e026:	f7ff fe8d 	bl	800dd44 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800e02a:	e004      	b.n	800e036 <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 800e02c:	6878      	ldr	r0, [r7, #4]
 800e02e:	f000 f819 	bl	800e064 <tcp_close_shutdown_fin>
 800e032:	4603      	mov	r3, r0
 800e034:	e000      	b.n	800e038 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 800e036:	2300      	movs	r3, #0
}
 800e038:	4618      	mov	r0, r3
 800e03a:	3710      	adds	r7, #16
 800e03c:	46bd      	mov	sp, r7
 800e03e:	bdb0      	pop	{r4, r5, r7, pc}
 800e040:	0801e6a4 	.word	0x0801e6a4
 800e044:	0801e778 	.word	0x0801e778
 800e048:	0801e6e8 	.word	0x0801e6e8
 800e04c:	0801e798 	.word	0x0801e798
 800e050:	20007148 	.word	0x20007148
 800e054:	20007144 	.word	0x20007144
 800e058:	2000715c 	.word	0x2000715c
 800e05c:	20007154 	.word	0x20007154
 800e060:	20007150 	.word	0x20007150

0800e064 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800e064:	b580      	push	{r7, lr}
 800e066:	b084      	sub	sp, #16
 800e068:	af00      	add	r7, sp, #0
 800e06a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d106      	bne.n	800e080 <tcp_close_shutdown_fin+0x1c>
 800e072:	4b2c      	ldr	r3, [pc, #176]	; (800e124 <tcp_close_shutdown_fin+0xc0>)
 800e074:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800e078:	492b      	ldr	r1, [pc, #172]	; (800e128 <tcp_close_shutdown_fin+0xc4>)
 800e07a:	482c      	ldr	r0, [pc, #176]	; (800e12c <tcp_close_shutdown_fin+0xc8>)
 800e07c:	f00a fc2c 	bl	80188d8 <iprintf>

  switch (pcb->state) {
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	7d1b      	ldrb	r3, [r3, #20]
 800e084:	2b04      	cmp	r3, #4
 800e086:	d010      	beq.n	800e0aa <tcp_close_shutdown_fin+0x46>
 800e088:	2b07      	cmp	r3, #7
 800e08a:	d01b      	beq.n	800e0c4 <tcp_close_shutdown_fin+0x60>
 800e08c:	2b03      	cmp	r3, #3
 800e08e:	d126      	bne.n	800e0de <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800e090:	6878      	ldr	r0, [r7, #4]
 800e092:	f003 fedb 	bl	8011e4c <tcp_send_fin>
 800e096:	4603      	mov	r3, r0
 800e098:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e09a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d11f      	bne.n	800e0e2 <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	2205      	movs	r2, #5
 800e0a6:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e0a8:	e01b      	b.n	800e0e2 <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800e0aa:	6878      	ldr	r0, [r7, #4]
 800e0ac:	f003 fece 	bl	8011e4c <tcp_send_fin>
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e0b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d114      	bne.n	800e0e6 <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2205      	movs	r2, #5
 800e0c0:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e0c2:	e010      	b.n	800e0e6 <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800e0c4:	6878      	ldr	r0, [r7, #4]
 800e0c6:	f003 fec1 	bl	8011e4c <tcp_send_fin>
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e0ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d109      	bne.n	800e0ea <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	2209      	movs	r2, #9
 800e0da:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e0dc:	e005      	b.n	800e0ea <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800e0de:	2300      	movs	r3, #0
 800e0e0:	e01c      	b.n	800e11c <tcp_close_shutdown_fin+0xb8>
      break;
 800e0e2:	bf00      	nop
 800e0e4:	e002      	b.n	800e0ec <tcp_close_shutdown_fin+0x88>
      break;
 800e0e6:	bf00      	nop
 800e0e8:	e000      	b.n	800e0ec <tcp_close_shutdown_fin+0x88>
      break;
 800e0ea:	bf00      	nop
  }

  if (err == ERR_OK) {
 800e0ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d103      	bne.n	800e0fc <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800e0f4:	6878      	ldr	r0, [r7, #4]
 800e0f6:	f003 ffe7 	bl	80120c8 <tcp_output>
 800e0fa:	e00d      	b.n	800e118 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 800e0fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e100:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e104:	d108      	bne.n	800e118 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	8b5b      	ldrh	r3, [r3, #26]
 800e10a:	f043 0308 	orr.w	r3, r3, #8
 800e10e:	b29a      	uxth	r2, r3
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800e114:	2300      	movs	r3, #0
 800e116:	e001      	b.n	800e11c <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 800e118:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e11c:	4618      	mov	r0, r3
 800e11e:	3710      	adds	r7, #16
 800e120:	46bd      	mov	sp, r7
 800e122:	bd80      	pop	{r7, pc}
 800e124:	0801e6a4 	.word	0x0801e6a4
 800e128:	0801e754 	.word	0x0801e754
 800e12c:	0801e6e8 	.word	0x0801e6e8

0800e130 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800e130:	b580      	push	{r7, lr}
 800e132:	b082      	sub	sp, #8
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d109      	bne.n	800e152 <tcp_close+0x22>
 800e13e:	4b0f      	ldr	r3, [pc, #60]	; (800e17c <tcp_close+0x4c>)
 800e140:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800e144:	490e      	ldr	r1, [pc, #56]	; (800e180 <tcp_close+0x50>)
 800e146:	480f      	ldr	r0, [pc, #60]	; (800e184 <tcp_close+0x54>)
 800e148:	f00a fbc6 	bl	80188d8 <iprintf>
 800e14c:	f06f 030f 	mvn.w	r3, #15
 800e150:	e00f      	b.n	800e172 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	7d1b      	ldrb	r3, [r3, #20]
 800e156:	2b01      	cmp	r3, #1
 800e158:	d006      	beq.n	800e168 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	8b5b      	ldrh	r3, [r3, #26]
 800e15e:	f043 0310 	orr.w	r3, r3, #16
 800e162:	b29a      	uxth	r2, r3
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800e168:	2101      	movs	r1, #1
 800e16a:	6878      	ldr	r0, [r7, #4]
 800e16c:	f7ff fe9c 	bl	800dea8 <tcp_close_shutdown>
 800e170:	4603      	mov	r3, r0
}
 800e172:	4618      	mov	r0, r3
 800e174:	3708      	adds	r7, #8
 800e176:	46bd      	mov	sp, r7
 800e178:	bd80      	pop	{r7, pc}
 800e17a:	bf00      	nop
 800e17c:	0801e6a4 	.word	0x0801e6a4
 800e180:	0801e7b4 	.word	0x0801e7b4
 800e184:	0801e6e8 	.word	0x0801e6e8

0800e188 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b08e      	sub	sp, #56	; 0x38
 800e18c:	af04      	add	r7, sp, #16
 800e18e:	6078      	str	r0, [r7, #4]
 800e190:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	2b00      	cmp	r3, #0
 800e196:	d107      	bne.n	800e1a8 <tcp_abandon+0x20>
 800e198:	4b52      	ldr	r3, [pc, #328]	; (800e2e4 <tcp_abandon+0x15c>)
 800e19a:	f240 223d 	movw	r2, #573	; 0x23d
 800e19e:	4952      	ldr	r1, [pc, #328]	; (800e2e8 <tcp_abandon+0x160>)
 800e1a0:	4852      	ldr	r0, [pc, #328]	; (800e2ec <tcp_abandon+0x164>)
 800e1a2:	f00a fb99 	bl	80188d8 <iprintf>
 800e1a6:	e099      	b.n	800e2dc <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	7d1b      	ldrb	r3, [r3, #20]
 800e1ac:	2b01      	cmp	r3, #1
 800e1ae:	d106      	bne.n	800e1be <tcp_abandon+0x36>
 800e1b0:	4b4c      	ldr	r3, [pc, #304]	; (800e2e4 <tcp_abandon+0x15c>)
 800e1b2:	f240 2241 	movw	r2, #577	; 0x241
 800e1b6:	494e      	ldr	r1, [pc, #312]	; (800e2f0 <tcp_abandon+0x168>)
 800e1b8:	484c      	ldr	r0, [pc, #304]	; (800e2ec <tcp_abandon+0x164>)
 800e1ba:	f00a fb8d 	bl	80188d8 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	7d1b      	ldrb	r3, [r3, #20]
 800e1c2:	2b0a      	cmp	r3, #10
 800e1c4:	d107      	bne.n	800e1d6 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800e1c6:	6879      	ldr	r1, [r7, #4]
 800e1c8:	484a      	ldr	r0, [pc, #296]	; (800e2f4 <tcp_abandon+0x16c>)
 800e1ca:	f000 ffbf 	bl	800f14c <tcp_pcb_remove>
    tcp_free(pcb);
 800e1ce:	6878      	ldr	r0, [r7, #4]
 800e1d0:	f7ff fdb8 	bl	800dd44 <tcp_free>
 800e1d4:	e082      	b.n	800e2dc <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800e1da:	2300      	movs	r3, #0
 800e1dc:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e1e2:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1e8:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e1f0:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	691b      	ldr	r3, [r3, #16]
 800e1f6:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	7d1b      	ldrb	r3, [r3, #20]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d126      	bne.n	800e24e <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	8adb      	ldrh	r3, [r3, #22]
 800e204:	2b00      	cmp	r3, #0
 800e206:	d02e      	beq.n	800e266 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e208:	4b3b      	ldr	r3, [pc, #236]	; (800e2f8 <tcp_abandon+0x170>)
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	687a      	ldr	r2, [r7, #4]
 800e20e:	429a      	cmp	r2, r3
 800e210:	d105      	bne.n	800e21e <tcp_abandon+0x96>
 800e212:	4b39      	ldr	r3, [pc, #228]	; (800e2f8 <tcp_abandon+0x170>)
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	68db      	ldr	r3, [r3, #12]
 800e218:	4a37      	ldr	r2, [pc, #220]	; (800e2f8 <tcp_abandon+0x170>)
 800e21a:	6013      	str	r3, [r2, #0]
 800e21c:	e013      	b.n	800e246 <tcp_abandon+0xbe>
 800e21e:	4b36      	ldr	r3, [pc, #216]	; (800e2f8 <tcp_abandon+0x170>)
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	61fb      	str	r3, [r7, #28]
 800e224:	e00c      	b.n	800e240 <tcp_abandon+0xb8>
 800e226:	69fb      	ldr	r3, [r7, #28]
 800e228:	68db      	ldr	r3, [r3, #12]
 800e22a:	687a      	ldr	r2, [r7, #4]
 800e22c:	429a      	cmp	r2, r3
 800e22e:	d104      	bne.n	800e23a <tcp_abandon+0xb2>
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	68da      	ldr	r2, [r3, #12]
 800e234:	69fb      	ldr	r3, [r7, #28]
 800e236:	60da      	str	r2, [r3, #12]
 800e238:	e005      	b.n	800e246 <tcp_abandon+0xbe>
 800e23a:	69fb      	ldr	r3, [r7, #28]
 800e23c:	68db      	ldr	r3, [r3, #12]
 800e23e:	61fb      	str	r3, [r7, #28]
 800e240:	69fb      	ldr	r3, [r7, #28]
 800e242:	2b00      	cmp	r3, #0
 800e244:	d1ef      	bne.n	800e226 <tcp_abandon+0x9e>
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	2200      	movs	r2, #0
 800e24a:	60da      	str	r2, [r3, #12]
 800e24c:	e00b      	b.n	800e266 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	8adb      	ldrh	r3, [r3, #22]
 800e256:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e258:	6879      	ldr	r1, [r7, #4]
 800e25a:	4828      	ldr	r0, [pc, #160]	; (800e2fc <tcp_abandon+0x174>)
 800e25c:	f000 ff76 	bl	800f14c <tcp_pcb_remove>
 800e260:	4b27      	ldr	r3, [pc, #156]	; (800e300 <tcp_abandon+0x178>)
 800e262:	2201      	movs	r2, #1
 800e264:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d004      	beq.n	800e278 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e272:	4618      	mov	r0, r3
 800e274:	f000 fd1a 	bl	800ecac <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d004      	beq.n	800e28a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e284:	4618      	mov	r0, r3
 800e286:	f000 fd11 	bl	800ecac <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d004      	beq.n	800e29c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e296:	4618      	mov	r0, r3
 800e298:	f000 fd08 	bl	800ecac <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800e29c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d00e      	beq.n	800e2c0 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800e2a2:	6879      	ldr	r1, [r7, #4]
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	3304      	adds	r3, #4
 800e2a8:	687a      	ldr	r2, [r7, #4]
 800e2aa:	8b12      	ldrh	r2, [r2, #24]
 800e2ac:	9202      	str	r2, [sp, #8]
 800e2ae:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800e2b0:	9201      	str	r2, [sp, #4]
 800e2b2:	9300      	str	r3, [sp, #0]
 800e2b4:	460b      	mov	r3, r1
 800e2b6:	697a      	ldr	r2, [r7, #20]
 800e2b8:	69b9      	ldr	r1, [r7, #24]
 800e2ba:	6878      	ldr	r0, [r7, #4]
 800e2bc:	f004 fcc8 	bl	8012c50 <tcp_rst>
    }
    last_state = pcb->state;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	7d1b      	ldrb	r3, [r3, #20]
 800e2c4:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800e2c6:	6878      	ldr	r0, [r7, #4]
 800e2c8:	f7ff fd3c 	bl	800dd44 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800e2cc:	693b      	ldr	r3, [r7, #16]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d004      	beq.n	800e2dc <tcp_abandon+0x154>
 800e2d2:	693b      	ldr	r3, [r7, #16]
 800e2d4:	f06f 010c 	mvn.w	r1, #12
 800e2d8:	68f8      	ldr	r0, [r7, #12]
 800e2da:	4798      	blx	r3
  }
}
 800e2dc:	3728      	adds	r7, #40	; 0x28
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	bd80      	pop	{r7, pc}
 800e2e2:	bf00      	nop
 800e2e4:	0801e6a4 	.word	0x0801e6a4
 800e2e8:	0801e7e8 	.word	0x0801e7e8
 800e2ec:	0801e6e8 	.word	0x0801e6e8
 800e2f0:	0801e804 	.word	0x0801e804
 800e2f4:	20007158 	.word	0x20007158
 800e2f8:	20007154 	.word	0x20007154
 800e2fc:	20007148 	.word	0x20007148
 800e300:	20007144 	.word	0x20007144

0800e304 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800e304:	b580      	push	{r7, lr}
 800e306:	b082      	sub	sp, #8
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800e30c:	2101      	movs	r1, #1
 800e30e:	6878      	ldr	r0, [r7, #4]
 800e310:	f7ff ff3a 	bl	800e188 <tcp_abandon>
}
 800e314:	bf00      	nop
 800e316:	3708      	adds	r7, #8
 800e318:	46bd      	mov	sp, r7
 800e31a:	bd80      	pop	{r7, pc}

0800e31c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800e31c:	b580      	push	{r7, lr}
 800e31e:	b084      	sub	sp, #16
 800e320:	af00      	add	r7, sp, #0
 800e322:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	2b00      	cmp	r3, #0
 800e328:	d106      	bne.n	800e338 <tcp_update_rcv_ann_wnd+0x1c>
 800e32a:	4b25      	ldr	r3, [pc, #148]	; (800e3c0 <tcp_update_rcv_ann_wnd+0xa4>)
 800e32c:	f240 32a6 	movw	r2, #934	; 0x3a6
 800e330:	4924      	ldr	r1, [pc, #144]	; (800e3c4 <tcp_update_rcv_ann_wnd+0xa8>)
 800e332:	4825      	ldr	r0, [pc, #148]	; (800e3c8 <tcp_update_rcv_ann_wnd+0xac>)
 800e334:	f00a fad0 	bl	80188d8 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e33c:	687a      	ldr	r2, [r7, #4]
 800e33e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800e340:	4413      	add	r3, r2
 800e342:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e348:	687a      	ldr	r2, [r7, #4]
 800e34a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800e34c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800e350:	bf28      	it	cs
 800e352:	f44f 6280 	movcs.w	r2, #1024	; 0x400
 800e356:	b292      	uxth	r2, r2
 800e358:	4413      	add	r3, r2
 800e35a:	68fa      	ldr	r2, [r7, #12]
 800e35c:	1ad3      	subs	r3, r2, r3
 800e35e:	2b00      	cmp	r3, #0
 800e360:	db08      	blt.n	800e374 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e36e:	68fa      	ldr	r2, [r7, #12]
 800e370:	1ad3      	subs	r3, r2, r3
 800e372:	e020      	b.n	800e3b6 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e37c:	1ad3      	subs	r3, r2, r3
 800e37e:	2b00      	cmp	r3, #0
 800e380:	dd03      	ble.n	800e38a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	2200      	movs	r2, #0
 800e386:	855a      	strh	r2, [r3, #42]	; 0x2a
 800e388:	e014      	b.n	800e3b4 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e392:	1ad3      	subs	r3, r2, r3
 800e394:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800e396:	68bb      	ldr	r3, [r7, #8]
 800e398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e39c:	d306      	bcc.n	800e3ac <tcp_update_rcv_ann_wnd+0x90>
 800e39e:	4b08      	ldr	r3, [pc, #32]	; (800e3c0 <tcp_update_rcv_ann_wnd+0xa4>)
 800e3a0:	f240 32b6 	movw	r2, #950	; 0x3b6
 800e3a4:	4909      	ldr	r1, [pc, #36]	; (800e3cc <tcp_update_rcv_ann_wnd+0xb0>)
 800e3a6:	4808      	ldr	r0, [pc, #32]	; (800e3c8 <tcp_update_rcv_ann_wnd+0xac>)
 800e3a8:	f00a fa96 	bl	80188d8 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800e3ac:	68bb      	ldr	r3, [r7, #8]
 800e3ae:	b29a      	uxth	r2, r3
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800e3b4:	2300      	movs	r3, #0
  }
}
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	3710      	adds	r7, #16
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}
 800e3be:	bf00      	nop
 800e3c0:	0801e6a4 	.word	0x0801e6a4
 800e3c4:	0801e900 	.word	0x0801e900
 800e3c8:	0801e6e8 	.word	0x0801e6e8
 800e3cc:	0801e924 	.word	0x0801e924

0800e3d0 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800e3d0:	b580      	push	{r7, lr}
 800e3d2:	b084      	sub	sp, #16
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	6078      	str	r0, [r7, #4]
 800e3d8:	460b      	mov	r3, r1
 800e3da:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d107      	bne.n	800e3f2 <tcp_recved+0x22>
 800e3e2:	4b1f      	ldr	r3, [pc, #124]	; (800e460 <tcp_recved+0x90>)
 800e3e4:	f240 32cf 	movw	r2, #975	; 0x3cf
 800e3e8:	491e      	ldr	r1, [pc, #120]	; (800e464 <tcp_recved+0x94>)
 800e3ea:	481f      	ldr	r0, [pc, #124]	; (800e468 <tcp_recved+0x98>)
 800e3ec:	f00a fa74 	bl	80188d8 <iprintf>
 800e3f0:	e032      	b.n	800e458 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	7d1b      	ldrb	r3, [r3, #20]
 800e3f6:	2b01      	cmp	r3, #1
 800e3f8:	d106      	bne.n	800e408 <tcp_recved+0x38>
 800e3fa:	4b19      	ldr	r3, [pc, #100]	; (800e460 <tcp_recved+0x90>)
 800e3fc:	f240 32d3 	movw	r2, #979	; 0x3d3
 800e400:	491a      	ldr	r1, [pc, #104]	; (800e46c <tcp_recved+0x9c>)
 800e402:	4819      	ldr	r0, [pc, #100]	; (800e468 <tcp_recved+0x98>)
 800e404:	f00a fa68 	bl	80188d8 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e40c:	887b      	ldrh	r3, [r7, #2]
 800e40e:	4413      	add	r3, r2
 800e410:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800e412:	89fb      	ldrh	r3, [r7, #14]
 800e414:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e418:	d804      	bhi.n	800e424 <tcp_recved+0x54>
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e41e:	89fa      	ldrh	r2, [r7, #14]
 800e420:	429a      	cmp	r2, r3
 800e422:	d204      	bcs.n	800e42e <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e42a:	851a      	strh	r2, [r3, #40]	; 0x28
 800e42c:	e002      	b.n	800e434 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	89fa      	ldrh	r2, [r7, #14]
 800e432:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800e434:	6878      	ldr	r0, [r7, #4]
 800e436:	f7ff ff71 	bl	800e31c <tcp_update_rcv_ann_wnd>
 800e43a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800e43c:	68bb      	ldr	r3, [r7, #8]
 800e43e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e442:	d309      	bcc.n	800e458 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	8b5b      	ldrh	r3, [r3, #26]
 800e448:	f043 0302 	orr.w	r3, r3, #2
 800e44c:	b29a      	uxth	r2, r3
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e452:	6878      	ldr	r0, [r7, #4]
 800e454:	f003 fe38 	bl	80120c8 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800e458:	3710      	adds	r7, #16
 800e45a:	46bd      	mov	sp, r7
 800e45c:	bd80      	pop	{r7, pc}
 800e45e:	bf00      	nop
 800e460:	0801e6a4 	.word	0x0801e6a4
 800e464:	0801e940 	.word	0x0801e940
 800e468:	0801e6e8 	.word	0x0801e6e8
 800e46c:	0801e958 	.word	0x0801e958

0800e470 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800e470:	b5b0      	push	{r4, r5, r7, lr}
 800e472:	b090      	sub	sp, #64	; 0x40
 800e474:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800e476:	2300      	movs	r3, #0
 800e478:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800e47c:	4b94      	ldr	r3, [pc, #592]	; (800e6d0 <tcp_slowtmr+0x260>)
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	3301      	adds	r3, #1
 800e482:	4a93      	ldr	r2, [pc, #588]	; (800e6d0 <tcp_slowtmr+0x260>)
 800e484:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800e486:	4b93      	ldr	r3, [pc, #588]	; (800e6d4 <tcp_slowtmr+0x264>)
 800e488:	781b      	ldrb	r3, [r3, #0]
 800e48a:	3301      	adds	r3, #1
 800e48c:	b2da      	uxtb	r2, r3
 800e48e:	4b91      	ldr	r3, [pc, #580]	; (800e6d4 <tcp_slowtmr+0x264>)
 800e490:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800e492:	2300      	movs	r3, #0
 800e494:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800e496:	4b90      	ldr	r3, [pc, #576]	; (800e6d8 <tcp_slowtmr+0x268>)
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800e49c:	e29f      	b.n	800e9de <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800e49e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4a0:	7d1b      	ldrb	r3, [r3, #20]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d106      	bne.n	800e4b4 <tcp_slowtmr+0x44>
 800e4a6:	4b8d      	ldr	r3, [pc, #564]	; (800e6dc <tcp_slowtmr+0x26c>)
 800e4a8:	f240 42be 	movw	r2, #1214	; 0x4be
 800e4ac:	498c      	ldr	r1, [pc, #560]	; (800e6e0 <tcp_slowtmr+0x270>)
 800e4ae:	488d      	ldr	r0, [pc, #564]	; (800e6e4 <tcp_slowtmr+0x274>)
 800e4b0:	f00a fa12 	bl	80188d8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800e4b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4b6:	7d1b      	ldrb	r3, [r3, #20]
 800e4b8:	2b01      	cmp	r3, #1
 800e4ba:	d106      	bne.n	800e4ca <tcp_slowtmr+0x5a>
 800e4bc:	4b87      	ldr	r3, [pc, #540]	; (800e6dc <tcp_slowtmr+0x26c>)
 800e4be:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800e4c2:	4989      	ldr	r1, [pc, #548]	; (800e6e8 <tcp_slowtmr+0x278>)
 800e4c4:	4887      	ldr	r0, [pc, #540]	; (800e6e4 <tcp_slowtmr+0x274>)
 800e4c6:	f00a fa07 	bl	80188d8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800e4ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4cc:	7d1b      	ldrb	r3, [r3, #20]
 800e4ce:	2b0a      	cmp	r3, #10
 800e4d0:	d106      	bne.n	800e4e0 <tcp_slowtmr+0x70>
 800e4d2:	4b82      	ldr	r3, [pc, #520]	; (800e6dc <tcp_slowtmr+0x26c>)
 800e4d4:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800e4d8:	4984      	ldr	r1, [pc, #528]	; (800e6ec <tcp_slowtmr+0x27c>)
 800e4da:	4882      	ldr	r0, [pc, #520]	; (800e6e4 <tcp_slowtmr+0x274>)
 800e4dc:	f00a f9fc 	bl	80188d8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800e4e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4e2:	7f9a      	ldrb	r2, [r3, #30]
 800e4e4:	4b7b      	ldr	r3, [pc, #492]	; (800e6d4 <tcp_slowtmr+0x264>)
 800e4e6:	781b      	ldrb	r3, [r3, #0]
 800e4e8:	429a      	cmp	r2, r3
 800e4ea:	d105      	bne.n	800e4f8 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800e4ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4ee:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800e4f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4f2:	68db      	ldr	r3, [r3, #12]
 800e4f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800e4f6:	e272      	b.n	800e9de <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 800e4f8:	4b76      	ldr	r3, [pc, #472]	; (800e6d4 <tcp_slowtmr+0x264>)
 800e4fa:	781a      	ldrb	r2, [r3, #0]
 800e4fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4fe:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800e500:	2300      	movs	r3, #0
 800e502:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800e506:	2300      	movs	r3, #0
 800e508:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800e50c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e50e:	7d1b      	ldrb	r3, [r3, #20]
 800e510:	2b02      	cmp	r3, #2
 800e512:	d10a      	bne.n	800e52a <tcp_slowtmr+0xba>
 800e514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e516:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e51a:	2b05      	cmp	r3, #5
 800e51c:	d905      	bls.n	800e52a <tcp_slowtmr+0xba>
      ++pcb_remove;
 800e51e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e522:	3301      	adds	r3, #1
 800e524:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e528:	e11e      	b.n	800e768 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800e52a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e52c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e530:	2b0b      	cmp	r3, #11
 800e532:	d905      	bls.n	800e540 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800e534:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e538:	3301      	adds	r3, #1
 800e53a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e53e:	e113      	b.n	800e768 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800e540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e542:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e546:	2b00      	cmp	r3, #0
 800e548:	d075      	beq.n	800e636 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800e54a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e54c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d006      	beq.n	800e560 <tcp_slowtmr+0xf0>
 800e552:	4b62      	ldr	r3, [pc, #392]	; (800e6dc <tcp_slowtmr+0x26c>)
 800e554:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800e558:	4965      	ldr	r1, [pc, #404]	; (800e6f0 <tcp_slowtmr+0x280>)
 800e55a:	4862      	ldr	r0, [pc, #392]	; (800e6e4 <tcp_slowtmr+0x274>)
 800e55c:	f00a f9bc 	bl	80188d8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800e560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e562:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e564:	2b00      	cmp	r3, #0
 800e566:	d106      	bne.n	800e576 <tcp_slowtmr+0x106>
 800e568:	4b5c      	ldr	r3, [pc, #368]	; (800e6dc <tcp_slowtmr+0x26c>)
 800e56a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800e56e:	4961      	ldr	r1, [pc, #388]	; (800e6f4 <tcp_slowtmr+0x284>)
 800e570:	485c      	ldr	r0, [pc, #368]	; (800e6e4 <tcp_slowtmr+0x274>)
 800e572:	f00a f9b1 	bl	80188d8 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800e576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e578:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800e57c:	2b0b      	cmp	r3, #11
 800e57e:	d905      	bls.n	800e58c <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800e580:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e584:	3301      	adds	r3, #1
 800e586:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e58a:	e0ed      	b.n	800e768 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800e58c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e58e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e592:	3b01      	subs	r3, #1
 800e594:	4a58      	ldr	r2, [pc, #352]	; (800e6f8 <tcp_slowtmr+0x288>)
 800e596:	5cd3      	ldrb	r3, [r2, r3]
 800e598:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800e59a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e59c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800e5a0:	7c7a      	ldrb	r2, [r7, #17]
 800e5a2:	429a      	cmp	r2, r3
 800e5a4:	d907      	bls.n	800e5b6 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800e5a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5a8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800e5ac:	3301      	adds	r3, #1
 800e5ae:	b2da      	uxtb	r2, r3
 800e5b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5b2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800e5b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5b8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800e5bc:	7c7a      	ldrb	r2, [r7, #17]
 800e5be:	429a      	cmp	r2, r3
 800e5c0:	f200 80d2 	bhi.w	800e768 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800e5c4:	2301      	movs	r3, #1
 800e5c6:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800e5c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5ca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d108      	bne.n	800e5e4 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800e5d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e5d4:	f004 fc2e 	bl	8012e34 <tcp_zero_window_probe>
 800e5d8:	4603      	mov	r3, r0
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d014      	beq.n	800e608 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800e5de:	2300      	movs	r3, #0
 800e5e0:	623b      	str	r3, [r7, #32]
 800e5e2:	e011      	b.n	800e608 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800e5e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e5ea:	4619      	mov	r1, r3
 800e5ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e5ee:	f003 fae5 	bl	8011bbc <tcp_split_unsent_seg>
 800e5f2:	4603      	mov	r3, r0
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d107      	bne.n	800e608 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800e5f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e5fa:	f003 fd65 	bl	80120c8 <tcp_output>
 800e5fe:	4603      	mov	r3, r0
 800e600:	2b00      	cmp	r3, #0
 800e602:	d101      	bne.n	800e608 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800e604:	2300      	movs	r3, #0
 800e606:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800e608:	6a3b      	ldr	r3, [r7, #32]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	f000 80ac 	beq.w	800e768 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800e610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e612:	2200      	movs	r2, #0
 800e614:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800e618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e61a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e61e:	2b06      	cmp	r3, #6
 800e620:	f200 80a2 	bhi.w	800e768 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800e624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e626:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e62a:	3301      	adds	r3, #1
 800e62c:	b2da      	uxtb	r2, r3
 800e62e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e630:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800e634:	e098      	b.n	800e768 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800e636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e638:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	db0f      	blt.n	800e660 <tcp_slowtmr+0x1f0>
 800e640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e642:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800e646:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800e64a:	4293      	cmp	r3, r2
 800e64c:	d008      	beq.n	800e660 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800e64e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e650:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800e654:	b29b      	uxth	r3, r3
 800e656:	3301      	adds	r3, #1
 800e658:	b29b      	uxth	r3, r3
 800e65a:	b21a      	sxth	r2, r3
 800e65c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e65e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800e660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e662:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800e666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e668:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800e66c:	429a      	cmp	r2, r3
 800e66e:	db7b      	blt.n	800e768 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800e670:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e672:	f004 f821 	bl	80126b8 <tcp_rexmit_rto_prepare>
 800e676:	4603      	mov	r3, r0
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d007      	beq.n	800e68c <tcp_slowtmr+0x21c>
 800e67c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e67e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e680:	2b00      	cmp	r3, #0
 800e682:	d171      	bne.n	800e768 <tcp_slowtmr+0x2f8>
 800e684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e686:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d06d      	beq.n	800e768 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800e68c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e68e:	7d1b      	ldrb	r3, [r3, #20]
 800e690:	2b02      	cmp	r3, #2
 800e692:	d03a      	beq.n	800e70a <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800e694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e696:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e69a:	2b0c      	cmp	r3, #12
 800e69c:	bf28      	it	cs
 800e69e:	230c      	movcs	r3, #12
 800e6a0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800e6a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6a4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800e6a8:	10db      	asrs	r3, r3, #3
 800e6aa:	b21b      	sxth	r3, r3
 800e6ac:	461a      	mov	r2, r3
 800e6ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6b0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800e6b4:	4413      	add	r3, r2
 800e6b6:	7efa      	ldrb	r2, [r7, #27]
 800e6b8:	4910      	ldr	r1, [pc, #64]	; (800e6fc <tcp_slowtmr+0x28c>)
 800e6ba:	5c8a      	ldrb	r2, [r1, r2]
 800e6bc:	4093      	lsls	r3, r2
 800e6be:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800e6c0:	697b      	ldr	r3, [r7, #20]
 800e6c2:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800e6c6:	4293      	cmp	r3, r2
 800e6c8:	dc1a      	bgt.n	800e700 <tcp_slowtmr+0x290>
 800e6ca:	697b      	ldr	r3, [r7, #20]
 800e6cc:	b21a      	sxth	r2, r3
 800e6ce:	e019      	b.n	800e704 <tcp_slowtmr+0x294>
 800e6d0:	2000714c 	.word	0x2000714c
 800e6d4:	20000492 	.word	0x20000492
 800e6d8:	20007148 	.word	0x20007148
 800e6dc:	0801e6a4 	.word	0x0801e6a4
 800e6e0:	0801e9e8 	.word	0x0801e9e8
 800e6e4:	0801e6e8 	.word	0x0801e6e8
 800e6e8:	0801ea14 	.word	0x0801ea14
 800e6ec:	0801ea40 	.word	0x0801ea40
 800e6f0:	0801ea70 	.word	0x0801ea70
 800e6f4:	0801eaa4 	.word	0x0801eaa4
 800e6f8:	08020a20 	.word	0x08020a20
 800e6fc:	08020a10 	.word	0x08020a10
 800e700:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800e704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e706:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800e70a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e70c:	2200      	movs	r2, #0
 800e70e:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800e710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e712:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800e716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e718:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800e71c:	4293      	cmp	r3, r2
 800e71e:	bf28      	it	cs
 800e720:	4613      	movcs	r3, r2
 800e722:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800e724:	8a7b      	ldrh	r3, [r7, #18]
 800e726:	085b      	lsrs	r3, r3, #1
 800e728:	b29a      	uxth	r2, r3
 800e72a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e72c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800e730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e732:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800e736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e738:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e73a:	005b      	lsls	r3, r3, #1
 800e73c:	b29b      	uxth	r3, r3
 800e73e:	429a      	cmp	r2, r3
 800e740:	d206      	bcs.n	800e750 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800e742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e744:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e746:	005b      	lsls	r3, r3, #1
 800e748:	b29a      	uxth	r2, r3
 800e74a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e74c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800e750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e752:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800e754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e756:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800e75a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e75c:	2200      	movs	r2, #0
 800e75e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800e762:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e764:	f004 f818 	bl	8012798 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800e768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e76a:	7d1b      	ldrb	r3, [r3, #20]
 800e76c:	2b06      	cmp	r3, #6
 800e76e:	d111      	bne.n	800e794 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800e770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e772:	8b5b      	ldrh	r3, [r3, #26]
 800e774:	f003 0310 	and.w	r3, r3, #16
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d00b      	beq.n	800e794 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e77c:	4b9d      	ldr	r3, [pc, #628]	; (800e9f4 <tcp_slowtmr+0x584>)
 800e77e:	681a      	ldr	r2, [r3, #0]
 800e780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e782:	6a1b      	ldr	r3, [r3, #32]
 800e784:	1ad3      	subs	r3, r2, r3
 800e786:	2b28      	cmp	r3, #40	; 0x28
 800e788:	d904      	bls.n	800e794 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800e78a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e78e:	3301      	adds	r3, #1
 800e790:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e796:	7a5b      	ldrb	r3, [r3, #9]
 800e798:	f003 0308 	and.w	r3, r3, #8
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d04c      	beq.n	800e83a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800e7a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7a2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e7a4:	2b04      	cmp	r3, #4
 800e7a6:	d003      	beq.n	800e7b0 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800e7a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7aa:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800e7ac:	2b07      	cmp	r3, #7
 800e7ae:	d144      	bne.n	800e83a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e7b0:	4b90      	ldr	r3, [pc, #576]	; (800e9f4 <tcp_slowtmr+0x584>)
 800e7b2:	681a      	ldr	r2, [r3, #0]
 800e7b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7b6:	6a1b      	ldr	r3, [r3, #32]
 800e7b8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800e7ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e7c0:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 800e7c4:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 800e7c8:	498b      	ldr	r1, [pc, #556]	; (800e9f8 <tcp_slowtmr+0x588>)
 800e7ca:	fba1 1303 	umull	r1, r3, r1, r3
 800e7ce:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e7d0:	429a      	cmp	r2, r3
 800e7d2:	d90a      	bls.n	800e7ea <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800e7d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e7d8:	3301      	adds	r3, #1
 800e7da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800e7de:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e7e2:	3301      	adds	r3, #1
 800e7e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e7e8:	e027      	b.n	800e83a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e7ea:	4b82      	ldr	r3, [pc, #520]	; (800e9f4 <tcp_slowtmr+0x584>)
 800e7ec:	681a      	ldr	r2, [r3, #0]
 800e7ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7f0:	6a1b      	ldr	r3, [r3, #32]
 800e7f2:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800e7f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7f6:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800e7fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7fc:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800e800:	4618      	mov	r0, r3
 800e802:	4b7e      	ldr	r3, [pc, #504]	; (800e9fc <tcp_slowtmr+0x58c>)
 800e804:	fb03 f300 	mul.w	r3, r3, r0
 800e808:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800e80a:	497b      	ldr	r1, [pc, #492]	; (800e9f8 <tcp_slowtmr+0x588>)
 800e80c:	fba1 1303 	umull	r1, r3, r1, r3
 800e810:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e812:	429a      	cmp	r2, r3
 800e814:	d911      	bls.n	800e83a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800e816:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e818:	f004 facc 	bl	8012db4 <tcp_keepalive>
 800e81c:	4603      	mov	r3, r0
 800e81e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800e822:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800e826:	2b00      	cmp	r3, #0
 800e828:	d107      	bne.n	800e83a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800e82a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e82c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800e830:	3301      	adds	r3, #1
 800e832:	b2da      	uxtb	r2, r3
 800e834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e836:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800e83a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e83c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d011      	beq.n	800e866 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800e842:	4b6c      	ldr	r3, [pc, #432]	; (800e9f4 <tcp_slowtmr+0x584>)
 800e844:	681a      	ldr	r2, [r3, #0]
 800e846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e848:	6a1b      	ldr	r3, [r3, #32]
 800e84a:	1ad2      	subs	r2, r2, r3
 800e84c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e84e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800e852:	4619      	mov	r1, r3
 800e854:	460b      	mov	r3, r1
 800e856:	005b      	lsls	r3, r3, #1
 800e858:	440b      	add	r3, r1
 800e85a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800e85c:	429a      	cmp	r2, r3
 800e85e:	d302      	bcc.n	800e866 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800e860:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e862:	f000 fdd7 	bl	800f414 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800e866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e868:	7d1b      	ldrb	r3, [r3, #20]
 800e86a:	2b03      	cmp	r3, #3
 800e86c:	d10b      	bne.n	800e886 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e86e:	4b61      	ldr	r3, [pc, #388]	; (800e9f4 <tcp_slowtmr+0x584>)
 800e870:	681a      	ldr	r2, [r3, #0]
 800e872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e874:	6a1b      	ldr	r3, [r3, #32]
 800e876:	1ad3      	subs	r3, r2, r3
 800e878:	2b28      	cmp	r3, #40	; 0x28
 800e87a:	d904      	bls.n	800e886 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800e87c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e880:	3301      	adds	r3, #1
 800e882:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800e886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e888:	7d1b      	ldrb	r3, [r3, #20]
 800e88a:	2b09      	cmp	r3, #9
 800e88c:	d10b      	bne.n	800e8a6 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e88e:	4b59      	ldr	r3, [pc, #356]	; (800e9f4 <tcp_slowtmr+0x584>)
 800e890:	681a      	ldr	r2, [r3, #0]
 800e892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e894:	6a1b      	ldr	r3, [r3, #32]
 800e896:	1ad3      	subs	r3, r2, r3
 800e898:	2bf0      	cmp	r3, #240	; 0xf0
 800e89a:	d904      	bls.n	800e8a6 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800e89c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e8a0:	3301      	adds	r3, #1
 800e8a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800e8a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d060      	beq.n	800e970 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800e8ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e8b4:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800e8b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e8b8:	f000 fbf8 	bl	800f0ac <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800e8bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d010      	beq.n	800e8e4 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800e8c2:	4b4f      	ldr	r3, [pc, #316]	; (800ea00 <tcp_slowtmr+0x590>)
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e8c8:	429a      	cmp	r2, r3
 800e8ca:	d106      	bne.n	800e8da <tcp_slowtmr+0x46a>
 800e8cc:	4b4d      	ldr	r3, [pc, #308]	; (800ea04 <tcp_slowtmr+0x594>)
 800e8ce:	f240 526d 	movw	r2, #1389	; 0x56d
 800e8d2:	494d      	ldr	r1, [pc, #308]	; (800ea08 <tcp_slowtmr+0x598>)
 800e8d4:	484d      	ldr	r0, [pc, #308]	; (800ea0c <tcp_slowtmr+0x59c>)
 800e8d6:	f009 ffff 	bl	80188d8 <iprintf>
        prev->next = pcb->next;
 800e8da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8dc:	68da      	ldr	r2, [r3, #12]
 800e8de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8e0:	60da      	str	r2, [r3, #12]
 800e8e2:	e00f      	b.n	800e904 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800e8e4:	4b46      	ldr	r3, [pc, #280]	; (800ea00 <tcp_slowtmr+0x590>)
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e8ea:	429a      	cmp	r2, r3
 800e8ec:	d006      	beq.n	800e8fc <tcp_slowtmr+0x48c>
 800e8ee:	4b45      	ldr	r3, [pc, #276]	; (800ea04 <tcp_slowtmr+0x594>)
 800e8f0:	f240 5271 	movw	r2, #1393	; 0x571
 800e8f4:	4946      	ldr	r1, [pc, #280]	; (800ea10 <tcp_slowtmr+0x5a0>)
 800e8f6:	4845      	ldr	r0, [pc, #276]	; (800ea0c <tcp_slowtmr+0x59c>)
 800e8f8:	f009 ffee 	bl	80188d8 <iprintf>
        tcp_active_pcbs = pcb->next;
 800e8fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8fe:	68db      	ldr	r3, [r3, #12]
 800e900:	4a3f      	ldr	r2, [pc, #252]	; (800ea00 <tcp_slowtmr+0x590>)
 800e902:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800e904:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d013      	beq.n	800e934 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e90c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e90e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800e910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e912:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800e914:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800e916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e918:	3304      	adds	r3, #4
 800e91a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e91c:	8ad2      	ldrh	r2, [r2, #22]
 800e91e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e920:	8b09      	ldrh	r1, [r1, #24]
 800e922:	9102      	str	r1, [sp, #8]
 800e924:	9201      	str	r2, [sp, #4]
 800e926:	9300      	str	r3, [sp, #0]
 800e928:	462b      	mov	r3, r5
 800e92a:	4622      	mov	r2, r4
 800e92c:	4601      	mov	r1, r0
 800e92e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e930:	f004 f98e 	bl	8012c50 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800e934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e936:	691b      	ldr	r3, [r3, #16]
 800e938:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800e93a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e93c:	7d1b      	ldrb	r3, [r3, #20]
 800e93e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800e940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e942:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800e944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e946:	68db      	ldr	r3, [r3, #12]
 800e948:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800e94a:	6838      	ldr	r0, [r7, #0]
 800e94c:	f7ff f9fa 	bl	800dd44 <tcp_free>

      tcp_active_pcbs_changed = 0;
 800e950:	4b30      	ldr	r3, [pc, #192]	; (800ea14 <tcp_slowtmr+0x5a4>)
 800e952:	2200      	movs	r2, #0
 800e954:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d004      	beq.n	800e966 <tcp_slowtmr+0x4f6>
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	f06f 010c 	mvn.w	r1, #12
 800e962:	68b8      	ldr	r0, [r7, #8]
 800e964:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800e966:	4b2b      	ldr	r3, [pc, #172]	; (800ea14 <tcp_slowtmr+0x5a4>)
 800e968:	781b      	ldrb	r3, [r3, #0]
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d037      	beq.n	800e9de <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800e96e:	e590      	b.n	800e492 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800e970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e972:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800e974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e976:	68db      	ldr	r3, [r3, #12]
 800e978:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800e97a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e97c:	7f1b      	ldrb	r3, [r3, #28]
 800e97e:	3301      	adds	r3, #1
 800e980:	b2da      	uxtb	r2, r3
 800e982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e984:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800e986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e988:	7f1a      	ldrb	r2, [r3, #28]
 800e98a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e98c:	7f5b      	ldrb	r3, [r3, #29]
 800e98e:	429a      	cmp	r2, r3
 800e990:	d325      	bcc.n	800e9de <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800e992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e994:	2200      	movs	r2, #0
 800e996:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800e998:	4b1e      	ldr	r3, [pc, #120]	; (800ea14 <tcp_slowtmr+0x5a4>)
 800e99a:	2200      	movs	r2, #0
 800e99c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800e99e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d00b      	beq.n	800e9c0 <tcp_slowtmr+0x550>
 800e9a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e9ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e9b0:	6912      	ldr	r2, [r2, #16]
 800e9b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e9b4:	4610      	mov	r0, r2
 800e9b6:	4798      	blx	r3
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800e9be:	e002      	b.n	800e9c6 <tcp_slowtmr+0x556>
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800e9c6:	4b13      	ldr	r3, [pc, #76]	; (800ea14 <tcp_slowtmr+0x5a4>)
 800e9c8:	781b      	ldrb	r3, [r3, #0]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d000      	beq.n	800e9d0 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 800e9ce:	e560      	b.n	800e492 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800e9d0:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d102      	bne.n	800e9de <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800e9d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e9da:	f003 fb75 	bl	80120c8 <tcp_output>
  while (pcb != NULL) {
 800e9de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	f47f ad5c 	bne.w	800e49e <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800e9e6:	2300      	movs	r3, #0
 800e9e8:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800e9ea:	4b0b      	ldr	r3, [pc, #44]	; (800ea18 <tcp_slowtmr+0x5a8>)
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800e9f0:	e067      	b.n	800eac2 <tcp_slowtmr+0x652>
 800e9f2:	bf00      	nop
 800e9f4:	2000714c 	.word	0x2000714c
 800e9f8:	10624dd3 	.word	0x10624dd3
 800e9fc:	000124f8 	.word	0x000124f8
 800ea00:	20007148 	.word	0x20007148
 800ea04:	0801e6a4 	.word	0x0801e6a4
 800ea08:	0801eadc 	.word	0x0801eadc
 800ea0c:	0801e6e8 	.word	0x0801e6e8
 800ea10:	0801eb08 	.word	0x0801eb08
 800ea14:	20007144 	.word	0x20007144
 800ea18:	20007158 	.word	0x20007158
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800ea1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea1e:	7d1b      	ldrb	r3, [r3, #20]
 800ea20:	2b0a      	cmp	r3, #10
 800ea22:	d006      	beq.n	800ea32 <tcp_slowtmr+0x5c2>
 800ea24:	4b2a      	ldr	r3, [pc, #168]	; (800ead0 <tcp_slowtmr+0x660>)
 800ea26:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800ea2a:	492a      	ldr	r1, [pc, #168]	; (800ead4 <tcp_slowtmr+0x664>)
 800ea2c:	482a      	ldr	r0, [pc, #168]	; (800ead8 <tcp_slowtmr+0x668>)
 800ea2e:	f009 ff53 	bl	80188d8 <iprintf>
    pcb_remove = 0;
 800ea32:	2300      	movs	r3, #0
 800ea34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800ea38:	4b28      	ldr	r3, [pc, #160]	; (800eadc <tcp_slowtmr+0x66c>)
 800ea3a:	681a      	ldr	r2, [r3, #0]
 800ea3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea3e:	6a1b      	ldr	r3, [r3, #32]
 800ea40:	1ad3      	subs	r3, r2, r3
 800ea42:	2bf0      	cmp	r3, #240	; 0xf0
 800ea44:	d904      	bls.n	800ea50 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800ea46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea4a:	3301      	adds	r3, #1
 800ea4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800ea50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d02f      	beq.n	800eab8 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800ea58:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ea5a:	f000 fb27 	bl	800f0ac <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800ea5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d010      	beq.n	800ea86 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800ea64:	4b1e      	ldr	r3, [pc, #120]	; (800eae0 <tcp_slowtmr+0x670>)
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ea6a:	429a      	cmp	r2, r3
 800ea6c:	d106      	bne.n	800ea7c <tcp_slowtmr+0x60c>
 800ea6e:	4b18      	ldr	r3, [pc, #96]	; (800ead0 <tcp_slowtmr+0x660>)
 800ea70:	f240 52af 	movw	r2, #1455	; 0x5af
 800ea74:	491b      	ldr	r1, [pc, #108]	; (800eae4 <tcp_slowtmr+0x674>)
 800ea76:	4818      	ldr	r0, [pc, #96]	; (800ead8 <tcp_slowtmr+0x668>)
 800ea78:	f009 ff2e 	bl	80188d8 <iprintf>
        prev->next = pcb->next;
 800ea7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea7e:	68da      	ldr	r2, [r3, #12]
 800ea80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea82:	60da      	str	r2, [r3, #12]
 800ea84:	e00f      	b.n	800eaa6 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800ea86:	4b16      	ldr	r3, [pc, #88]	; (800eae0 <tcp_slowtmr+0x670>)
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ea8c:	429a      	cmp	r2, r3
 800ea8e:	d006      	beq.n	800ea9e <tcp_slowtmr+0x62e>
 800ea90:	4b0f      	ldr	r3, [pc, #60]	; (800ead0 <tcp_slowtmr+0x660>)
 800ea92:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800ea96:	4914      	ldr	r1, [pc, #80]	; (800eae8 <tcp_slowtmr+0x678>)
 800ea98:	480f      	ldr	r0, [pc, #60]	; (800ead8 <tcp_slowtmr+0x668>)
 800ea9a:	f009 ff1d 	bl	80188d8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800ea9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaa0:	68db      	ldr	r3, [r3, #12]
 800eaa2:	4a0f      	ldr	r2, [pc, #60]	; (800eae0 <tcp_slowtmr+0x670>)
 800eaa4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800eaa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaa8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800eaaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaac:	68db      	ldr	r3, [r3, #12]
 800eaae:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800eab0:	69f8      	ldr	r0, [r7, #28]
 800eab2:	f7ff f947 	bl	800dd44 <tcp_free>
 800eab6:	e004      	b.n	800eac2 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800eab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaba:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800eabc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eabe:	68db      	ldr	r3, [r3, #12]
 800eac0:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800eac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d1a9      	bne.n	800ea1c <tcp_slowtmr+0x5ac>
    }
  }
}
 800eac8:	bf00      	nop
 800eaca:	3730      	adds	r7, #48	; 0x30
 800eacc:	46bd      	mov	sp, r7
 800eace:	bdb0      	pop	{r4, r5, r7, pc}
 800ead0:	0801e6a4 	.word	0x0801e6a4
 800ead4:	0801eb34 	.word	0x0801eb34
 800ead8:	0801e6e8 	.word	0x0801e6e8
 800eadc:	2000714c 	.word	0x2000714c
 800eae0:	20007158 	.word	0x20007158
 800eae4:	0801eb64 	.word	0x0801eb64
 800eae8:	0801eb8c 	.word	0x0801eb8c

0800eaec <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b082      	sub	sp, #8
 800eaf0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800eaf2:	4b2d      	ldr	r3, [pc, #180]	; (800eba8 <tcp_fasttmr+0xbc>)
 800eaf4:	781b      	ldrb	r3, [r3, #0]
 800eaf6:	3301      	adds	r3, #1
 800eaf8:	b2da      	uxtb	r2, r3
 800eafa:	4b2b      	ldr	r3, [pc, #172]	; (800eba8 <tcp_fasttmr+0xbc>)
 800eafc:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800eafe:	4b2b      	ldr	r3, [pc, #172]	; (800ebac <tcp_fasttmr+0xc0>)
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800eb04:	e048      	b.n	800eb98 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	7f9a      	ldrb	r2, [r3, #30]
 800eb0a:	4b27      	ldr	r3, [pc, #156]	; (800eba8 <tcp_fasttmr+0xbc>)
 800eb0c:	781b      	ldrb	r3, [r3, #0]
 800eb0e:	429a      	cmp	r2, r3
 800eb10:	d03f      	beq.n	800eb92 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800eb12:	4b25      	ldr	r3, [pc, #148]	; (800eba8 <tcp_fasttmr+0xbc>)
 800eb14:	781a      	ldrb	r2, [r3, #0]
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	8b5b      	ldrh	r3, [r3, #26]
 800eb1e:	f003 0301 	and.w	r3, r3, #1
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d010      	beq.n	800eb48 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	8b5b      	ldrh	r3, [r3, #26]
 800eb2a:	f043 0302 	orr.w	r3, r3, #2
 800eb2e:	b29a      	uxth	r2, r3
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800eb34:	6878      	ldr	r0, [r7, #4]
 800eb36:	f003 fac7 	bl	80120c8 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	8b5b      	ldrh	r3, [r3, #26]
 800eb3e:	f023 0303 	bic.w	r3, r3, #3
 800eb42:	b29a      	uxth	r2, r3
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	8b5b      	ldrh	r3, [r3, #26]
 800eb4c:	f003 0308 	and.w	r3, r3, #8
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d009      	beq.n	800eb68 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	8b5b      	ldrh	r3, [r3, #26]
 800eb58:	f023 0308 	bic.w	r3, r3, #8
 800eb5c:	b29a      	uxth	r2, r3
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800eb62:	6878      	ldr	r0, [r7, #4]
 800eb64:	f7ff fa7e 	bl	800e064 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	68db      	ldr	r3, [r3, #12]
 800eb6c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d00a      	beq.n	800eb8c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800eb76:	4b0e      	ldr	r3, [pc, #56]	; (800ebb0 <tcp_fasttmr+0xc4>)
 800eb78:	2200      	movs	r2, #0
 800eb7a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800eb7c:	6878      	ldr	r0, [r7, #4]
 800eb7e:	f000 f819 	bl	800ebb4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800eb82:	4b0b      	ldr	r3, [pc, #44]	; (800ebb0 <tcp_fasttmr+0xc4>)
 800eb84:	781b      	ldrb	r3, [r3, #0]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d000      	beq.n	800eb8c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800eb8a:	e7b8      	b.n	800eafe <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800eb8c:	683b      	ldr	r3, [r7, #0]
 800eb8e:	607b      	str	r3, [r7, #4]
 800eb90:	e002      	b.n	800eb98 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	68db      	ldr	r3, [r3, #12]
 800eb96:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d1b3      	bne.n	800eb06 <tcp_fasttmr+0x1a>
    }
  }
}
 800eb9e:	bf00      	nop
 800eba0:	3708      	adds	r7, #8
 800eba2:	46bd      	mov	sp, r7
 800eba4:	bd80      	pop	{r7, pc}
 800eba6:	bf00      	nop
 800eba8:	20000492 	.word	0x20000492
 800ebac:	20007148 	.word	0x20007148
 800ebb0:	20007144 	.word	0x20007144

0800ebb4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800ebb4:	b590      	push	{r4, r7, lr}
 800ebb6:	b085      	sub	sp, #20
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d109      	bne.n	800ebd6 <tcp_process_refused_data+0x22>
 800ebc2:	4b37      	ldr	r3, [pc, #220]	; (800eca0 <tcp_process_refused_data+0xec>)
 800ebc4:	f240 6209 	movw	r2, #1545	; 0x609
 800ebc8:	4936      	ldr	r1, [pc, #216]	; (800eca4 <tcp_process_refused_data+0xf0>)
 800ebca:	4837      	ldr	r0, [pc, #220]	; (800eca8 <tcp_process_refused_data+0xf4>)
 800ebcc:	f009 fe84 	bl	80188d8 <iprintf>
 800ebd0:	f06f 030f 	mvn.w	r3, #15
 800ebd4:	e060      	b.n	800ec98 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ebda:	7b5b      	ldrb	r3, [r3, #13]
 800ebdc:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ebe2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	2200      	movs	r2, #0
 800ebe8:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d00b      	beq.n	800ec0c <tcp_process_refused_data+0x58>
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	6918      	ldr	r0, [r3, #16]
 800ebfe:	2300      	movs	r3, #0
 800ec00:	68ba      	ldr	r2, [r7, #8]
 800ec02:	6879      	ldr	r1, [r7, #4]
 800ec04:	47a0      	blx	r4
 800ec06:	4603      	mov	r3, r0
 800ec08:	73fb      	strb	r3, [r7, #15]
 800ec0a:	e007      	b.n	800ec1c <tcp_process_refused_data+0x68>
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	68ba      	ldr	r2, [r7, #8]
 800ec10:	6879      	ldr	r1, [r7, #4]
 800ec12:	2000      	movs	r0, #0
 800ec14:	f000 f8a2 	bl	800ed5c <tcp_recv_null>
 800ec18:	4603      	mov	r3, r0
 800ec1a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800ec1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d12a      	bne.n	800ec7a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800ec24:	7bbb      	ldrb	r3, [r7, #14]
 800ec26:	f003 0320 	and.w	r3, r3, #32
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d033      	beq.n	800ec96 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ec32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ec36:	d005      	beq.n	800ec44 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ec3c:	3301      	adds	r3, #1
 800ec3e:	b29a      	uxth	r2, r3
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d00b      	beq.n	800ec66 <tcp_process_refused_data+0xb2>
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	6918      	ldr	r0, [r3, #16]
 800ec58:	2300      	movs	r3, #0
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	6879      	ldr	r1, [r7, #4]
 800ec5e:	47a0      	blx	r4
 800ec60:	4603      	mov	r3, r0
 800ec62:	73fb      	strb	r3, [r7, #15]
 800ec64:	e001      	b.n	800ec6a <tcp_process_refused_data+0xb6>
 800ec66:	2300      	movs	r3, #0
 800ec68:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800ec6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ec6e:	f113 0f0d 	cmn.w	r3, #13
 800ec72:	d110      	bne.n	800ec96 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800ec74:	f06f 030c 	mvn.w	r3, #12
 800ec78:	e00e      	b.n	800ec98 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800ec7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ec7e:	f113 0f0d 	cmn.w	r3, #13
 800ec82:	d102      	bne.n	800ec8a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800ec84:	f06f 030c 	mvn.w	r3, #12
 800ec88:	e006      	b.n	800ec98 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	68ba      	ldr	r2, [r7, #8]
 800ec8e:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800ec90:	f06f 0304 	mvn.w	r3, #4
 800ec94:	e000      	b.n	800ec98 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800ec96:	2300      	movs	r3, #0
}
 800ec98:	4618      	mov	r0, r3
 800ec9a:	3714      	adds	r7, #20
 800ec9c:	46bd      	mov	sp, r7
 800ec9e:	bd90      	pop	{r4, r7, pc}
 800eca0:	0801e6a4 	.word	0x0801e6a4
 800eca4:	0801ebb4 	.word	0x0801ebb4
 800eca8:	0801e6e8 	.word	0x0801e6e8

0800ecac <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800ecac:	b580      	push	{r7, lr}
 800ecae:	b084      	sub	sp, #16
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800ecb4:	e007      	b.n	800ecc6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800ecbc:	6878      	ldr	r0, [r7, #4]
 800ecbe:	f000 f809 	bl	800ecd4 <tcp_seg_free>
    seg = next;
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d1f4      	bne.n	800ecb6 <tcp_segs_free+0xa>
  }
}
 800eccc:	bf00      	nop
 800ecce:	3710      	adds	r7, #16
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	bd80      	pop	{r7, pc}

0800ecd4 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b082      	sub	sp, #8
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d00c      	beq.n	800ecfc <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	685b      	ldr	r3, [r3, #4]
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d004      	beq.n	800ecf4 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	685b      	ldr	r3, [r3, #4]
 800ecee:	4618      	mov	r0, r3
 800ecf0:	f7fe fd78 	bl	800d7e4 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800ecf4:	6879      	ldr	r1, [r7, #4]
 800ecf6:	2003      	movs	r0, #3
 800ecf8:	f7fd ff7e 	bl	800cbf8 <memp_free>
  }
}
 800ecfc:	bf00      	nop
 800ecfe:	3708      	adds	r7, #8
 800ed00:	46bd      	mov	sp, r7
 800ed02:	bd80      	pop	{r7, pc}

0800ed04 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800ed04:	b580      	push	{r7, lr}
 800ed06:	b084      	sub	sp, #16
 800ed08:	af00      	add	r7, sp, #0
 800ed0a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d106      	bne.n	800ed20 <tcp_seg_copy+0x1c>
 800ed12:	4b0f      	ldr	r3, [pc, #60]	; (800ed50 <tcp_seg_copy+0x4c>)
 800ed14:	f240 6282 	movw	r2, #1666	; 0x682
 800ed18:	490e      	ldr	r1, [pc, #56]	; (800ed54 <tcp_seg_copy+0x50>)
 800ed1a:	480f      	ldr	r0, [pc, #60]	; (800ed58 <tcp_seg_copy+0x54>)
 800ed1c:	f009 fddc 	bl	80188d8 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800ed20:	2003      	movs	r0, #3
 800ed22:	f7fd ff1d 	bl	800cb60 <memp_malloc>
 800ed26:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d101      	bne.n	800ed32 <tcp_seg_copy+0x2e>
    return NULL;
 800ed2e:	2300      	movs	r3, #0
 800ed30:	e00a      	b.n	800ed48 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800ed32:	2210      	movs	r2, #16
 800ed34:	6879      	ldr	r1, [r7, #4]
 800ed36:	68f8      	ldr	r0, [r7, #12]
 800ed38:	f009 f89d 	bl	8017e76 <memcpy>
  pbuf_ref(cseg->p);
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	685b      	ldr	r3, [r3, #4]
 800ed40:	4618      	mov	r0, r3
 800ed42:	f7fe fdef 	bl	800d924 <pbuf_ref>
  return cseg;
 800ed46:	68fb      	ldr	r3, [r7, #12]
}
 800ed48:	4618      	mov	r0, r3
 800ed4a:	3710      	adds	r7, #16
 800ed4c:	46bd      	mov	sp, r7
 800ed4e:	bd80      	pop	{r7, pc}
 800ed50:	0801e6a4 	.word	0x0801e6a4
 800ed54:	0801ebf8 	.word	0x0801ebf8
 800ed58:	0801e6e8 	.word	0x0801e6e8

0800ed5c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b084      	sub	sp, #16
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	60f8      	str	r0, [r7, #12]
 800ed64:	60b9      	str	r1, [r7, #8]
 800ed66:	607a      	str	r2, [r7, #4]
 800ed68:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800ed6a:	68bb      	ldr	r3, [r7, #8]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d109      	bne.n	800ed84 <tcp_recv_null+0x28>
 800ed70:	4b12      	ldr	r3, [pc, #72]	; (800edbc <tcp_recv_null+0x60>)
 800ed72:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800ed76:	4912      	ldr	r1, [pc, #72]	; (800edc0 <tcp_recv_null+0x64>)
 800ed78:	4812      	ldr	r0, [pc, #72]	; (800edc4 <tcp_recv_null+0x68>)
 800ed7a:	f009 fdad 	bl	80188d8 <iprintf>
 800ed7e:	f06f 030f 	mvn.w	r3, #15
 800ed82:	e016      	b.n	800edb2 <tcp_recv_null+0x56>

  if (p != NULL) {
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d009      	beq.n	800ed9e <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	891b      	ldrh	r3, [r3, #8]
 800ed8e:	4619      	mov	r1, r3
 800ed90:	68b8      	ldr	r0, [r7, #8]
 800ed92:	f7ff fb1d 	bl	800e3d0 <tcp_recved>
    pbuf_free(p);
 800ed96:	6878      	ldr	r0, [r7, #4]
 800ed98:	f7fe fd24 	bl	800d7e4 <pbuf_free>
 800ed9c:	e008      	b.n	800edb0 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800ed9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d104      	bne.n	800edb0 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800eda6:	68b8      	ldr	r0, [r7, #8]
 800eda8:	f7ff f9c2 	bl	800e130 <tcp_close>
 800edac:	4603      	mov	r3, r0
 800edae:	e000      	b.n	800edb2 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800edb0:	2300      	movs	r3, #0
}
 800edb2:	4618      	mov	r0, r3
 800edb4:	3710      	adds	r7, #16
 800edb6:	46bd      	mov	sp, r7
 800edb8:	bd80      	pop	{r7, pc}
 800edba:	bf00      	nop
 800edbc:	0801e6a4 	.word	0x0801e6a4
 800edc0:	0801ec14 	.word	0x0801ec14
 800edc4:	0801e6e8 	.word	0x0801e6e8

0800edc8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800edc8:	b580      	push	{r7, lr}
 800edca:	b086      	sub	sp, #24
 800edcc:	af00      	add	r7, sp, #0
 800edce:	4603      	mov	r3, r0
 800edd0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800edd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	db01      	blt.n	800edde <tcp_kill_prio+0x16>
 800edda:	79fb      	ldrb	r3, [r7, #7]
 800eddc:	e000      	b.n	800ede0 <tcp_kill_prio+0x18>
 800edde:	237f      	movs	r3, #127	; 0x7f
 800ede0:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800ede2:	7afb      	ldrb	r3, [r7, #11]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d034      	beq.n	800ee52 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800ede8:	7afb      	ldrb	r3, [r7, #11]
 800edea:	3b01      	subs	r3, #1
 800edec:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800edee:	2300      	movs	r3, #0
 800edf0:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800edf2:	2300      	movs	r3, #0
 800edf4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800edf6:	4b19      	ldr	r3, [pc, #100]	; (800ee5c <tcp_kill_prio+0x94>)
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	617b      	str	r3, [r7, #20]
 800edfc:	e01f      	b.n	800ee3e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800edfe:	697b      	ldr	r3, [r7, #20]
 800ee00:	7d5b      	ldrb	r3, [r3, #21]
 800ee02:	7afa      	ldrb	r2, [r7, #11]
 800ee04:	429a      	cmp	r2, r3
 800ee06:	d80c      	bhi.n	800ee22 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ee08:	697b      	ldr	r3, [r7, #20]
 800ee0a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800ee0c:	7afa      	ldrb	r2, [r7, #11]
 800ee0e:	429a      	cmp	r2, r3
 800ee10:	d112      	bne.n	800ee38 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ee12:	4b13      	ldr	r3, [pc, #76]	; (800ee60 <tcp_kill_prio+0x98>)
 800ee14:	681a      	ldr	r2, [r3, #0]
 800ee16:	697b      	ldr	r3, [r7, #20]
 800ee18:	6a1b      	ldr	r3, [r3, #32]
 800ee1a:	1ad3      	subs	r3, r2, r3
 800ee1c:	68fa      	ldr	r2, [r7, #12]
 800ee1e:	429a      	cmp	r2, r3
 800ee20:	d80a      	bhi.n	800ee38 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800ee22:	4b0f      	ldr	r3, [pc, #60]	; (800ee60 <tcp_kill_prio+0x98>)
 800ee24:	681a      	ldr	r2, [r3, #0]
 800ee26:	697b      	ldr	r3, [r7, #20]
 800ee28:	6a1b      	ldr	r3, [r3, #32]
 800ee2a:	1ad3      	subs	r3, r2, r3
 800ee2c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800ee2e:	697b      	ldr	r3, [r7, #20]
 800ee30:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800ee32:	697b      	ldr	r3, [r7, #20]
 800ee34:	7d5b      	ldrb	r3, [r3, #21]
 800ee36:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ee38:	697b      	ldr	r3, [r7, #20]
 800ee3a:	68db      	ldr	r3, [r3, #12]
 800ee3c:	617b      	str	r3, [r7, #20]
 800ee3e:	697b      	ldr	r3, [r7, #20]
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d1dc      	bne.n	800edfe <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800ee44:	693b      	ldr	r3, [r7, #16]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d004      	beq.n	800ee54 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800ee4a:	6938      	ldr	r0, [r7, #16]
 800ee4c:	f7ff fa5a 	bl	800e304 <tcp_abort>
 800ee50:	e000      	b.n	800ee54 <tcp_kill_prio+0x8c>
    return;
 800ee52:	bf00      	nop
  }
}
 800ee54:	3718      	adds	r7, #24
 800ee56:	46bd      	mov	sp, r7
 800ee58:	bd80      	pop	{r7, pc}
 800ee5a:	bf00      	nop
 800ee5c:	20007148 	.word	0x20007148
 800ee60:	2000714c 	.word	0x2000714c

0800ee64 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800ee64:	b580      	push	{r7, lr}
 800ee66:	b086      	sub	sp, #24
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	4603      	mov	r3, r0
 800ee6c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800ee6e:	79fb      	ldrb	r3, [r7, #7]
 800ee70:	2b08      	cmp	r3, #8
 800ee72:	d009      	beq.n	800ee88 <tcp_kill_state+0x24>
 800ee74:	79fb      	ldrb	r3, [r7, #7]
 800ee76:	2b09      	cmp	r3, #9
 800ee78:	d006      	beq.n	800ee88 <tcp_kill_state+0x24>
 800ee7a:	4b1a      	ldr	r3, [pc, #104]	; (800eee4 <tcp_kill_state+0x80>)
 800ee7c:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800ee80:	4919      	ldr	r1, [pc, #100]	; (800eee8 <tcp_kill_state+0x84>)
 800ee82:	481a      	ldr	r0, [pc, #104]	; (800eeec <tcp_kill_state+0x88>)
 800ee84:	f009 fd28 	bl	80188d8 <iprintf>

  inactivity = 0;
 800ee88:	2300      	movs	r3, #0
 800ee8a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ee90:	4b17      	ldr	r3, [pc, #92]	; (800eef0 <tcp_kill_state+0x8c>)
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	617b      	str	r3, [r7, #20]
 800ee96:	e017      	b.n	800eec8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800ee98:	697b      	ldr	r3, [r7, #20]
 800ee9a:	7d1b      	ldrb	r3, [r3, #20]
 800ee9c:	79fa      	ldrb	r2, [r7, #7]
 800ee9e:	429a      	cmp	r2, r3
 800eea0:	d10f      	bne.n	800eec2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800eea2:	4b14      	ldr	r3, [pc, #80]	; (800eef4 <tcp_kill_state+0x90>)
 800eea4:	681a      	ldr	r2, [r3, #0]
 800eea6:	697b      	ldr	r3, [r7, #20]
 800eea8:	6a1b      	ldr	r3, [r3, #32]
 800eeaa:	1ad3      	subs	r3, r2, r3
 800eeac:	68fa      	ldr	r2, [r7, #12]
 800eeae:	429a      	cmp	r2, r3
 800eeb0:	d807      	bhi.n	800eec2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800eeb2:	4b10      	ldr	r3, [pc, #64]	; (800eef4 <tcp_kill_state+0x90>)
 800eeb4:	681a      	ldr	r2, [r3, #0]
 800eeb6:	697b      	ldr	r3, [r7, #20]
 800eeb8:	6a1b      	ldr	r3, [r3, #32]
 800eeba:	1ad3      	subs	r3, r2, r3
 800eebc:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800eebe:	697b      	ldr	r3, [r7, #20]
 800eec0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800eec2:	697b      	ldr	r3, [r7, #20]
 800eec4:	68db      	ldr	r3, [r3, #12]
 800eec6:	617b      	str	r3, [r7, #20]
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d1e4      	bne.n	800ee98 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800eece:	693b      	ldr	r3, [r7, #16]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d003      	beq.n	800eedc <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800eed4:	2100      	movs	r1, #0
 800eed6:	6938      	ldr	r0, [r7, #16]
 800eed8:	f7ff f956 	bl	800e188 <tcp_abandon>
  }
}
 800eedc:	bf00      	nop
 800eede:	3718      	adds	r7, #24
 800eee0:	46bd      	mov	sp, r7
 800eee2:	bd80      	pop	{r7, pc}
 800eee4:	0801e6a4 	.word	0x0801e6a4
 800eee8:	0801ec30 	.word	0x0801ec30
 800eeec:	0801e6e8 	.word	0x0801e6e8
 800eef0:	20007148 	.word	0x20007148
 800eef4:	2000714c 	.word	0x2000714c

0800eef8 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b084      	sub	sp, #16
 800eefc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800eefe:	2300      	movs	r3, #0
 800ef00:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800ef02:	2300      	movs	r3, #0
 800ef04:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ef06:	4b12      	ldr	r3, [pc, #72]	; (800ef50 <tcp_kill_timewait+0x58>)
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	60fb      	str	r3, [r7, #12]
 800ef0c:	e012      	b.n	800ef34 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ef0e:	4b11      	ldr	r3, [pc, #68]	; (800ef54 <tcp_kill_timewait+0x5c>)
 800ef10:	681a      	ldr	r2, [r3, #0]
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	6a1b      	ldr	r3, [r3, #32]
 800ef16:	1ad3      	subs	r3, r2, r3
 800ef18:	687a      	ldr	r2, [r7, #4]
 800ef1a:	429a      	cmp	r2, r3
 800ef1c:	d807      	bhi.n	800ef2e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800ef1e:	4b0d      	ldr	r3, [pc, #52]	; (800ef54 <tcp_kill_timewait+0x5c>)
 800ef20:	681a      	ldr	r2, [r3, #0]
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	6a1b      	ldr	r3, [r3, #32]
 800ef26:	1ad3      	subs	r3, r2, r3
 800ef28:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	68db      	ldr	r3, [r3, #12]
 800ef32:	60fb      	str	r3, [r7, #12]
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d1e9      	bne.n	800ef0e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800ef3a:	68bb      	ldr	r3, [r7, #8]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d002      	beq.n	800ef46 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800ef40:	68b8      	ldr	r0, [r7, #8]
 800ef42:	f7ff f9df 	bl	800e304 <tcp_abort>
  }
}
 800ef46:	bf00      	nop
 800ef48:	3710      	adds	r7, #16
 800ef4a:	46bd      	mov	sp, r7
 800ef4c:	bd80      	pop	{r7, pc}
 800ef4e:	bf00      	nop
 800ef50:	20007158 	.word	0x20007158
 800ef54:	2000714c 	.word	0x2000714c

0800ef58 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800ef58:	b580      	push	{r7, lr}
 800ef5a:	b082      	sub	sp, #8
 800ef5c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800ef5e:	4b10      	ldr	r3, [pc, #64]	; (800efa0 <tcp_handle_closepend+0x48>)
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800ef64:	e014      	b.n	800ef90 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	68db      	ldr	r3, [r3, #12]
 800ef6a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	8b5b      	ldrh	r3, [r3, #26]
 800ef70:	f003 0308 	and.w	r3, r3, #8
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d009      	beq.n	800ef8c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	8b5b      	ldrh	r3, [r3, #26]
 800ef7c:	f023 0308 	bic.w	r3, r3, #8
 800ef80:	b29a      	uxth	r2, r3
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800ef86:	6878      	ldr	r0, [r7, #4]
 800ef88:	f7ff f86c 	bl	800e064 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800ef8c:	683b      	ldr	r3, [r7, #0]
 800ef8e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d1e7      	bne.n	800ef66 <tcp_handle_closepend+0xe>
  }
}
 800ef96:	bf00      	nop
 800ef98:	3708      	adds	r7, #8
 800ef9a:	46bd      	mov	sp, r7
 800ef9c:	bd80      	pop	{r7, pc}
 800ef9e:	bf00      	nop
 800efa0:	20007148 	.word	0x20007148

0800efa4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800efa4:	b580      	push	{r7, lr}
 800efa6:	b084      	sub	sp, #16
 800efa8:	af00      	add	r7, sp, #0
 800efaa:	4603      	mov	r3, r0
 800efac:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800efae:	2001      	movs	r0, #1
 800efb0:	f7fd fdd6 	bl	800cb60 <memp_malloc>
 800efb4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d126      	bne.n	800f00a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800efbc:	f7ff ffcc 	bl	800ef58 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800efc0:	f7ff ff9a 	bl	800eef8 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800efc4:	2001      	movs	r0, #1
 800efc6:	f7fd fdcb 	bl	800cb60 <memp_malloc>
 800efca:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d11b      	bne.n	800f00a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800efd2:	2009      	movs	r0, #9
 800efd4:	f7ff ff46 	bl	800ee64 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800efd8:	2001      	movs	r0, #1
 800efda:	f7fd fdc1 	bl	800cb60 <memp_malloc>
 800efde:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d111      	bne.n	800f00a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800efe6:	2008      	movs	r0, #8
 800efe8:	f7ff ff3c 	bl	800ee64 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800efec:	2001      	movs	r0, #1
 800efee:	f7fd fdb7 	bl	800cb60 <memp_malloc>
 800eff2:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d107      	bne.n	800f00a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800effa:	79fb      	ldrb	r3, [r7, #7]
 800effc:	4618      	mov	r0, r3
 800effe:	f7ff fee3 	bl	800edc8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f002:	2001      	movs	r0, #1
 800f004:	f7fd fdac 	bl	800cb60 <memp_malloc>
 800f008:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d03f      	beq.n	800f090 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800f010:	229c      	movs	r2, #156	; 0x9c
 800f012:	2100      	movs	r1, #0
 800f014:	68f8      	ldr	r0, [r7, #12]
 800f016:	f008 ff52 	bl	8017ebe <memset>
    pcb->prio = prio;
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	79fa      	ldrb	r2, [r7, #7]
 800f01e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 800f026:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f030:	855a      	strh	r2, [r3, #42]	; 0x2a
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	22ff      	movs	r2, #255	; 0xff
 800f03e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800f046:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	2206      	movs	r2, #6
 800f04c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	2206      	movs	r2, #6
 800f054:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f05c:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	2201      	movs	r2, #1
 800f062:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800f066:	4b0d      	ldr	r3, [pc, #52]	; (800f09c <tcp_alloc+0xf8>)
 800f068:	681a      	ldr	r2, [r3, #0]
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800f06e:	4b0c      	ldr	r3, [pc, #48]	; (800f0a0 <tcp_alloc+0xfc>)
 800f070:	781a      	ldrb	r2, [r3, #0]
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 800f07c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	4a08      	ldr	r2, [pc, #32]	; (800f0a4 <tcp_alloc+0x100>)
 800f084:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	4a07      	ldr	r2, [pc, #28]	; (800f0a8 <tcp_alloc+0x104>)
 800f08c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800f090:	68fb      	ldr	r3, [r7, #12]
}
 800f092:	4618      	mov	r0, r3
 800f094:	3710      	adds	r7, #16
 800f096:	46bd      	mov	sp, r7
 800f098:	bd80      	pop	{r7, pc}
 800f09a:	bf00      	nop
 800f09c:	2000714c 	.word	0x2000714c
 800f0a0:	20000492 	.word	0x20000492
 800f0a4:	0800ed5d 	.word	0x0800ed5d
 800f0a8:	006ddd00 	.word	0x006ddd00

0800f0ac <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b082      	sub	sp, #8
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d107      	bne.n	800f0ca <tcp_pcb_purge+0x1e>
 800f0ba:	4b21      	ldr	r3, [pc, #132]	; (800f140 <tcp_pcb_purge+0x94>)
 800f0bc:	f640 0251 	movw	r2, #2129	; 0x851
 800f0c0:	4920      	ldr	r1, [pc, #128]	; (800f144 <tcp_pcb_purge+0x98>)
 800f0c2:	4821      	ldr	r0, [pc, #132]	; (800f148 <tcp_pcb_purge+0x9c>)
 800f0c4:	f009 fc08 	bl	80188d8 <iprintf>
 800f0c8:	e037      	b.n	800f13a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	7d1b      	ldrb	r3, [r3, #20]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d033      	beq.n	800f13a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800f0d6:	2b0a      	cmp	r3, #10
 800f0d8:	d02f      	beq.n	800f13a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800f0de:	2b01      	cmp	r3, #1
 800f0e0:	d02b      	beq.n	800f13a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d007      	beq.n	800f0fa <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	f7fe fb78 	bl	800d7e4 <pbuf_free>
      pcb->refused_data = NULL;
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d002      	beq.n	800f108 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800f102:	6878      	ldr	r0, [r7, #4]
 800f104:	f000 f986 	bl	800f414 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f10e:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f114:	4618      	mov	r0, r3
 800f116:	f7ff fdc9 	bl	800ecac <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f11e:	4618      	mov	r0, r3
 800f120:	f7ff fdc4 	bl	800ecac <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	2200      	movs	r2, #0
 800f128:	66da      	str	r2, [r3, #108]	; 0x6c
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	2200      	movs	r2, #0
 800f136:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800f13a:	3708      	adds	r7, #8
 800f13c:	46bd      	mov	sp, r7
 800f13e:	bd80      	pop	{r7, pc}
 800f140:	0801e6a4 	.word	0x0801e6a4
 800f144:	0801ecf0 	.word	0x0801ecf0
 800f148:	0801e6e8 	.word	0x0801e6e8

0800f14c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800f14c:	b580      	push	{r7, lr}
 800f14e:	b084      	sub	sp, #16
 800f150:	af00      	add	r7, sp, #0
 800f152:	6078      	str	r0, [r7, #4]
 800f154:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800f156:	683b      	ldr	r3, [r7, #0]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d106      	bne.n	800f16a <tcp_pcb_remove+0x1e>
 800f15c:	4b3e      	ldr	r3, [pc, #248]	; (800f258 <tcp_pcb_remove+0x10c>)
 800f15e:	f640 0283 	movw	r2, #2179	; 0x883
 800f162:	493e      	ldr	r1, [pc, #248]	; (800f25c <tcp_pcb_remove+0x110>)
 800f164:	483e      	ldr	r0, [pc, #248]	; (800f260 <tcp_pcb_remove+0x114>)
 800f166:	f009 fbb7 	bl	80188d8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d106      	bne.n	800f17e <tcp_pcb_remove+0x32>
 800f170:	4b39      	ldr	r3, [pc, #228]	; (800f258 <tcp_pcb_remove+0x10c>)
 800f172:	f640 0284 	movw	r2, #2180	; 0x884
 800f176:	493b      	ldr	r1, [pc, #236]	; (800f264 <tcp_pcb_remove+0x118>)
 800f178:	4839      	ldr	r0, [pc, #228]	; (800f260 <tcp_pcb_remove+0x114>)
 800f17a:	f009 fbad 	bl	80188d8 <iprintf>

  TCP_RMV(pcblist, pcb);
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	683a      	ldr	r2, [r7, #0]
 800f184:	429a      	cmp	r2, r3
 800f186:	d105      	bne.n	800f194 <tcp_pcb_remove+0x48>
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	68da      	ldr	r2, [r3, #12]
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	601a      	str	r2, [r3, #0]
 800f192:	e013      	b.n	800f1bc <tcp_pcb_remove+0x70>
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	60fb      	str	r3, [r7, #12]
 800f19a:	e00c      	b.n	800f1b6 <tcp_pcb_remove+0x6a>
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	68db      	ldr	r3, [r3, #12]
 800f1a0:	683a      	ldr	r2, [r7, #0]
 800f1a2:	429a      	cmp	r2, r3
 800f1a4:	d104      	bne.n	800f1b0 <tcp_pcb_remove+0x64>
 800f1a6:	683b      	ldr	r3, [r7, #0]
 800f1a8:	68da      	ldr	r2, [r3, #12]
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	60da      	str	r2, [r3, #12]
 800f1ae:	e005      	b.n	800f1bc <tcp_pcb_remove+0x70>
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	68db      	ldr	r3, [r3, #12]
 800f1b4:	60fb      	str	r3, [r7, #12]
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d1ef      	bne.n	800f19c <tcp_pcb_remove+0x50>
 800f1bc:	683b      	ldr	r3, [r7, #0]
 800f1be:	2200      	movs	r2, #0
 800f1c0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800f1c2:	6838      	ldr	r0, [r7, #0]
 800f1c4:	f7ff ff72 	bl	800f0ac <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800f1c8:	683b      	ldr	r3, [r7, #0]
 800f1ca:	7d1b      	ldrb	r3, [r3, #20]
 800f1cc:	2b0a      	cmp	r3, #10
 800f1ce:	d013      	beq.n	800f1f8 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800f1d0:	683b      	ldr	r3, [r7, #0]
 800f1d2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800f1d4:	2b01      	cmp	r3, #1
 800f1d6:	d00f      	beq.n	800f1f8 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800f1d8:	683b      	ldr	r3, [r7, #0]
 800f1da:	8b5b      	ldrh	r3, [r3, #26]
 800f1dc:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	d009      	beq.n	800f1f8 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	8b5b      	ldrh	r3, [r3, #26]
 800f1e8:	f043 0302 	orr.w	r3, r3, #2
 800f1ec:	b29a      	uxth	r2, r3
 800f1ee:	683b      	ldr	r3, [r7, #0]
 800f1f0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800f1f2:	6838      	ldr	r0, [r7, #0]
 800f1f4:	f002 ff68 	bl	80120c8 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	7d1b      	ldrb	r3, [r3, #20]
 800f1fc:	2b01      	cmp	r3, #1
 800f1fe:	d020      	beq.n	800f242 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800f200:	683b      	ldr	r3, [r7, #0]
 800f202:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f204:	2b00      	cmp	r3, #0
 800f206:	d006      	beq.n	800f216 <tcp_pcb_remove+0xca>
 800f208:	4b13      	ldr	r3, [pc, #76]	; (800f258 <tcp_pcb_remove+0x10c>)
 800f20a:	f640 0293 	movw	r2, #2195	; 0x893
 800f20e:	4916      	ldr	r1, [pc, #88]	; (800f268 <tcp_pcb_remove+0x11c>)
 800f210:	4813      	ldr	r0, [pc, #76]	; (800f260 <tcp_pcb_remove+0x114>)
 800f212:	f009 fb61 	bl	80188d8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800f216:	683b      	ldr	r3, [r7, #0]
 800f218:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d006      	beq.n	800f22c <tcp_pcb_remove+0xe0>
 800f21e:	4b0e      	ldr	r3, [pc, #56]	; (800f258 <tcp_pcb_remove+0x10c>)
 800f220:	f640 0294 	movw	r2, #2196	; 0x894
 800f224:	4911      	ldr	r1, [pc, #68]	; (800f26c <tcp_pcb_remove+0x120>)
 800f226:	480e      	ldr	r0, [pc, #56]	; (800f260 <tcp_pcb_remove+0x114>)
 800f228:	f009 fb56 	bl	80188d8 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f230:	2b00      	cmp	r3, #0
 800f232:	d006      	beq.n	800f242 <tcp_pcb_remove+0xf6>
 800f234:	4b08      	ldr	r3, [pc, #32]	; (800f258 <tcp_pcb_remove+0x10c>)
 800f236:	f640 0296 	movw	r2, #2198	; 0x896
 800f23a:	490d      	ldr	r1, [pc, #52]	; (800f270 <tcp_pcb_remove+0x124>)
 800f23c:	4808      	ldr	r0, [pc, #32]	; (800f260 <tcp_pcb_remove+0x114>)
 800f23e:	f009 fb4b 	bl	80188d8 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800f242:	683b      	ldr	r3, [r7, #0]
 800f244:	2200      	movs	r2, #0
 800f246:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800f248:	683b      	ldr	r3, [r7, #0]
 800f24a:	2200      	movs	r2, #0
 800f24c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800f24e:	bf00      	nop
 800f250:	3710      	adds	r7, #16
 800f252:	46bd      	mov	sp, r7
 800f254:	bd80      	pop	{r7, pc}
 800f256:	bf00      	nop
 800f258:	0801e6a4 	.word	0x0801e6a4
 800f25c:	0801ed0c 	.word	0x0801ed0c
 800f260:	0801e6e8 	.word	0x0801e6e8
 800f264:	0801ed28 	.word	0x0801ed28
 800f268:	0801ed48 	.word	0x0801ed48
 800f26c:	0801ed60 	.word	0x0801ed60
 800f270:	0801ed7c 	.word	0x0801ed7c

0800f274 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800f274:	b580      	push	{r7, lr}
 800f276:	b082      	sub	sp, #8
 800f278:	af00      	add	r7, sp, #0
 800f27a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d106      	bne.n	800f290 <tcp_next_iss+0x1c>
 800f282:	4b0a      	ldr	r3, [pc, #40]	; (800f2ac <tcp_next_iss+0x38>)
 800f284:	f640 02af 	movw	r2, #2223	; 0x8af
 800f288:	4909      	ldr	r1, [pc, #36]	; (800f2b0 <tcp_next_iss+0x3c>)
 800f28a:	480a      	ldr	r0, [pc, #40]	; (800f2b4 <tcp_next_iss+0x40>)
 800f28c:	f009 fb24 	bl	80188d8 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800f290:	4b09      	ldr	r3, [pc, #36]	; (800f2b8 <tcp_next_iss+0x44>)
 800f292:	681a      	ldr	r2, [r3, #0]
 800f294:	4b09      	ldr	r3, [pc, #36]	; (800f2bc <tcp_next_iss+0x48>)
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	4413      	add	r3, r2
 800f29a:	4a07      	ldr	r2, [pc, #28]	; (800f2b8 <tcp_next_iss+0x44>)
 800f29c:	6013      	str	r3, [r2, #0]
  return iss;
 800f29e:	4b06      	ldr	r3, [pc, #24]	; (800f2b8 <tcp_next_iss+0x44>)
 800f2a0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800f2a2:	4618      	mov	r0, r3
 800f2a4:	3708      	adds	r7, #8
 800f2a6:	46bd      	mov	sp, r7
 800f2a8:	bd80      	pop	{r7, pc}
 800f2aa:	bf00      	nop
 800f2ac:	0801e6a4 	.word	0x0801e6a4
 800f2b0:	0801ed94 	.word	0x0801ed94
 800f2b4:	0801e6e8 	.word	0x0801e6e8
 800f2b8:	20000068 	.word	0x20000068
 800f2bc:	2000714c 	.word	0x2000714c

0800f2c0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800f2c0:	b580      	push	{r7, lr}
 800f2c2:	b086      	sub	sp, #24
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	4603      	mov	r3, r0
 800f2c8:	60b9      	str	r1, [r7, #8]
 800f2ca:	607a      	str	r2, [r7, #4]
 800f2cc:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d106      	bne.n	800f2e2 <tcp_eff_send_mss_netif+0x22>
 800f2d4:	4b14      	ldr	r3, [pc, #80]	; (800f328 <tcp_eff_send_mss_netif+0x68>)
 800f2d6:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800f2da:	4914      	ldr	r1, [pc, #80]	; (800f32c <tcp_eff_send_mss_netif+0x6c>)
 800f2dc:	4814      	ldr	r0, [pc, #80]	; (800f330 <tcp_eff_send_mss_netif+0x70>)
 800f2de:	f009 fafb 	bl	80188d8 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800f2e2:	68bb      	ldr	r3, [r7, #8]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d101      	bne.n	800f2ec <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800f2e8:	89fb      	ldrh	r3, [r7, #14]
 800f2ea:	e019      	b.n	800f320 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800f2ec:	68bb      	ldr	r3, [r7, #8]
 800f2ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f2f0:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800f2f2:	8afb      	ldrh	r3, [r7, #22]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d012      	beq.n	800f31e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800f2f8:	2328      	movs	r3, #40	; 0x28
 800f2fa:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800f2fc:	8afa      	ldrh	r2, [r7, #22]
 800f2fe:	8abb      	ldrh	r3, [r7, #20]
 800f300:	429a      	cmp	r2, r3
 800f302:	d904      	bls.n	800f30e <tcp_eff_send_mss_netif+0x4e>
 800f304:	8afa      	ldrh	r2, [r7, #22]
 800f306:	8abb      	ldrh	r3, [r7, #20]
 800f308:	1ad3      	subs	r3, r2, r3
 800f30a:	b29b      	uxth	r3, r3
 800f30c:	e000      	b.n	800f310 <tcp_eff_send_mss_netif+0x50>
 800f30e:	2300      	movs	r3, #0
 800f310:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800f312:	8a7a      	ldrh	r2, [r7, #18]
 800f314:	89fb      	ldrh	r3, [r7, #14]
 800f316:	4293      	cmp	r3, r2
 800f318:	bf28      	it	cs
 800f31a:	4613      	movcs	r3, r2
 800f31c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800f31e:	89fb      	ldrh	r3, [r7, #14]
}
 800f320:	4618      	mov	r0, r3
 800f322:	3718      	adds	r7, #24
 800f324:	46bd      	mov	sp, r7
 800f326:	bd80      	pop	{r7, pc}
 800f328:	0801e6a4 	.word	0x0801e6a4
 800f32c:	0801edb0 	.word	0x0801edb0
 800f330:	0801e6e8 	.word	0x0801e6e8

0800f334 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800f334:	b580      	push	{r7, lr}
 800f336:	b084      	sub	sp, #16
 800f338:	af00      	add	r7, sp, #0
 800f33a:	6078      	str	r0, [r7, #4]
 800f33c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800f33e:	683b      	ldr	r3, [r7, #0]
 800f340:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d119      	bne.n	800f37c <tcp_netif_ip_addr_changed_pcblist+0x48>
 800f348:	4b10      	ldr	r3, [pc, #64]	; (800f38c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800f34a:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800f34e:	4910      	ldr	r1, [pc, #64]	; (800f390 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800f350:	4810      	ldr	r0, [pc, #64]	; (800f394 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800f352:	f009 fac1 	bl	80188d8 <iprintf>

  while (pcb != NULL) {
 800f356:	e011      	b.n	800f37c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	681a      	ldr	r2, [r3, #0]
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	429a      	cmp	r2, r3
 800f362:	d108      	bne.n	800f376 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	68db      	ldr	r3, [r3, #12]
 800f368:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800f36a:	68f8      	ldr	r0, [r7, #12]
 800f36c:	f7fe ffca 	bl	800e304 <tcp_abort>
      pcb = next;
 800f370:	68bb      	ldr	r3, [r7, #8]
 800f372:	60fb      	str	r3, [r7, #12]
 800f374:	e002      	b.n	800f37c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	68db      	ldr	r3, [r3, #12]
 800f37a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d1ea      	bne.n	800f358 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800f382:	bf00      	nop
 800f384:	3710      	adds	r7, #16
 800f386:	46bd      	mov	sp, r7
 800f388:	bd80      	pop	{r7, pc}
 800f38a:	bf00      	nop
 800f38c:	0801e6a4 	.word	0x0801e6a4
 800f390:	0801edd8 	.word	0x0801edd8
 800f394:	0801e6e8 	.word	0x0801e6e8

0800f398 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800f398:	b580      	push	{r7, lr}
 800f39a:	b084      	sub	sp, #16
 800f39c:	af00      	add	r7, sp, #0
 800f39e:	6078      	str	r0, [r7, #4]
 800f3a0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d02a      	beq.n	800f3fe <tcp_netif_ip_addr_changed+0x66>
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d026      	beq.n	800f3fe <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800f3b0:	4b15      	ldr	r3, [pc, #84]	; (800f408 <tcp_netif_ip_addr_changed+0x70>)
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	4619      	mov	r1, r3
 800f3b6:	6878      	ldr	r0, [r7, #4]
 800f3b8:	f7ff ffbc 	bl	800f334 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800f3bc:	4b13      	ldr	r3, [pc, #76]	; (800f40c <tcp_netif_ip_addr_changed+0x74>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	4619      	mov	r1, r3
 800f3c2:	6878      	ldr	r0, [r7, #4]
 800f3c4:	f7ff ffb6 	bl	800f334 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800f3c8:	683b      	ldr	r3, [r7, #0]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d017      	beq.n	800f3fe <tcp_netif_ip_addr_changed+0x66>
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d013      	beq.n	800f3fe <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f3d6:	4b0e      	ldr	r3, [pc, #56]	; (800f410 <tcp_netif_ip_addr_changed+0x78>)
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	60fb      	str	r3, [r7, #12]
 800f3dc:	e00c      	b.n	800f3f8 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	681a      	ldr	r2, [r3, #0]
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	429a      	cmp	r2, r3
 800f3e8:	d103      	bne.n	800f3f2 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	681a      	ldr	r2, [r3, #0]
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	68db      	ldr	r3, [r3, #12]
 800f3f6:	60fb      	str	r3, [r7, #12]
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d1ef      	bne.n	800f3de <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800f3fe:	bf00      	nop
 800f400:	3710      	adds	r7, #16
 800f402:	46bd      	mov	sp, r7
 800f404:	bd80      	pop	{r7, pc}
 800f406:	bf00      	nop
 800f408:	20007148 	.word	0x20007148
 800f40c:	20007154 	.word	0x20007154
 800f410:	20007150 	.word	0x20007150

0800f414 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800f414:	b580      	push	{r7, lr}
 800f416:	b082      	sub	sp, #8
 800f418:	af00      	add	r7, sp, #0
 800f41a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f420:	2b00      	cmp	r3, #0
 800f422:	d007      	beq.n	800f434 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f428:	4618      	mov	r0, r3
 800f42a:	f7ff fc3f 	bl	800ecac <tcp_segs_free>
    pcb->ooseq = NULL;
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	2200      	movs	r2, #0
 800f432:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800f434:	bf00      	nop
 800f436:	3708      	adds	r7, #8
 800f438:	46bd      	mov	sp, r7
 800f43a:	bd80      	pop	{r7, pc}

0800f43c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800f43c:	b590      	push	{r4, r7, lr}
 800f43e:	b08d      	sub	sp, #52	; 0x34
 800f440:	af04      	add	r7, sp, #16
 800f442:	6078      	str	r0, [r7, #4]
 800f444:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d105      	bne.n	800f458 <tcp_input+0x1c>
 800f44c:	4b9b      	ldr	r3, [pc, #620]	; (800f6bc <tcp_input+0x280>)
 800f44e:	2283      	movs	r2, #131	; 0x83
 800f450:	499b      	ldr	r1, [pc, #620]	; (800f6c0 <tcp_input+0x284>)
 800f452:	489c      	ldr	r0, [pc, #624]	; (800f6c4 <tcp_input+0x288>)
 800f454:	f009 fa40 	bl	80188d8 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	685b      	ldr	r3, [r3, #4]
 800f45c:	4a9a      	ldr	r2, [pc, #616]	; (800f6c8 <tcp_input+0x28c>)
 800f45e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	895b      	ldrh	r3, [r3, #10]
 800f464:	2b13      	cmp	r3, #19
 800f466:	f240 83c4 	bls.w	800fbf2 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f46a:	4b98      	ldr	r3, [pc, #608]	; (800f6cc <tcp_input+0x290>)
 800f46c:	695a      	ldr	r2, [r3, #20]
 800f46e:	4b97      	ldr	r3, [pc, #604]	; (800f6cc <tcp_input+0x290>)
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	4619      	mov	r1, r3
 800f474:	4610      	mov	r0, r2
 800f476:	f007 fd51 	bl	8016f1c <ip4_addr_isbroadcast_u32>
 800f47a:	4603      	mov	r3, r0
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	f040 83ba 	bne.w	800fbf6 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800f482:	4b92      	ldr	r3, [pc, #584]	; (800f6cc <tcp_input+0x290>)
 800f484:	695b      	ldr	r3, [r3, #20]
 800f486:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f48a:	2be0      	cmp	r3, #224	; 0xe0
 800f48c:	f000 83b3 	beq.w	800fbf6 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800f490:	4b8d      	ldr	r3, [pc, #564]	; (800f6c8 <tcp_input+0x28c>)
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	899b      	ldrh	r3, [r3, #12]
 800f496:	b29b      	uxth	r3, r3
 800f498:	4618      	mov	r0, r3
 800f49a:	f7fc ff0b 	bl	800c2b4 <lwip_htons>
 800f49e:	4603      	mov	r3, r0
 800f4a0:	0b1b      	lsrs	r3, r3, #12
 800f4a2:	b29b      	uxth	r3, r3
 800f4a4:	b2db      	uxtb	r3, r3
 800f4a6:	009b      	lsls	r3, r3, #2
 800f4a8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800f4aa:	7cbb      	ldrb	r3, [r7, #18]
 800f4ac:	2b13      	cmp	r3, #19
 800f4ae:	f240 83a2 	bls.w	800fbf6 <tcp_input+0x7ba>
 800f4b2:	7cbb      	ldrb	r3, [r7, #18]
 800f4b4:	b29a      	uxth	r2, r3
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	891b      	ldrh	r3, [r3, #8]
 800f4ba:	429a      	cmp	r2, r3
 800f4bc:	f200 839b 	bhi.w	800fbf6 <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800f4c0:	7cbb      	ldrb	r3, [r7, #18]
 800f4c2:	b29b      	uxth	r3, r3
 800f4c4:	3b14      	subs	r3, #20
 800f4c6:	b29a      	uxth	r2, r3
 800f4c8:	4b81      	ldr	r3, [pc, #516]	; (800f6d0 <tcp_input+0x294>)
 800f4ca:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800f4cc:	4b81      	ldr	r3, [pc, #516]	; (800f6d4 <tcp_input+0x298>)
 800f4ce:	2200      	movs	r2, #0
 800f4d0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	895a      	ldrh	r2, [r3, #10]
 800f4d6:	7cbb      	ldrb	r3, [r7, #18]
 800f4d8:	b29b      	uxth	r3, r3
 800f4da:	429a      	cmp	r2, r3
 800f4dc:	d309      	bcc.n	800f4f2 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800f4de:	4b7c      	ldr	r3, [pc, #496]	; (800f6d0 <tcp_input+0x294>)
 800f4e0:	881a      	ldrh	r2, [r3, #0]
 800f4e2:	4b7d      	ldr	r3, [pc, #500]	; (800f6d8 <tcp_input+0x29c>)
 800f4e4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800f4e6:	7cbb      	ldrb	r3, [r7, #18]
 800f4e8:	4619      	mov	r1, r3
 800f4ea:	6878      	ldr	r0, [r7, #4]
 800f4ec:	f7fe f8f4 	bl	800d6d8 <pbuf_remove_header>
 800f4f0:	e04e      	b.n	800f590 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d105      	bne.n	800f506 <tcp_input+0xca>
 800f4fa:	4b70      	ldr	r3, [pc, #448]	; (800f6bc <tcp_input+0x280>)
 800f4fc:	22c2      	movs	r2, #194	; 0xc2
 800f4fe:	4977      	ldr	r1, [pc, #476]	; (800f6dc <tcp_input+0x2a0>)
 800f500:	4870      	ldr	r0, [pc, #448]	; (800f6c4 <tcp_input+0x288>)
 800f502:	f009 f9e9 	bl	80188d8 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800f506:	2114      	movs	r1, #20
 800f508:	6878      	ldr	r0, [r7, #4]
 800f50a:	f7fe f8e5 	bl	800d6d8 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	895a      	ldrh	r2, [r3, #10]
 800f512:	4b71      	ldr	r3, [pc, #452]	; (800f6d8 <tcp_input+0x29c>)
 800f514:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800f516:	4b6e      	ldr	r3, [pc, #440]	; (800f6d0 <tcp_input+0x294>)
 800f518:	881a      	ldrh	r2, [r3, #0]
 800f51a:	4b6f      	ldr	r3, [pc, #444]	; (800f6d8 <tcp_input+0x29c>)
 800f51c:	881b      	ldrh	r3, [r3, #0]
 800f51e:	1ad3      	subs	r3, r2, r3
 800f520:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800f522:	4b6d      	ldr	r3, [pc, #436]	; (800f6d8 <tcp_input+0x29c>)
 800f524:	881b      	ldrh	r3, [r3, #0]
 800f526:	4619      	mov	r1, r3
 800f528:	6878      	ldr	r0, [r7, #4]
 800f52a:	f7fe f8d5 	bl	800d6d8 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	895b      	ldrh	r3, [r3, #10]
 800f534:	8a3a      	ldrh	r2, [r7, #16]
 800f536:	429a      	cmp	r2, r3
 800f538:	f200 835f 	bhi.w	800fbfa <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	685b      	ldr	r3, [r3, #4]
 800f542:	4a64      	ldr	r2, [pc, #400]	; (800f6d4 <tcp_input+0x298>)
 800f544:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	8a3a      	ldrh	r2, [r7, #16]
 800f54c:	4611      	mov	r1, r2
 800f54e:	4618      	mov	r0, r3
 800f550:	f7fe f8c2 	bl	800d6d8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	891a      	ldrh	r2, [r3, #8]
 800f558:	8a3b      	ldrh	r3, [r7, #16]
 800f55a:	1ad3      	subs	r3, r2, r3
 800f55c:	b29a      	uxth	r2, r3
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	895b      	ldrh	r3, [r3, #10]
 800f566:	2b00      	cmp	r3, #0
 800f568:	d005      	beq.n	800f576 <tcp_input+0x13a>
 800f56a:	4b54      	ldr	r3, [pc, #336]	; (800f6bc <tcp_input+0x280>)
 800f56c:	22df      	movs	r2, #223	; 0xdf
 800f56e:	495c      	ldr	r1, [pc, #368]	; (800f6e0 <tcp_input+0x2a4>)
 800f570:	4854      	ldr	r0, [pc, #336]	; (800f6c4 <tcp_input+0x288>)
 800f572:	f009 f9b1 	bl	80188d8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	891a      	ldrh	r2, [r3, #8]
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	891b      	ldrh	r3, [r3, #8]
 800f580:	429a      	cmp	r2, r3
 800f582:	d005      	beq.n	800f590 <tcp_input+0x154>
 800f584:	4b4d      	ldr	r3, [pc, #308]	; (800f6bc <tcp_input+0x280>)
 800f586:	22e0      	movs	r2, #224	; 0xe0
 800f588:	4956      	ldr	r1, [pc, #344]	; (800f6e4 <tcp_input+0x2a8>)
 800f58a:	484e      	ldr	r0, [pc, #312]	; (800f6c4 <tcp_input+0x288>)
 800f58c:	f009 f9a4 	bl	80188d8 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800f590:	4b4d      	ldr	r3, [pc, #308]	; (800f6c8 <tcp_input+0x28c>)
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	881b      	ldrh	r3, [r3, #0]
 800f596:	b29a      	uxth	r2, r3
 800f598:	4b4b      	ldr	r3, [pc, #300]	; (800f6c8 <tcp_input+0x28c>)
 800f59a:	681c      	ldr	r4, [r3, #0]
 800f59c:	4610      	mov	r0, r2
 800f59e:	f7fc fe89 	bl	800c2b4 <lwip_htons>
 800f5a2:	4603      	mov	r3, r0
 800f5a4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800f5a6:	4b48      	ldr	r3, [pc, #288]	; (800f6c8 <tcp_input+0x28c>)
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	885b      	ldrh	r3, [r3, #2]
 800f5ac:	b29a      	uxth	r2, r3
 800f5ae:	4b46      	ldr	r3, [pc, #280]	; (800f6c8 <tcp_input+0x28c>)
 800f5b0:	681c      	ldr	r4, [r3, #0]
 800f5b2:	4610      	mov	r0, r2
 800f5b4:	f7fc fe7e 	bl	800c2b4 <lwip_htons>
 800f5b8:	4603      	mov	r3, r0
 800f5ba:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800f5bc:	4b42      	ldr	r3, [pc, #264]	; (800f6c8 <tcp_input+0x28c>)
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	685a      	ldr	r2, [r3, #4]
 800f5c2:	4b41      	ldr	r3, [pc, #260]	; (800f6c8 <tcp_input+0x28c>)
 800f5c4:	681c      	ldr	r4, [r3, #0]
 800f5c6:	4610      	mov	r0, r2
 800f5c8:	f7fc fe89 	bl	800c2de <lwip_htonl>
 800f5cc:	4603      	mov	r3, r0
 800f5ce:	6063      	str	r3, [r4, #4]
 800f5d0:	6863      	ldr	r3, [r4, #4]
 800f5d2:	4a45      	ldr	r2, [pc, #276]	; (800f6e8 <tcp_input+0x2ac>)
 800f5d4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800f5d6:	4b3c      	ldr	r3, [pc, #240]	; (800f6c8 <tcp_input+0x28c>)
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	689a      	ldr	r2, [r3, #8]
 800f5dc:	4b3a      	ldr	r3, [pc, #232]	; (800f6c8 <tcp_input+0x28c>)
 800f5de:	681c      	ldr	r4, [r3, #0]
 800f5e0:	4610      	mov	r0, r2
 800f5e2:	f7fc fe7c 	bl	800c2de <lwip_htonl>
 800f5e6:	4603      	mov	r3, r0
 800f5e8:	60a3      	str	r3, [r4, #8]
 800f5ea:	68a3      	ldr	r3, [r4, #8]
 800f5ec:	4a3f      	ldr	r2, [pc, #252]	; (800f6ec <tcp_input+0x2b0>)
 800f5ee:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800f5f0:	4b35      	ldr	r3, [pc, #212]	; (800f6c8 <tcp_input+0x28c>)
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	89db      	ldrh	r3, [r3, #14]
 800f5f6:	b29a      	uxth	r2, r3
 800f5f8:	4b33      	ldr	r3, [pc, #204]	; (800f6c8 <tcp_input+0x28c>)
 800f5fa:	681c      	ldr	r4, [r3, #0]
 800f5fc:	4610      	mov	r0, r2
 800f5fe:	f7fc fe59 	bl	800c2b4 <lwip_htons>
 800f602:	4603      	mov	r3, r0
 800f604:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800f606:	4b30      	ldr	r3, [pc, #192]	; (800f6c8 <tcp_input+0x28c>)
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	899b      	ldrh	r3, [r3, #12]
 800f60c:	b29b      	uxth	r3, r3
 800f60e:	4618      	mov	r0, r3
 800f610:	f7fc fe50 	bl	800c2b4 <lwip_htons>
 800f614:	4603      	mov	r3, r0
 800f616:	b2db      	uxtb	r3, r3
 800f618:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f61c:	b2da      	uxtb	r2, r3
 800f61e:	4b34      	ldr	r3, [pc, #208]	; (800f6f0 <tcp_input+0x2b4>)
 800f620:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	891a      	ldrh	r2, [r3, #8]
 800f626:	4b33      	ldr	r3, [pc, #204]	; (800f6f4 <tcp_input+0x2b8>)
 800f628:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800f62a:	4b31      	ldr	r3, [pc, #196]	; (800f6f0 <tcp_input+0x2b4>)
 800f62c:	781b      	ldrb	r3, [r3, #0]
 800f62e:	f003 0303 	and.w	r3, r3, #3
 800f632:	2b00      	cmp	r3, #0
 800f634:	d00c      	beq.n	800f650 <tcp_input+0x214>
    tcplen++;
 800f636:	4b2f      	ldr	r3, [pc, #188]	; (800f6f4 <tcp_input+0x2b8>)
 800f638:	881b      	ldrh	r3, [r3, #0]
 800f63a:	3301      	adds	r3, #1
 800f63c:	b29a      	uxth	r2, r3
 800f63e:	4b2d      	ldr	r3, [pc, #180]	; (800f6f4 <tcp_input+0x2b8>)
 800f640:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	891a      	ldrh	r2, [r3, #8]
 800f646:	4b2b      	ldr	r3, [pc, #172]	; (800f6f4 <tcp_input+0x2b8>)
 800f648:	881b      	ldrh	r3, [r3, #0]
 800f64a:	429a      	cmp	r2, r3
 800f64c:	f200 82d7 	bhi.w	800fbfe <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800f650:	2300      	movs	r3, #0
 800f652:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f654:	4b28      	ldr	r3, [pc, #160]	; (800f6f8 <tcp_input+0x2bc>)
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	61fb      	str	r3, [r7, #28]
 800f65a:	e09d      	b.n	800f798 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800f65c:	69fb      	ldr	r3, [r7, #28]
 800f65e:	7d1b      	ldrb	r3, [r3, #20]
 800f660:	2b00      	cmp	r3, #0
 800f662:	d105      	bne.n	800f670 <tcp_input+0x234>
 800f664:	4b15      	ldr	r3, [pc, #84]	; (800f6bc <tcp_input+0x280>)
 800f666:	22fb      	movs	r2, #251	; 0xfb
 800f668:	4924      	ldr	r1, [pc, #144]	; (800f6fc <tcp_input+0x2c0>)
 800f66a:	4816      	ldr	r0, [pc, #88]	; (800f6c4 <tcp_input+0x288>)
 800f66c:	f009 f934 	bl	80188d8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800f670:	69fb      	ldr	r3, [r7, #28]
 800f672:	7d1b      	ldrb	r3, [r3, #20]
 800f674:	2b0a      	cmp	r3, #10
 800f676:	d105      	bne.n	800f684 <tcp_input+0x248>
 800f678:	4b10      	ldr	r3, [pc, #64]	; (800f6bc <tcp_input+0x280>)
 800f67a:	22fc      	movs	r2, #252	; 0xfc
 800f67c:	4920      	ldr	r1, [pc, #128]	; (800f700 <tcp_input+0x2c4>)
 800f67e:	4811      	ldr	r0, [pc, #68]	; (800f6c4 <tcp_input+0x288>)
 800f680:	f009 f92a 	bl	80188d8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800f684:	69fb      	ldr	r3, [r7, #28]
 800f686:	7d1b      	ldrb	r3, [r3, #20]
 800f688:	2b01      	cmp	r3, #1
 800f68a:	d105      	bne.n	800f698 <tcp_input+0x25c>
 800f68c:	4b0b      	ldr	r3, [pc, #44]	; (800f6bc <tcp_input+0x280>)
 800f68e:	22fd      	movs	r2, #253	; 0xfd
 800f690:	491c      	ldr	r1, [pc, #112]	; (800f704 <tcp_input+0x2c8>)
 800f692:	480c      	ldr	r0, [pc, #48]	; (800f6c4 <tcp_input+0x288>)
 800f694:	f009 f920 	bl	80188d8 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f698:	69fb      	ldr	r3, [r7, #28]
 800f69a:	7a1b      	ldrb	r3, [r3, #8]
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d033      	beq.n	800f708 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f6a0:	69fb      	ldr	r3, [r7, #28]
 800f6a2:	7a1a      	ldrb	r2, [r3, #8]
 800f6a4:	4b09      	ldr	r3, [pc, #36]	; (800f6cc <tcp_input+0x290>)
 800f6a6:	685b      	ldr	r3, [r3, #4]
 800f6a8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f6ac:	3301      	adds	r3, #1
 800f6ae:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f6b0:	429a      	cmp	r2, r3
 800f6b2:	d029      	beq.n	800f708 <tcp_input+0x2cc>
      prev = pcb;
 800f6b4:	69fb      	ldr	r3, [r7, #28]
 800f6b6:	61bb      	str	r3, [r7, #24]
      continue;
 800f6b8:	e06b      	b.n	800f792 <tcp_input+0x356>
 800f6ba:	bf00      	nop
 800f6bc:	0801ee0c 	.word	0x0801ee0c
 800f6c0:	0801ee40 	.word	0x0801ee40
 800f6c4:	0801ee58 	.word	0x0801ee58
 800f6c8:	200004a4 	.word	0x200004a4
 800f6cc:	20004024 	.word	0x20004024
 800f6d0:	200004a8 	.word	0x200004a8
 800f6d4:	200004ac 	.word	0x200004ac
 800f6d8:	200004aa 	.word	0x200004aa
 800f6dc:	0801ee80 	.word	0x0801ee80
 800f6e0:	0801ee90 	.word	0x0801ee90
 800f6e4:	0801ee9c 	.word	0x0801ee9c
 800f6e8:	200004b4 	.word	0x200004b4
 800f6ec:	200004b8 	.word	0x200004b8
 800f6f0:	200004c0 	.word	0x200004c0
 800f6f4:	200004be 	.word	0x200004be
 800f6f8:	20007148 	.word	0x20007148
 800f6fc:	0801eebc 	.word	0x0801eebc
 800f700:	0801eee4 	.word	0x0801eee4
 800f704:	0801ef10 	.word	0x0801ef10
    }

    if (pcb->remote_port == tcphdr->src &&
 800f708:	69fb      	ldr	r3, [r7, #28]
 800f70a:	8b1a      	ldrh	r2, [r3, #24]
 800f70c:	4b94      	ldr	r3, [pc, #592]	; (800f960 <tcp_input+0x524>)
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	881b      	ldrh	r3, [r3, #0]
 800f712:	b29b      	uxth	r3, r3
 800f714:	429a      	cmp	r2, r3
 800f716:	d13a      	bne.n	800f78e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800f718:	69fb      	ldr	r3, [r7, #28]
 800f71a:	8ada      	ldrh	r2, [r3, #22]
 800f71c:	4b90      	ldr	r3, [pc, #576]	; (800f960 <tcp_input+0x524>)
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	885b      	ldrh	r3, [r3, #2]
 800f722:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800f724:	429a      	cmp	r2, r3
 800f726:	d132      	bne.n	800f78e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f728:	69fb      	ldr	r3, [r7, #28]
 800f72a:	685a      	ldr	r2, [r3, #4]
 800f72c:	4b8d      	ldr	r3, [pc, #564]	; (800f964 <tcp_input+0x528>)
 800f72e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800f730:	429a      	cmp	r2, r3
 800f732:	d12c      	bne.n	800f78e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f734:	69fb      	ldr	r3, [r7, #28]
 800f736:	681a      	ldr	r2, [r3, #0]
 800f738:	4b8a      	ldr	r3, [pc, #552]	; (800f964 <tcp_input+0x528>)
 800f73a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f73c:	429a      	cmp	r2, r3
 800f73e:	d126      	bne.n	800f78e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800f740:	69fb      	ldr	r3, [r7, #28]
 800f742:	68db      	ldr	r3, [r3, #12]
 800f744:	69fa      	ldr	r2, [r7, #28]
 800f746:	429a      	cmp	r2, r3
 800f748:	d106      	bne.n	800f758 <tcp_input+0x31c>
 800f74a:	4b87      	ldr	r3, [pc, #540]	; (800f968 <tcp_input+0x52c>)
 800f74c:	f240 120d 	movw	r2, #269	; 0x10d
 800f750:	4986      	ldr	r1, [pc, #536]	; (800f96c <tcp_input+0x530>)
 800f752:	4887      	ldr	r0, [pc, #540]	; (800f970 <tcp_input+0x534>)
 800f754:	f009 f8c0 	bl	80188d8 <iprintf>
      if (prev != NULL) {
 800f758:	69bb      	ldr	r3, [r7, #24]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d00a      	beq.n	800f774 <tcp_input+0x338>
        prev->next = pcb->next;
 800f75e:	69fb      	ldr	r3, [r7, #28]
 800f760:	68da      	ldr	r2, [r3, #12]
 800f762:	69bb      	ldr	r3, [r7, #24]
 800f764:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800f766:	4b83      	ldr	r3, [pc, #524]	; (800f974 <tcp_input+0x538>)
 800f768:	681a      	ldr	r2, [r3, #0]
 800f76a:	69fb      	ldr	r3, [r7, #28]
 800f76c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800f76e:	4a81      	ldr	r2, [pc, #516]	; (800f974 <tcp_input+0x538>)
 800f770:	69fb      	ldr	r3, [r7, #28]
 800f772:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800f774:	69fb      	ldr	r3, [r7, #28]
 800f776:	68db      	ldr	r3, [r3, #12]
 800f778:	69fa      	ldr	r2, [r7, #28]
 800f77a:	429a      	cmp	r2, r3
 800f77c:	d111      	bne.n	800f7a2 <tcp_input+0x366>
 800f77e:	4b7a      	ldr	r3, [pc, #488]	; (800f968 <tcp_input+0x52c>)
 800f780:	f240 1215 	movw	r2, #277	; 0x115
 800f784:	497c      	ldr	r1, [pc, #496]	; (800f978 <tcp_input+0x53c>)
 800f786:	487a      	ldr	r0, [pc, #488]	; (800f970 <tcp_input+0x534>)
 800f788:	f009 f8a6 	bl	80188d8 <iprintf>
      break;
 800f78c:	e009      	b.n	800f7a2 <tcp_input+0x366>
    }
    prev = pcb;
 800f78e:	69fb      	ldr	r3, [r7, #28]
 800f790:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f792:	69fb      	ldr	r3, [r7, #28]
 800f794:	68db      	ldr	r3, [r3, #12]
 800f796:	61fb      	str	r3, [r7, #28]
 800f798:	69fb      	ldr	r3, [r7, #28]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	f47f af5e 	bne.w	800f65c <tcp_input+0x220>
 800f7a0:	e000      	b.n	800f7a4 <tcp_input+0x368>
      break;
 800f7a2:	bf00      	nop
  }

  if (pcb == NULL) {
 800f7a4:	69fb      	ldr	r3, [r7, #28]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	f040 8095 	bne.w	800f8d6 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f7ac:	4b73      	ldr	r3, [pc, #460]	; (800f97c <tcp_input+0x540>)
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	61fb      	str	r3, [r7, #28]
 800f7b2:	e03f      	b.n	800f834 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f7b4:	69fb      	ldr	r3, [r7, #28]
 800f7b6:	7d1b      	ldrb	r3, [r3, #20]
 800f7b8:	2b0a      	cmp	r3, #10
 800f7ba:	d006      	beq.n	800f7ca <tcp_input+0x38e>
 800f7bc:	4b6a      	ldr	r3, [pc, #424]	; (800f968 <tcp_input+0x52c>)
 800f7be:	f240 121f 	movw	r2, #287	; 0x11f
 800f7c2:	496f      	ldr	r1, [pc, #444]	; (800f980 <tcp_input+0x544>)
 800f7c4:	486a      	ldr	r0, [pc, #424]	; (800f970 <tcp_input+0x534>)
 800f7c6:	f009 f887 	bl	80188d8 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f7ca:	69fb      	ldr	r3, [r7, #28]
 800f7cc:	7a1b      	ldrb	r3, [r3, #8]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d009      	beq.n	800f7e6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f7d2:	69fb      	ldr	r3, [r7, #28]
 800f7d4:	7a1a      	ldrb	r2, [r3, #8]
 800f7d6:	4b63      	ldr	r3, [pc, #396]	; (800f964 <tcp_input+0x528>)
 800f7d8:	685b      	ldr	r3, [r3, #4]
 800f7da:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f7de:	3301      	adds	r3, #1
 800f7e0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f7e2:	429a      	cmp	r2, r3
 800f7e4:	d122      	bne.n	800f82c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800f7e6:	69fb      	ldr	r3, [r7, #28]
 800f7e8:	8b1a      	ldrh	r2, [r3, #24]
 800f7ea:	4b5d      	ldr	r3, [pc, #372]	; (800f960 <tcp_input+0x524>)
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	881b      	ldrh	r3, [r3, #0]
 800f7f0:	b29b      	uxth	r3, r3
 800f7f2:	429a      	cmp	r2, r3
 800f7f4:	d11b      	bne.n	800f82e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800f7f6:	69fb      	ldr	r3, [r7, #28]
 800f7f8:	8ada      	ldrh	r2, [r3, #22]
 800f7fa:	4b59      	ldr	r3, [pc, #356]	; (800f960 <tcp_input+0x524>)
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	885b      	ldrh	r3, [r3, #2]
 800f800:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800f802:	429a      	cmp	r2, r3
 800f804:	d113      	bne.n	800f82e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f806:	69fb      	ldr	r3, [r7, #28]
 800f808:	685a      	ldr	r2, [r3, #4]
 800f80a:	4b56      	ldr	r3, [pc, #344]	; (800f964 <tcp_input+0x528>)
 800f80c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800f80e:	429a      	cmp	r2, r3
 800f810:	d10d      	bne.n	800f82e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f812:	69fb      	ldr	r3, [r7, #28]
 800f814:	681a      	ldr	r2, [r3, #0]
 800f816:	4b53      	ldr	r3, [pc, #332]	; (800f964 <tcp_input+0x528>)
 800f818:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f81a:	429a      	cmp	r2, r3
 800f81c:	d107      	bne.n	800f82e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800f81e:	69f8      	ldr	r0, [r7, #28]
 800f820:	f000 fb52 	bl	800fec8 <tcp_timewait_input>
        }
        pbuf_free(p);
 800f824:	6878      	ldr	r0, [r7, #4]
 800f826:	f7fd ffdd 	bl	800d7e4 <pbuf_free>
        return;
 800f82a:	e1ee      	b.n	800fc0a <tcp_input+0x7ce>
        continue;
 800f82c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f82e:	69fb      	ldr	r3, [r7, #28]
 800f830:	68db      	ldr	r3, [r3, #12]
 800f832:	61fb      	str	r3, [r7, #28]
 800f834:	69fb      	ldr	r3, [r7, #28]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d1bc      	bne.n	800f7b4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800f83a:	2300      	movs	r3, #0
 800f83c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f83e:	4b51      	ldr	r3, [pc, #324]	; (800f984 <tcp_input+0x548>)
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	617b      	str	r3, [r7, #20]
 800f844:	e02a      	b.n	800f89c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f846:	697b      	ldr	r3, [r7, #20]
 800f848:	7a1b      	ldrb	r3, [r3, #8]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d00c      	beq.n	800f868 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f84e:	697b      	ldr	r3, [r7, #20]
 800f850:	7a1a      	ldrb	r2, [r3, #8]
 800f852:	4b44      	ldr	r3, [pc, #272]	; (800f964 <tcp_input+0x528>)
 800f854:	685b      	ldr	r3, [r3, #4]
 800f856:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f85a:	3301      	adds	r3, #1
 800f85c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f85e:	429a      	cmp	r2, r3
 800f860:	d002      	beq.n	800f868 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800f862:	697b      	ldr	r3, [r7, #20]
 800f864:	61bb      	str	r3, [r7, #24]
        continue;
 800f866:	e016      	b.n	800f896 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800f868:	697b      	ldr	r3, [r7, #20]
 800f86a:	8ada      	ldrh	r2, [r3, #22]
 800f86c:	4b3c      	ldr	r3, [pc, #240]	; (800f960 <tcp_input+0x524>)
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	885b      	ldrh	r3, [r3, #2]
 800f872:	b29b      	uxth	r3, r3
 800f874:	429a      	cmp	r2, r3
 800f876:	d10c      	bne.n	800f892 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800f878:	697b      	ldr	r3, [r7, #20]
 800f87a:	681a      	ldr	r2, [r3, #0]
 800f87c:	4b39      	ldr	r3, [pc, #228]	; (800f964 <tcp_input+0x528>)
 800f87e:	695b      	ldr	r3, [r3, #20]
 800f880:	429a      	cmp	r2, r3
 800f882:	d00f      	beq.n	800f8a4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800f884:	697b      	ldr	r3, [r7, #20]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d00d      	beq.n	800f8a6 <tcp_input+0x46a>
 800f88a:	697b      	ldr	r3, [r7, #20]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d009      	beq.n	800f8a6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800f892:	697b      	ldr	r3, [r7, #20]
 800f894:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f896:	697b      	ldr	r3, [r7, #20]
 800f898:	68db      	ldr	r3, [r3, #12]
 800f89a:	617b      	str	r3, [r7, #20]
 800f89c:	697b      	ldr	r3, [r7, #20]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d1d1      	bne.n	800f846 <tcp_input+0x40a>
 800f8a2:	e000      	b.n	800f8a6 <tcp_input+0x46a>
            break;
 800f8a4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800f8a6:	697b      	ldr	r3, [r7, #20]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d014      	beq.n	800f8d6 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800f8ac:	69bb      	ldr	r3, [r7, #24]
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d00a      	beq.n	800f8c8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800f8b2:	697b      	ldr	r3, [r7, #20]
 800f8b4:	68da      	ldr	r2, [r3, #12]
 800f8b6:	69bb      	ldr	r3, [r7, #24]
 800f8b8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800f8ba:	4b32      	ldr	r3, [pc, #200]	; (800f984 <tcp_input+0x548>)
 800f8bc:	681a      	ldr	r2, [r3, #0]
 800f8be:	697b      	ldr	r3, [r7, #20]
 800f8c0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800f8c2:	4a30      	ldr	r2, [pc, #192]	; (800f984 <tcp_input+0x548>)
 800f8c4:	697b      	ldr	r3, [r7, #20]
 800f8c6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800f8c8:	6978      	ldr	r0, [r7, #20]
 800f8ca:	f000 f9ff 	bl	800fccc <tcp_listen_input>
      }
      pbuf_free(p);
 800f8ce:	6878      	ldr	r0, [r7, #4]
 800f8d0:	f7fd ff88 	bl	800d7e4 <pbuf_free>
      return;
 800f8d4:	e199      	b.n	800fc0a <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800f8d6:	69fb      	ldr	r3, [r7, #28]
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	f000 8160 	beq.w	800fb9e <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800f8de:	4b2a      	ldr	r3, [pc, #168]	; (800f988 <tcp_input+0x54c>)
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	891a      	ldrh	r2, [r3, #8]
 800f8e8:	4b27      	ldr	r3, [pc, #156]	; (800f988 <tcp_input+0x54c>)
 800f8ea:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800f8ec:	4a26      	ldr	r2, [pc, #152]	; (800f988 <tcp_input+0x54c>)
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800f8f2:	4b1b      	ldr	r3, [pc, #108]	; (800f960 <tcp_input+0x524>)
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	4a24      	ldr	r2, [pc, #144]	; (800f988 <tcp_input+0x54c>)
 800f8f8:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800f8fa:	4b24      	ldr	r3, [pc, #144]	; (800f98c <tcp_input+0x550>)
 800f8fc:	2200      	movs	r2, #0
 800f8fe:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800f900:	4b23      	ldr	r3, [pc, #140]	; (800f990 <tcp_input+0x554>)
 800f902:	2200      	movs	r2, #0
 800f904:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800f906:	4b23      	ldr	r3, [pc, #140]	; (800f994 <tcp_input+0x558>)
 800f908:	2200      	movs	r2, #0
 800f90a:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800f90c:	4b22      	ldr	r3, [pc, #136]	; (800f998 <tcp_input+0x55c>)
 800f90e:	781b      	ldrb	r3, [r3, #0]
 800f910:	f003 0308 	and.w	r3, r3, #8
 800f914:	2b00      	cmp	r3, #0
 800f916:	d006      	beq.n	800f926 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	7b5b      	ldrb	r3, [r3, #13]
 800f91c:	f043 0301 	orr.w	r3, r3, #1
 800f920:	b2da      	uxtb	r2, r3
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800f926:	69fb      	ldr	r3, [r7, #28]
 800f928:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d038      	beq.n	800f9a0 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f92e:	69f8      	ldr	r0, [r7, #28]
 800f930:	f7ff f940 	bl	800ebb4 <tcp_process_refused_data>
 800f934:	4603      	mov	r3, r0
 800f936:	f113 0f0d 	cmn.w	r3, #13
 800f93a:	d007      	beq.n	800f94c <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f93c:	69fb      	ldr	r3, [r7, #28]
 800f93e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f940:	2b00      	cmp	r3, #0
 800f942:	d02d      	beq.n	800f9a0 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f944:	4b15      	ldr	r3, [pc, #84]	; (800f99c <tcp_input+0x560>)
 800f946:	881b      	ldrh	r3, [r3, #0]
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d029      	beq.n	800f9a0 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800f94c:	69fb      	ldr	r3, [r7, #28]
 800f94e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f950:	2b00      	cmp	r3, #0
 800f952:	f040 8104 	bne.w	800fb5e <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800f956:	69f8      	ldr	r0, [r7, #28]
 800f958:	f003 f9ca 	bl	8012cf0 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800f95c:	e0ff      	b.n	800fb5e <tcp_input+0x722>
 800f95e:	bf00      	nop
 800f960:	200004a4 	.word	0x200004a4
 800f964:	20004024 	.word	0x20004024
 800f968:	0801ee0c 	.word	0x0801ee0c
 800f96c:	0801ef38 	.word	0x0801ef38
 800f970:	0801ee58 	.word	0x0801ee58
 800f974:	20007148 	.word	0x20007148
 800f978:	0801ef64 	.word	0x0801ef64
 800f97c:	20007158 	.word	0x20007158
 800f980:	0801ef90 	.word	0x0801ef90
 800f984:	20007150 	.word	0x20007150
 800f988:	20000494 	.word	0x20000494
 800f98c:	200004c4 	.word	0x200004c4
 800f990:	200004c1 	.word	0x200004c1
 800f994:	200004bc 	.word	0x200004bc
 800f998:	200004c0 	.word	0x200004c0
 800f99c:	200004be 	.word	0x200004be
      }
    }
    tcp_input_pcb = pcb;
 800f9a0:	4a9b      	ldr	r2, [pc, #620]	; (800fc10 <tcp_input+0x7d4>)
 800f9a2:	69fb      	ldr	r3, [r7, #28]
 800f9a4:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800f9a6:	69f8      	ldr	r0, [r7, #28]
 800f9a8:	f000 fb0a 	bl	800ffc0 <tcp_process>
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800f9b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f9b4:	f113 0f0d 	cmn.w	r3, #13
 800f9b8:	f000 80d3 	beq.w	800fb62 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 800f9bc:	4b95      	ldr	r3, [pc, #596]	; (800fc14 <tcp_input+0x7d8>)
 800f9be:	781b      	ldrb	r3, [r3, #0]
 800f9c0:	f003 0308 	and.w	r3, r3, #8
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d015      	beq.n	800f9f4 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800f9c8:	69fb      	ldr	r3, [r7, #28]
 800f9ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d008      	beq.n	800f9e4 <tcp_input+0x5a8>
 800f9d2:	69fb      	ldr	r3, [r7, #28]
 800f9d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f9d8:	69fa      	ldr	r2, [r7, #28]
 800f9da:	6912      	ldr	r2, [r2, #16]
 800f9dc:	f06f 010d 	mvn.w	r1, #13
 800f9e0:	4610      	mov	r0, r2
 800f9e2:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f9e4:	69f9      	ldr	r1, [r7, #28]
 800f9e6:	488c      	ldr	r0, [pc, #560]	; (800fc18 <tcp_input+0x7dc>)
 800f9e8:	f7ff fbb0 	bl	800f14c <tcp_pcb_remove>
        tcp_free(pcb);
 800f9ec:	69f8      	ldr	r0, [r7, #28]
 800f9ee:	f7fe f9a9 	bl	800dd44 <tcp_free>
 800f9f2:	e0c1      	b.n	800fb78 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 800f9f4:	2300      	movs	r3, #0
 800f9f6:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800f9f8:	4b88      	ldr	r3, [pc, #544]	; (800fc1c <tcp_input+0x7e0>)
 800f9fa:	881b      	ldrh	r3, [r3, #0]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d01d      	beq.n	800fa3c <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800fa00:	4b86      	ldr	r3, [pc, #536]	; (800fc1c <tcp_input+0x7e0>)
 800fa02:	881b      	ldrh	r3, [r3, #0]
 800fa04:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800fa06:	69fb      	ldr	r3, [r7, #28]
 800fa08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d00a      	beq.n	800fa26 <tcp_input+0x5ea>
 800fa10:	69fb      	ldr	r3, [r7, #28]
 800fa12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800fa16:	69fa      	ldr	r2, [r7, #28]
 800fa18:	6910      	ldr	r0, [r2, #16]
 800fa1a:	89fa      	ldrh	r2, [r7, #14]
 800fa1c:	69f9      	ldr	r1, [r7, #28]
 800fa1e:	4798      	blx	r3
 800fa20:	4603      	mov	r3, r0
 800fa22:	74fb      	strb	r3, [r7, #19]
 800fa24:	e001      	b.n	800fa2a <tcp_input+0x5ee>
 800fa26:	2300      	movs	r3, #0
 800fa28:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800fa2a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fa2e:	f113 0f0d 	cmn.w	r3, #13
 800fa32:	f000 8098 	beq.w	800fb66 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 800fa36:	4b79      	ldr	r3, [pc, #484]	; (800fc1c <tcp_input+0x7e0>)
 800fa38:	2200      	movs	r2, #0
 800fa3a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800fa3c:	69f8      	ldr	r0, [r7, #28]
 800fa3e:	f000 f905 	bl	800fc4c <tcp_input_delayed_close>
 800fa42:	4603      	mov	r3, r0
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	f040 8090 	bne.w	800fb6a <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800fa4a:	4b75      	ldr	r3, [pc, #468]	; (800fc20 <tcp_input+0x7e4>)
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d041      	beq.n	800fad6 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800fa52:	69fb      	ldr	r3, [r7, #28]
 800fa54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d006      	beq.n	800fa68 <tcp_input+0x62c>
 800fa5a:	4b72      	ldr	r3, [pc, #456]	; (800fc24 <tcp_input+0x7e8>)
 800fa5c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800fa60:	4971      	ldr	r1, [pc, #452]	; (800fc28 <tcp_input+0x7ec>)
 800fa62:	4872      	ldr	r0, [pc, #456]	; (800fc2c <tcp_input+0x7f0>)
 800fa64:	f008 ff38 	bl	80188d8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800fa68:	69fb      	ldr	r3, [r7, #28]
 800fa6a:	8b5b      	ldrh	r3, [r3, #26]
 800fa6c:	f003 0310 	and.w	r3, r3, #16
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d008      	beq.n	800fa86 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800fa74:	4b6a      	ldr	r3, [pc, #424]	; (800fc20 <tcp_input+0x7e4>)
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	4618      	mov	r0, r3
 800fa7a:	f7fd feb3 	bl	800d7e4 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800fa7e:	69f8      	ldr	r0, [r7, #28]
 800fa80:	f7fe fc40 	bl	800e304 <tcp_abort>
            goto aborted;
 800fa84:	e078      	b.n	800fb78 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800fa86:	69fb      	ldr	r3, [r7, #28]
 800fa88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d00c      	beq.n	800faaa <tcp_input+0x66e>
 800fa90:	69fb      	ldr	r3, [r7, #28]
 800fa92:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800fa96:	69fb      	ldr	r3, [r7, #28]
 800fa98:	6918      	ldr	r0, [r3, #16]
 800fa9a:	4b61      	ldr	r3, [pc, #388]	; (800fc20 <tcp_input+0x7e4>)
 800fa9c:	681a      	ldr	r2, [r3, #0]
 800fa9e:	2300      	movs	r3, #0
 800faa0:	69f9      	ldr	r1, [r7, #28]
 800faa2:	47a0      	blx	r4
 800faa4:	4603      	mov	r3, r0
 800faa6:	74fb      	strb	r3, [r7, #19]
 800faa8:	e008      	b.n	800fabc <tcp_input+0x680>
 800faaa:	4b5d      	ldr	r3, [pc, #372]	; (800fc20 <tcp_input+0x7e4>)
 800faac:	681a      	ldr	r2, [r3, #0]
 800faae:	2300      	movs	r3, #0
 800fab0:	69f9      	ldr	r1, [r7, #28]
 800fab2:	2000      	movs	r0, #0
 800fab4:	f7ff f952 	bl	800ed5c <tcp_recv_null>
 800fab8:	4603      	mov	r3, r0
 800faba:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800fabc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fac0:	f113 0f0d 	cmn.w	r3, #13
 800fac4:	d053      	beq.n	800fb6e <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800fac6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800faca:	2b00      	cmp	r3, #0
 800facc:	d003      	beq.n	800fad6 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800face:	4b54      	ldr	r3, [pc, #336]	; (800fc20 <tcp_input+0x7e4>)
 800fad0:	681a      	ldr	r2, [r3, #0]
 800fad2:	69fb      	ldr	r3, [r7, #28]
 800fad4:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800fad6:	4b4f      	ldr	r3, [pc, #316]	; (800fc14 <tcp_input+0x7d8>)
 800fad8:	781b      	ldrb	r3, [r3, #0]
 800fada:	f003 0320 	and.w	r3, r3, #32
 800fade:	2b00      	cmp	r3, #0
 800fae0:	d030      	beq.n	800fb44 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 800fae2:	69fb      	ldr	r3, [r7, #28]
 800fae4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d009      	beq.n	800fafe <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800faea:	69fb      	ldr	r3, [r7, #28]
 800faec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800faee:	7b5a      	ldrb	r2, [r3, #13]
 800faf0:	69fb      	ldr	r3, [r7, #28]
 800faf2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800faf4:	f042 0220 	orr.w	r2, r2, #32
 800faf8:	b2d2      	uxtb	r2, r2
 800fafa:	735a      	strb	r2, [r3, #13]
 800fafc:	e022      	b.n	800fb44 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800fafe:	69fb      	ldr	r3, [r7, #28]
 800fb00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fb02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fb06:	d005      	beq.n	800fb14 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 800fb08:	69fb      	ldr	r3, [r7, #28]
 800fb0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fb0c:	3301      	adds	r3, #1
 800fb0e:	b29a      	uxth	r2, r3
 800fb10:	69fb      	ldr	r3, [r7, #28]
 800fb12:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800fb14:	69fb      	ldr	r3, [r7, #28]
 800fb16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d00b      	beq.n	800fb36 <tcp_input+0x6fa>
 800fb1e:	69fb      	ldr	r3, [r7, #28]
 800fb20:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800fb24:	69fb      	ldr	r3, [r7, #28]
 800fb26:	6918      	ldr	r0, [r3, #16]
 800fb28:	2300      	movs	r3, #0
 800fb2a:	2200      	movs	r2, #0
 800fb2c:	69f9      	ldr	r1, [r7, #28]
 800fb2e:	47a0      	blx	r4
 800fb30:	4603      	mov	r3, r0
 800fb32:	74fb      	strb	r3, [r7, #19]
 800fb34:	e001      	b.n	800fb3a <tcp_input+0x6fe>
 800fb36:	2300      	movs	r3, #0
 800fb38:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800fb3a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fb3e:	f113 0f0d 	cmn.w	r3, #13
 800fb42:	d016      	beq.n	800fb72 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800fb44:	4b32      	ldr	r3, [pc, #200]	; (800fc10 <tcp_input+0x7d4>)
 800fb46:	2200      	movs	r2, #0
 800fb48:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800fb4a:	69f8      	ldr	r0, [r7, #28]
 800fb4c:	f000 f87e 	bl	800fc4c <tcp_input_delayed_close>
 800fb50:	4603      	mov	r3, r0
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d10f      	bne.n	800fb76 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800fb56:	69f8      	ldr	r0, [r7, #28]
 800fb58:	f002 fab6 	bl	80120c8 <tcp_output>
 800fb5c:	e00c      	b.n	800fb78 <tcp_input+0x73c>
        goto aborted;
 800fb5e:	bf00      	nop
 800fb60:	e00a      	b.n	800fb78 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800fb62:	bf00      	nop
 800fb64:	e008      	b.n	800fb78 <tcp_input+0x73c>
              goto aborted;
 800fb66:	bf00      	nop
 800fb68:	e006      	b.n	800fb78 <tcp_input+0x73c>
          goto aborted;
 800fb6a:	bf00      	nop
 800fb6c:	e004      	b.n	800fb78 <tcp_input+0x73c>
            goto aborted;
 800fb6e:	bf00      	nop
 800fb70:	e002      	b.n	800fb78 <tcp_input+0x73c>
              goto aborted;
 800fb72:	bf00      	nop
 800fb74:	e000      	b.n	800fb78 <tcp_input+0x73c>
          goto aborted;
 800fb76:	bf00      	nop
    tcp_input_pcb = NULL;
 800fb78:	4b25      	ldr	r3, [pc, #148]	; (800fc10 <tcp_input+0x7d4>)
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800fb7e:	4b28      	ldr	r3, [pc, #160]	; (800fc20 <tcp_input+0x7e4>)
 800fb80:	2200      	movs	r2, #0
 800fb82:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800fb84:	4b2a      	ldr	r3, [pc, #168]	; (800fc30 <tcp_input+0x7f4>)
 800fb86:	685b      	ldr	r3, [r3, #4]
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d03d      	beq.n	800fc08 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 800fb8c:	4b28      	ldr	r3, [pc, #160]	; (800fc30 <tcp_input+0x7f4>)
 800fb8e:	685b      	ldr	r3, [r3, #4]
 800fb90:	4618      	mov	r0, r3
 800fb92:	f7fd fe27 	bl	800d7e4 <pbuf_free>
      inseg.p = NULL;
 800fb96:	4b26      	ldr	r3, [pc, #152]	; (800fc30 <tcp_input+0x7f4>)
 800fb98:	2200      	movs	r2, #0
 800fb9a:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800fb9c:	e034      	b.n	800fc08 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800fb9e:	4b25      	ldr	r3, [pc, #148]	; (800fc34 <tcp_input+0x7f8>)
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	899b      	ldrh	r3, [r3, #12]
 800fba4:	b29b      	uxth	r3, r3
 800fba6:	4618      	mov	r0, r3
 800fba8:	f7fc fb84 	bl	800c2b4 <lwip_htons>
 800fbac:	4603      	mov	r3, r0
 800fbae:	b2db      	uxtb	r3, r3
 800fbb0:	f003 0304 	and.w	r3, r3, #4
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d118      	bne.n	800fbea <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fbb8:	4b1f      	ldr	r3, [pc, #124]	; (800fc38 <tcp_input+0x7fc>)
 800fbba:	6819      	ldr	r1, [r3, #0]
 800fbbc:	4b1f      	ldr	r3, [pc, #124]	; (800fc3c <tcp_input+0x800>)
 800fbbe:	881b      	ldrh	r3, [r3, #0]
 800fbc0:	461a      	mov	r2, r3
 800fbc2:	4b1f      	ldr	r3, [pc, #124]	; (800fc40 <tcp_input+0x804>)
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fbc8:	4b1a      	ldr	r3, [pc, #104]	; (800fc34 <tcp_input+0x7f8>)
 800fbca:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fbcc:	885b      	ldrh	r3, [r3, #2]
 800fbce:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fbd0:	4a18      	ldr	r2, [pc, #96]	; (800fc34 <tcp_input+0x7f8>)
 800fbd2:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fbd4:	8812      	ldrh	r2, [r2, #0]
 800fbd6:	b292      	uxth	r2, r2
 800fbd8:	9202      	str	r2, [sp, #8]
 800fbda:	9301      	str	r3, [sp, #4]
 800fbdc:	4b19      	ldr	r3, [pc, #100]	; (800fc44 <tcp_input+0x808>)
 800fbde:	9300      	str	r3, [sp, #0]
 800fbe0:	4b19      	ldr	r3, [pc, #100]	; (800fc48 <tcp_input+0x80c>)
 800fbe2:	4602      	mov	r2, r0
 800fbe4:	2000      	movs	r0, #0
 800fbe6:	f003 f833 	bl	8012c50 <tcp_rst>
    pbuf_free(p);
 800fbea:	6878      	ldr	r0, [r7, #4]
 800fbec:	f7fd fdfa 	bl	800d7e4 <pbuf_free>
  return;
 800fbf0:	e00a      	b.n	800fc08 <tcp_input+0x7cc>
    goto dropped;
 800fbf2:	bf00      	nop
 800fbf4:	e004      	b.n	800fc00 <tcp_input+0x7c4>
dropped:
 800fbf6:	bf00      	nop
 800fbf8:	e002      	b.n	800fc00 <tcp_input+0x7c4>
      goto dropped;
 800fbfa:	bf00      	nop
 800fbfc:	e000      	b.n	800fc00 <tcp_input+0x7c4>
      goto dropped;
 800fbfe:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800fc00:	6878      	ldr	r0, [r7, #4]
 800fc02:	f7fd fdef 	bl	800d7e4 <pbuf_free>
 800fc06:	e000      	b.n	800fc0a <tcp_input+0x7ce>
  return;
 800fc08:	bf00      	nop
}
 800fc0a:	3724      	adds	r7, #36	; 0x24
 800fc0c:	46bd      	mov	sp, r7
 800fc0e:	bd90      	pop	{r4, r7, pc}
 800fc10:	2000715c 	.word	0x2000715c
 800fc14:	200004c1 	.word	0x200004c1
 800fc18:	20007148 	.word	0x20007148
 800fc1c:	200004bc 	.word	0x200004bc
 800fc20:	200004c4 	.word	0x200004c4
 800fc24:	0801ee0c 	.word	0x0801ee0c
 800fc28:	0801efc0 	.word	0x0801efc0
 800fc2c:	0801ee58 	.word	0x0801ee58
 800fc30:	20000494 	.word	0x20000494
 800fc34:	200004a4 	.word	0x200004a4
 800fc38:	200004b8 	.word	0x200004b8
 800fc3c:	200004be 	.word	0x200004be
 800fc40:	200004b4 	.word	0x200004b4
 800fc44:	20004034 	.word	0x20004034
 800fc48:	20004038 	.word	0x20004038

0800fc4c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800fc4c:	b580      	push	{r7, lr}
 800fc4e:	b082      	sub	sp, #8
 800fc50:	af00      	add	r7, sp, #0
 800fc52:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d106      	bne.n	800fc68 <tcp_input_delayed_close+0x1c>
 800fc5a:	4b17      	ldr	r3, [pc, #92]	; (800fcb8 <tcp_input_delayed_close+0x6c>)
 800fc5c:	f240 225a 	movw	r2, #602	; 0x25a
 800fc60:	4916      	ldr	r1, [pc, #88]	; (800fcbc <tcp_input_delayed_close+0x70>)
 800fc62:	4817      	ldr	r0, [pc, #92]	; (800fcc0 <tcp_input_delayed_close+0x74>)
 800fc64:	f008 fe38 	bl	80188d8 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800fc68:	4b16      	ldr	r3, [pc, #88]	; (800fcc4 <tcp_input_delayed_close+0x78>)
 800fc6a:	781b      	ldrb	r3, [r3, #0]
 800fc6c:	f003 0310 	and.w	r3, r3, #16
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d01c      	beq.n	800fcae <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	8b5b      	ldrh	r3, [r3, #26]
 800fc78:	f003 0310 	and.w	r3, r3, #16
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d10d      	bne.n	800fc9c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d008      	beq.n	800fc9c <tcp_input_delayed_close+0x50>
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fc90:	687a      	ldr	r2, [r7, #4]
 800fc92:	6912      	ldr	r2, [r2, #16]
 800fc94:	f06f 010e 	mvn.w	r1, #14
 800fc98:	4610      	mov	r0, r2
 800fc9a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800fc9c:	6879      	ldr	r1, [r7, #4]
 800fc9e:	480a      	ldr	r0, [pc, #40]	; (800fcc8 <tcp_input_delayed_close+0x7c>)
 800fca0:	f7ff fa54 	bl	800f14c <tcp_pcb_remove>
    tcp_free(pcb);
 800fca4:	6878      	ldr	r0, [r7, #4]
 800fca6:	f7fe f84d 	bl	800dd44 <tcp_free>
    return 1;
 800fcaa:	2301      	movs	r3, #1
 800fcac:	e000      	b.n	800fcb0 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800fcae:	2300      	movs	r3, #0
}
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	3708      	adds	r7, #8
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	bd80      	pop	{r7, pc}
 800fcb8:	0801ee0c 	.word	0x0801ee0c
 800fcbc:	0801efdc 	.word	0x0801efdc
 800fcc0:	0801ee58 	.word	0x0801ee58
 800fcc4:	200004c1 	.word	0x200004c1
 800fcc8:	20007148 	.word	0x20007148

0800fccc <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800fccc:	b590      	push	{r4, r7, lr}
 800fcce:	b08b      	sub	sp, #44	; 0x2c
 800fcd0:	af04      	add	r7, sp, #16
 800fcd2:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800fcd4:	4b6f      	ldr	r3, [pc, #444]	; (800fe94 <tcp_listen_input+0x1c8>)
 800fcd6:	781b      	ldrb	r3, [r3, #0]
 800fcd8:	f003 0304 	and.w	r3, r3, #4
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	f040 80d3 	bne.w	800fe88 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d106      	bne.n	800fcf6 <tcp_listen_input+0x2a>
 800fce8:	4b6b      	ldr	r3, [pc, #428]	; (800fe98 <tcp_listen_input+0x1cc>)
 800fcea:	f240 2281 	movw	r2, #641	; 0x281
 800fcee:	496b      	ldr	r1, [pc, #428]	; (800fe9c <tcp_listen_input+0x1d0>)
 800fcf0:	486b      	ldr	r0, [pc, #428]	; (800fea0 <tcp_listen_input+0x1d4>)
 800fcf2:	f008 fdf1 	bl	80188d8 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800fcf6:	4b67      	ldr	r3, [pc, #412]	; (800fe94 <tcp_listen_input+0x1c8>)
 800fcf8:	781b      	ldrb	r3, [r3, #0]
 800fcfa:	f003 0310 	and.w	r3, r3, #16
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d019      	beq.n	800fd36 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd02:	4b68      	ldr	r3, [pc, #416]	; (800fea4 <tcp_listen_input+0x1d8>)
 800fd04:	6819      	ldr	r1, [r3, #0]
 800fd06:	4b68      	ldr	r3, [pc, #416]	; (800fea8 <tcp_listen_input+0x1dc>)
 800fd08:	881b      	ldrh	r3, [r3, #0]
 800fd0a:	461a      	mov	r2, r3
 800fd0c:	4b67      	ldr	r3, [pc, #412]	; (800feac <tcp_listen_input+0x1e0>)
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fd12:	4b67      	ldr	r3, [pc, #412]	; (800feb0 <tcp_listen_input+0x1e4>)
 800fd14:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd16:	885b      	ldrh	r3, [r3, #2]
 800fd18:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fd1a:	4a65      	ldr	r2, [pc, #404]	; (800feb0 <tcp_listen_input+0x1e4>)
 800fd1c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd1e:	8812      	ldrh	r2, [r2, #0]
 800fd20:	b292      	uxth	r2, r2
 800fd22:	9202      	str	r2, [sp, #8]
 800fd24:	9301      	str	r3, [sp, #4]
 800fd26:	4b63      	ldr	r3, [pc, #396]	; (800feb4 <tcp_listen_input+0x1e8>)
 800fd28:	9300      	str	r3, [sp, #0]
 800fd2a:	4b63      	ldr	r3, [pc, #396]	; (800feb8 <tcp_listen_input+0x1ec>)
 800fd2c:	4602      	mov	r2, r0
 800fd2e:	6878      	ldr	r0, [r7, #4]
 800fd30:	f002 ff8e 	bl	8012c50 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800fd34:	e0aa      	b.n	800fe8c <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 800fd36:	4b57      	ldr	r3, [pc, #348]	; (800fe94 <tcp_listen_input+0x1c8>)
 800fd38:	781b      	ldrb	r3, [r3, #0]
 800fd3a:	f003 0302 	and.w	r3, r3, #2
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	f000 80a4 	beq.w	800fe8c <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	7d5b      	ldrb	r3, [r3, #21]
 800fd48:	4618      	mov	r0, r3
 800fd4a:	f7ff f92b 	bl	800efa4 <tcp_alloc>
 800fd4e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800fd50:	697b      	ldr	r3, [r7, #20]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d111      	bne.n	800fd7a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	699b      	ldr	r3, [r3, #24]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d00a      	beq.n	800fd74 <tcp_listen_input+0xa8>
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	699b      	ldr	r3, [r3, #24]
 800fd62:	687a      	ldr	r2, [r7, #4]
 800fd64:	6910      	ldr	r0, [r2, #16]
 800fd66:	f04f 32ff 	mov.w	r2, #4294967295
 800fd6a:	2100      	movs	r1, #0
 800fd6c:	4798      	blx	r3
 800fd6e:	4603      	mov	r3, r0
 800fd70:	73bb      	strb	r3, [r7, #14]
      return;
 800fd72:	e08c      	b.n	800fe8e <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fd74:	23f0      	movs	r3, #240	; 0xf0
 800fd76:	73bb      	strb	r3, [r7, #14]
      return;
 800fd78:	e089      	b.n	800fe8e <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800fd7a:	4b50      	ldr	r3, [pc, #320]	; (800febc <tcp_listen_input+0x1f0>)
 800fd7c:	695a      	ldr	r2, [r3, #20]
 800fd7e:	697b      	ldr	r3, [r7, #20]
 800fd80:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800fd82:	4b4e      	ldr	r3, [pc, #312]	; (800febc <tcp_listen_input+0x1f0>)
 800fd84:	691a      	ldr	r2, [r3, #16]
 800fd86:	697b      	ldr	r3, [r7, #20]
 800fd88:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	8ada      	ldrh	r2, [r3, #22]
 800fd8e:	697b      	ldr	r3, [r7, #20]
 800fd90:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800fd92:	4b47      	ldr	r3, [pc, #284]	; (800feb0 <tcp_listen_input+0x1e4>)
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	881b      	ldrh	r3, [r3, #0]
 800fd98:	b29a      	uxth	r2, r3
 800fd9a:	697b      	ldr	r3, [r7, #20]
 800fd9c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800fd9e:	697b      	ldr	r3, [r7, #20]
 800fda0:	2203      	movs	r2, #3
 800fda2:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800fda4:	4b41      	ldr	r3, [pc, #260]	; (800feac <tcp_listen_input+0x1e0>)
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	1c5a      	adds	r2, r3, #1
 800fdaa:	697b      	ldr	r3, [r7, #20]
 800fdac:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800fdae:	697b      	ldr	r3, [r7, #20]
 800fdb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fdb2:	697b      	ldr	r3, [r7, #20]
 800fdb4:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800fdb6:	6978      	ldr	r0, [r7, #20]
 800fdb8:	f7ff fa5c 	bl	800f274 <tcp_next_iss>
 800fdbc:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800fdbe:	697b      	ldr	r3, [r7, #20]
 800fdc0:	693a      	ldr	r2, [r7, #16]
 800fdc2:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 800fdc4:	697b      	ldr	r3, [r7, #20]
 800fdc6:	693a      	ldr	r2, [r7, #16]
 800fdc8:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 800fdca:	697b      	ldr	r3, [r7, #20]
 800fdcc:	693a      	ldr	r2, [r7, #16]
 800fdce:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800fdd0:	697b      	ldr	r3, [r7, #20]
 800fdd2:	693a      	ldr	r2, [r7, #16]
 800fdd4:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800fdd6:	4b35      	ldr	r3, [pc, #212]	; (800feac <tcp_listen_input+0x1e0>)
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	1e5a      	subs	r2, r3, #1
 800fddc:	697b      	ldr	r3, [r7, #20]
 800fdde:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	691a      	ldr	r2, [r3, #16]
 800fde4:	697b      	ldr	r3, [r7, #20]
 800fde6:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800fde8:	697b      	ldr	r3, [r7, #20]
 800fdea:	687a      	ldr	r2, [r7, #4]
 800fdec:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	7a5b      	ldrb	r3, [r3, #9]
 800fdf2:	f003 030c 	and.w	r3, r3, #12
 800fdf6:	b2da      	uxtb	r2, r3
 800fdf8:	697b      	ldr	r3, [r7, #20]
 800fdfa:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	7a1a      	ldrb	r2, [r3, #8]
 800fe00:	697b      	ldr	r3, [r7, #20]
 800fe02:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800fe04:	4b2e      	ldr	r3, [pc, #184]	; (800fec0 <tcp_listen_input+0x1f4>)
 800fe06:	681a      	ldr	r2, [r3, #0]
 800fe08:	697b      	ldr	r3, [r7, #20]
 800fe0a:	60da      	str	r2, [r3, #12]
 800fe0c:	4a2c      	ldr	r2, [pc, #176]	; (800fec0 <tcp_listen_input+0x1f4>)
 800fe0e:	697b      	ldr	r3, [r7, #20]
 800fe10:	6013      	str	r3, [r2, #0]
 800fe12:	f003 f8dd 	bl	8012fd0 <tcp_timer_needed>
 800fe16:	4b2b      	ldr	r3, [pc, #172]	; (800fec4 <tcp_listen_input+0x1f8>)
 800fe18:	2201      	movs	r2, #1
 800fe1a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800fe1c:	6978      	ldr	r0, [r7, #20]
 800fe1e:	f001 fd8f 	bl	8011940 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800fe22:	4b23      	ldr	r3, [pc, #140]	; (800feb0 <tcp_listen_input+0x1e4>)
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	89db      	ldrh	r3, [r3, #14]
 800fe28:	b29a      	uxth	r2, r3
 800fe2a:	697b      	ldr	r3, [r7, #20]
 800fe2c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800fe30:	697b      	ldr	r3, [r7, #20]
 800fe32:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800fe36:	697b      	ldr	r3, [r7, #20]
 800fe38:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800fe3c:	697b      	ldr	r3, [r7, #20]
 800fe3e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800fe40:	697b      	ldr	r3, [r7, #20]
 800fe42:	3304      	adds	r3, #4
 800fe44:	4618      	mov	r0, r3
 800fe46:	f006 fdb7 	bl	80169b8 <ip4_route>
 800fe4a:	4601      	mov	r1, r0
 800fe4c:	697b      	ldr	r3, [r7, #20]
 800fe4e:	3304      	adds	r3, #4
 800fe50:	461a      	mov	r2, r3
 800fe52:	4620      	mov	r0, r4
 800fe54:	f7ff fa34 	bl	800f2c0 <tcp_eff_send_mss_netif>
 800fe58:	4603      	mov	r3, r0
 800fe5a:	461a      	mov	r2, r3
 800fe5c:	697b      	ldr	r3, [r7, #20]
 800fe5e:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800fe60:	2112      	movs	r1, #18
 800fe62:	6978      	ldr	r0, [r7, #20]
 800fe64:	f002 f842 	bl	8011eec <tcp_enqueue_flags>
 800fe68:	4603      	mov	r3, r0
 800fe6a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800fe6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d004      	beq.n	800fe7e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800fe74:	2100      	movs	r1, #0
 800fe76:	6978      	ldr	r0, [r7, #20]
 800fe78:	f7fe f986 	bl	800e188 <tcp_abandon>
      return;
 800fe7c:	e007      	b.n	800fe8e <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 800fe7e:	6978      	ldr	r0, [r7, #20]
 800fe80:	f002 f922 	bl	80120c8 <tcp_output>
  return;
 800fe84:	bf00      	nop
 800fe86:	e001      	b.n	800fe8c <tcp_listen_input+0x1c0>
    return;
 800fe88:	bf00      	nop
 800fe8a:	e000      	b.n	800fe8e <tcp_listen_input+0x1c2>
  return;
 800fe8c:	bf00      	nop
}
 800fe8e:	371c      	adds	r7, #28
 800fe90:	46bd      	mov	sp, r7
 800fe92:	bd90      	pop	{r4, r7, pc}
 800fe94:	200004c0 	.word	0x200004c0
 800fe98:	0801ee0c 	.word	0x0801ee0c
 800fe9c:	0801f004 	.word	0x0801f004
 800fea0:	0801ee58 	.word	0x0801ee58
 800fea4:	200004b8 	.word	0x200004b8
 800fea8:	200004be 	.word	0x200004be
 800feac:	200004b4 	.word	0x200004b4
 800feb0:	200004a4 	.word	0x200004a4
 800feb4:	20004034 	.word	0x20004034
 800feb8:	20004038 	.word	0x20004038
 800febc:	20004024 	.word	0x20004024
 800fec0:	20007148 	.word	0x20007148
 800fec4:	20007144 	.word	0x20007144

0800fec8 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800fec8:	b580      	push	{r7, lr}
 800feca:	b086      	sub	sp, #24
 800fecc:	af04      	add	r7, sp, #16
 800fece:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800fed0:	4b30      	ldr	r3, [pc, #192]	; (800ff94 <tcp_timewait_input+0xcc>)
 800fed2:	781b      	ldrb	r3, [r3, #0]
 800fed4:	f003 0304 	and.w	r3, r3, #4
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d154      	bne.n	800ff86 <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d106      	bne.n	800fef0 <tcp_timewait_input+0x28>
 800fee2:	4b2d      	ldr	r3, [pc, #180]	; (800ff98 <tcp_timewait_input+0xd0>)
 800fee4:	f240 22ee 	movw	r2, #750	; 0x2ee
 800fee8:	492c      	ldr	r1, [pc, #176]	; (800ff9c <tcp_timewait_input+0xd4>)
 800feea:	482d      	ldr	r0, [pc, #180]	; (800ffa0 <tcp_timewait_input+0xd8>)
 800feec:	f008 fcf4 	bl	80188d8 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800fef0:	4b28      	ldr	r3, [pc, #160]	; (800ff94 <tcp_timewait_input+0xcc>)
 800fef2:	781b      	ldrb	r3, [r3, #0]
 800fef4:	f003 0302 	and.w	r3, r3, #2
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d02a      	beq.n	800ff52 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800fefc:	4b29      	ldr	r3, [pc, #164]	; (800ffa4 <tcp_timewait_input+0xdc>)
 800fefe:	681a      	ldr	r2, [r3, #0]
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff04:	1ad3      	subs	r3, r2, r3
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	db2d      	blt.n	800ff66 <tcp_timewait_input+0x9e>
 800ff0a:	4b26      	ldr	r3, [pc, #152]	; (800ffa4 <tcp_timewait_input+0xdc>)
 800ff0c:	681a      	ldr	r2, [r3, #0]
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff12:	6879      	ldr	r1, [r7, #4]
 800ff14:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800ff16:	440b      	add	r3, r1
 800ff18:	1ad3      	subs	r3, r2, r3
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	dc23      	bgt.n	800ff66 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ff1e:	4b22      	ldr	r3, [pc, #136]	; (800ffa8 <tcp_timewait_input+0xe0>)
 800ff20:	6819      	ldr	r1, [r3, #0]
 800ff22:	4b22      	ldr	r3, [pc, #136]	; (800ffac <tcp_timewait_input+0xe4>)
 800ff24:	881b      	ldrh	r3, [r3, #0]
 800ff26:	461a      	mov	r2, r3
 800ff28:	4b1e      	ldr	r3, [pc, #120]	; (800ffa4 <tcp_timewait_input+0xdc>)
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ff2e:	4b20      	ldr	r3, [pc, #128]	; (800ffb0 <tcp_timewait_input+0xe8>)
 800ff30:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ff32:	885b      	ldrh	r3, [r3, #2]
 800ff34:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ff36:	4a1e      	ldr	r2, [pc, #120]	; (800ffb0 <tcp_timewait_input+0xe8>)
 800ff38:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ff3a:	8812      	ldrh	r2, [r2, #0]
 800ff3c:	b292      	uxth	r2, r2
 800ff3e:	9202      	str	r2, [sp, #8]
 800ff40:	9301      	str	r3, [sp, #4]
 800ff42:	4b1c      	ldr	r3, [pc, #112]	; (800ffb4 <tcp_timewait_input+0xec>)
 800ff44:	9300      	str	r3, [sp, #0]
 800ff46:	4b1c      	ldr	r3, [pc, #112]	; (800ffb8 <tcp_timewait_input+0xf0>)
 800ff48:	4602      	mov	r2, r0
 800ff4a:	6878      	ldr	r0, [r7, #4]
 800ff4c:	f002 fe80 	bl	8012c50 <tcp_rst>
      return;
 800ff50:	e01c      	b.n	800ff8c <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 800ff52:	4b10      	ldr	r3, [pc, #64]	; (800ff94 <tcp_timewait_input+0xcc>)
 800ff54:	781b      	ldrb	r3, [r3, #0]
 800ff56:	f003 0301 	and.w	r3, r3, #1
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d003      	beq.n	800ff66 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800ff5e:	4b17      	ldr	r3, [pc, #92]	; (800ffbc <tcp_timewait_input+0xf4>)
 800ff60:	681a      	ldr	r2, [r3, #0]
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800ff66:	4b11      	ldr	r3, [pc, #68]	; (800ffac <tcp_timewait_input+0xe4>)
 800ff68:	881b      	ldrh	r3, [r3, #0]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d00d      	beq.n	800ff8a <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	8b5b      	ldrh	r3, [r3, #26]
 800ff72:	f043 0302 	orr.w	r3, r3, #2
 800ff76:	b29a      	uxth	r2, r3
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800ff7c:	6878      	ldr	r0, [r7, #4]
 800ff7e:	f002 f8a3 	bl	80120c8 <tcp_output>
  }
  return;
 800ff82:	bf00      	nop
 800ff84:	e001      	b.n	800ff8a <tcp_timewait_input+0xc2>
    return;
 800ff86:	bf00      	nop
 800ff88:	e000      	b.n	800ff8c <tcp_timewait_input+0xc4>
  return;
 800ff8a:	bf00      	nop
}
 800ff8c:	3708      	adds	r7, #8
 800ff8e:	46bd      	mov	sp, r7
 800ff90:	bd80      	pop	{r7, pc}
 800ff92:	bf00      	nop
 800ff94:	200004c0 	.word	0x200004c0
 800ff98:	0801ee0c 	.word	0x0801ee0c
 800ff9c:	0801f024 	.word	0x0801f024
 800ffa0:	0801ee58 	.word	0x0801ee58
 800ffa4:	200004b4 	.word	0x200004b4
 800ffa8:	200004b8 	.word	0x200004b8
 800ffac:	200004be 	.word	0x200004be
 800ffb0:	200004a4 	.word	0x200004a4
 800ffb4:	20004034 	.word	0x20004034
 800ffb8:	20004038 	.word	0x20004038
 800ffbc:	2000714c 	.word	0x2000714c

0800ffc0 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800ffc0:	b590      	push	{r4, r7, lr}
 800ffc2:	b08d      	sub	sp, #52	; 0x34
 800ffc4:	af04      	add	r7, sp, #16
 800ffc6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800ffc8:	2300      	movs	r3, #0
 800ffca:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800ffcc:	2300      	movs	r3, #0
 800ffce:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d106      	bne.n	800ffe4 <tcp_process+0x24>
 800ffd6:	4ba5      	ldr	r3, [pc, #660]	; (801026c <tcp_process+0x2ac>)
 800ffd8:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800ffdc:	49a4      	ldr	r1, [pc, #656]	; (8010270 <tcp_process+0x2b0>)
 800ffde:	48a5      	ldr	r0, [pc, #660]	; (8010274 <tcp_process+0x2b4>)
 800ffe0:	f008 fc7a 	bl	80188d8 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800ffe4:	4ba4      	ldr	r3, [pc, #656]	; (8010278 <tcp_process+0x2b8>)
 800ffe6:	781b      	ldrb	r3, [r3, #0]
 800ffe8:	f003 0304 	and.w	r3, r3, #4
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d04e      	beq.n	801008e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	7d1b      	ldrb	r3, [r3, #20]
 800fff4:	2b02      	cmp	r3, #2
 800fff6:	d108      	bne.n	801000a <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fffc:	4b9f      	ldr	r3, [pc, #636]	; (801027c <tcp_process+0x2bc>)
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	429a      	cmp	r2, r3
 8010002:	d123      	bne.n	801004c <tcp_process+0x8c>
        acceptable = 1;
 8010004:	2301      	movs	r3, #1
 8010006:	76fb      	strb	r3, [r7, #27]
 8010008:	e020      	b.n	801004c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801000e:	4b9c      	ldr	r3, [pc, #624]	; (8010280 <tcp_process+0x2c0>)
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	429a      	cmp	r2, r3
 8010014:	d102      	bne.n	801001c <tcp_process+0x5c>
        acceptable = 1;
 8010016:	2301      	movs	r3, #1
 8010018:	76fb      	strb	r3, [r7, #27]
 801001a:	e017      	b.n	801004c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801001c:	4b98      	ldr	r3, [pc, #608]	; (8010280 <tcp_process+0x2c0>)
 801001e:	681a      	ldr	r2, [r3, #0]
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010024:	1ad3      	subs	r3, r2, r3
 8010026:	2b00      	cmp	r3, #0
 8010028:	db10      	blt.n	801004c <tcp_process+0x8c>
 801002a:	4b95      	ldr	r3, [pc, #596]	; (8010280 <tcp_process+0x2c0>)
 801002c:	681a      	ldr	r2, [r3, #0]
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010032:	6879      	ldr	r1, [r7, #4]
 8010034:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010036:	440b      	add	r3, r1
 8010038:	1ad3      	subs	r3, r2, r3
 801003a:	2b00      	cmp	r3, #0
 801003c:	dc06      	bgt.n	801004c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	8b5b      	ldrh	r3, [r3, #26]
 8010042:	f043 0302 	orr.w	r3, r3, #2
 8010046:	b29a      	uxth	r2, r3
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 801004c:	7efb      	ldrb	r3, [r7, #27]
 801004e:	2b00      	cmp	r3, #0
 8010050:	d01b      	beq.n	801008a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	7d1b      	ldrb	r3, [r3, #20]
 8010056:	2b00      	cmp	r3, #0
 8010058:	d106      	bne.n	8010068 <tcp_process+0xa8>
 801005a:	4b84      	ldr	r3, [pc, #528]	; (801026c <tcp_process+0x2ac>)
 801005c:	f44f 724e 	mov.w	r2, #824	; 0x338
 8010060:	4988      	ldr	r1, [pc, #544]	; (8010284 <tcp_process+0x2c4>)
 8010062:	4884      	ldr	r0, [pc, #528]	; (8010274 <tcp_process+0x2b4>)
 8010064:	f008 fc38 	bl	80188d8 <iprintf>
      recv_flags |= TF_RESET;
 8010068:	4b87      	ldr	r3, [pc, #540]	; (8010288 <tcp_process+0x2c8>)
 801006a:	781b      	ldrb	r3, [r3, #0]
 801006c:	f043 0308 	orr.w	r3, r3, #8
 8010070:	b2da      	uxtb	r2, r3
 8010072:	4b85      	ldr	r3, [pc, #532]	; (8010288 <tcp_process+0x2c8>)
 8010074:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	8b5b      	ldrh	r3, [r3, #26]
 801007a:	f023 0301 	bic.w	r3, r3, #1
 801007e:	b29a      	uxth	r2, r3
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8010084:	f06f 030d 	mvn.w	r3, #13
 8010088:	e37a      	b.n	8010780 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801008a:	2300      	movs	r3, #0
 801008c:	e378      	b.n	8010780 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801008e:	4b7a      	ldr	r3, [pc, #488]	; (8010278 <tcp_process+0x2b8>)
 8010090:	781b      	ldrb	r3, [r3, #0]
 8010092:	f003 0302 	and.w	r3, r3, #2
 8010096:	2b00      	cmp	r3, #0
 8010098:	d010      	beq.n	80100bc <tcp_process+0xfc>
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	7d1b      	ldrb	r3, [r3, #20]
 801009e:	2b02      	cmp	r3, #2
 80100a0:	d00c      	beq.n	80100bc <tcp_process+0xfc>
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	7d1b      	ldrb	r3, [r3, #20]
 80100a6:	2b03      	cmp	r3, #3
 80100a8:	d008      	beq.n	80100bc <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	8b5b      	ldrh	r3, [r3, #26]
 80100ae:	f043 0302 	orr.w	r3, r3, #2
 80100b2:	b29a      	uxth	r2, r3
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80100b8:	2300      	movs	r3, #0
 80100ba:	e361      	b.n	8010780 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	8b5b      	ldrh	r3, [r3, #26]
 80100c0:	f003 0310 	and.w	r3, r3, #16
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d103      	bne.n	80100d0 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80100c8:	4b70      	ldr	r3, [pc, #448]	; (801028c <tcp_process+0x2cc>)
 80100ca:	681a      	ldr	r2, [r3, #0]
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	2200      	movs	r2, #0
 80100d4:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	2200      	movs	r2, #0
 80100dc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 80100e0:	6878      	ldr	r0, [r7, #4]
 80100e2:	f001 fc2d 	bl	8011940 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	7d1b      	ldrb	r3, [r3, #20]
 80100ea:	3b02      	subs	r3, #2
 80100ec:	2b07      	cmp	r3, #7
 80100ee:	f200 8337 	bhi.w	8010760 <tcp_process+0x7a0>
 80100f2:	a201      	add	r2, pc, #4	; (adr r2, 80100f8 <tcp_process+0x138>)
 80100f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100f8:	08010119 	.word	0x08010119
 80100fc:	08010349 	.word	0x08010349
 8010100:	080104c1 	.word	0x080104c1
 8010104:	080104eb 	.word	0x080104eb
 8010108:	0801060f 	.word	0x0801060f
 801010c:	080104c1 	.word	0x080104c1
 8010110:	0801069b 	.word	0x0801069b
 8010114:	0801072b 	.word	0x0801072b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8010118:	4b57      	ldr	r3, [pc, #348]	; (8010278 <tcp_process+0x2b8>)
 801011a:	781b      	ldrb	r3, [r3, #0]
 801011c:	f003 0310 	and.w	r3, r3, #16
 8010120:	2b00      	cmp	r3, #0
 8010122:	f000 80e4 	beq.w	80102ee <tcp_process+0x32e>
 8010126:	4b54      	ldr	r3, [pc, #336]	; (8010278 <tcp_process+0x2b8>)
 8010128:	781b      	ldrb	r3, [r3, #0]
 801012a:	f003 0302 	and.w	r3, r3, #2
 801012e:	2b00      	cmp	r3, #0
 8010130:	f000 80dd 	beq.w	80102ee <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010138:	1c5a      	adds	r2, r3, #1
 801013a:	4b50      	ldr	r3, [pc, #320]	; (801027c <tcp_process+0x2bc>)
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	429a      	cmp	r2, r3
 8010140:	f040 80d5 	bne.w	80102ee <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8010144:	4b4e      	ldr	r3, [pc, #312]	; (8010280 <tcp_process+0x2c0>)
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	1c5a      	adds	r2, r3, #1
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8010156:	4b49      	ldr	r3, [pc, #292]	; (801027c <tcp_process+0x2bc>)
 8010158:	681a      	ldr	r2, [r3, #0]
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801015e:	4b4c      	ldr	r3, [pc, #304]	; (8010290 <tcp_process+0x2d0>)
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	89db      	ldrh	r3, [r3, #14]
 8010164:	b29a      	uxth	r2, r3
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8010178:	4b41      	ldr	r3, [pc, #260]	; (8010280 <tcp_process+0x2c0>)
 801017a:	681b      	ldr	r3, [r3, #0]
 801017c:	1e5a      	subs	r2, r3, #1
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	2204      	movs	r2, #4
 8010186:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	3304      	adds	r3, #4
 8010190:	4618      	mov	r0, r3
 8010192:	f006 fc11 	bl	80169b8 <ip4_route>
 8010196:	4601      	mov	r1, r0
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	3304      	adds	r3, #4
 801019c:	461a      	mov	r2, r3
 801019e:	4620      	mov	r0, r4
 80101a0:	f7ff f88e 	bl	800f2c0 <tcp_eff_send_mss_netif>
 80101a4:	4603      	mov	r3, r0
 80101a6:	461a      	mov	r2, r3
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80101b0:	009a      	lsls	r2, r3, #2
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80101b6:	005b      	lsls	r3, r3, #1
 80101b8:	f241 111c 	movw	r1, #4380	; 0x111c
 80101bc:	428b      	cmp	r3, r1
 80101be:	bf38      	it	cc
 80101c0:	460b      	movcc	r3, r1
 80101c2:	429a      	cmp	r2, r3
 80101c4:	d204      	bcs.n	80101d0 <tcp_process+0x210>
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80101ca:	009b      	lsls	r3, r3, #2
 80101cc:	b29b      	uxth	r3, r3
 80101ce:	e00d      	b.n	80101ec <tcp_process+0x22c>
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80101d4:	005b      	lsls	r3, r3, #1
 80101d6:	f241 121c 	movw	r2, #4380	; 0x111c
 80101da:	4293      	cmp	r3, r2
 80101dc:	d904      	bls.n	80101e8 <tcp_process+0x228>
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80101e2:	005b      	lsls	r3, r3, #1
 80101e4:	b29b      	uxth	r3, r3
 80101e6:	e001      	b.n	80101ec <tcp_process+0x22c>
 80101e8:	f241 131c 	movw	r3, #4380	; 0x111c
 80101ec:	687a      	ldr	r2, [r7, #4]
 80101ee:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d106      	bne.n	801020a <tcp_process+0x24a>
 80101fc:	4b1b      	ldr	r3, [pc, #108]	; (801026c <tcp_process+0x2ac>)
 80101fe:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8010202:	4924      	ldr	r1, [pc, #144]	; (8010294 <tcp_process+0x2d4>)
 8010204:	481b      	ldr	r0, [pc, #108]	; (8010274 <tcp_process+0x2b4>)
 8010206:	f008 fb67 	bl	80188d8 <iprintf>
        --pcb->snd_queuelen;
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010210:	3b01      	subs	r3, #1
 8010212:	b29a      	uxth	r2, r3
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801021e:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8010220:	69fb      	ldr	r3, [r7, #28]
 8010222:	2b00      	cmp	r3, #0
 8010224:	d111      	bne.n	801024a <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801022a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801022c:	69fb      	ldr	r3, [r7, #28]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d106      	bne.n	8010240 <tcp_process+0x280>
 8010232:	4b0e      	ldr	r3, [pc, #56]	; (801026c <tcp_process+0x2ac>)
 8010234:	f44f 725d 	mov.w	r2, #884	; 0x374
 8010238:	4917      	ldr	r1, [pc, #92]	; (8010298 <tcp_process+0x2d8>)
 801023a:	480e      	ldr	r0, [pc, #56]	; (8010274 <tcp_process+0x2b4>)
 801023c:	f008 fb4c 	bl	80188d8 <iprintf>
          pcb->unsent = rseg->next;
 8010240:	69fb      	ldr	r3, [r7, #28]
 8010242:	681a      	ldr	r2, [r3, #0]
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	66da      	str	r2, [r3, #108]	; 0x6c
 8010248:	e003      	b.n	8010252 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 801024a:	69fb      	ldr	r3, [r7, #28]
 801024c:	681a      	ldr	r2, [r3, #0]
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8010252:	69f8      	ldr	r0, [r7, #28]
 8010254:	f7fe fd3e 	bl	800ecd4 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801025c:	2b00      	cmp	r3, #0
 801025e:	d11d      	bne.n	801029c <tcp_process+0x2dc>
          pcb->rtime = -1;
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010266:	861a      	strh	r2, [r3, #48]	; 0x30
 8010268:	e01f      	b.n	80102aa <tcp_process+0x2ea>
 801026a:	bf00      	nop
 801026c:	0801ee0c 	.word	0x0801ee0c
 8010270:	0801f044 	.word	0x0801f044
 8010274:	0801ee58 	.word	0x0801ee58
 8010278:	200004c0 	.word	0x200004c0
 801027c:	200004b8 	.word	0x200004b8
 8010280:	200004b4 	.word	0x200004b4
 8010284:	0801f060 	.word	0x0801f060
 8010288:	200004c1 	.word	0x200004c1
 801028c:	2000714c 	.word	0x2000714c
 8010290:	200004a4 	.word	0x200004a4
 8010294:	0801f080 	.word	0x0801f080
 8010298:	0801f098 	.word	0x0801f098
        } else {
          pcb->rtime = 0;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	2200      	movs	r2, #0
 80102a0:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	2200      	movs	r2, #0
 80102a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d00a      	beq.n	80102ca <tcp_process+0x30a>
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80102ba:	687a      	ldr	r2, [r7, #4]
 80102bc:	6910      	ldr	r0, [r2, #16]
 80102be:	2200      	movs	r2, #0
 80102c0:	6879      	ldr	r1, [r7, #4]
 80102c2:	4798      	blx	r3
 80102c4:	4603      	mov	r3, r0
 80102c6:	76bb      	strb	r3, [r7, #26]
 80102c8:	e001      	b.n	80102ce <tcp_process+0x30e>
 80102ca:	2300      	movs	r3, #0
 80102cc:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80102ce:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80102d2:	f113 0f0d 	cmn.w	r3, #13
 80102d6:	d102      	bne.n	80102de <tcp_process+0x31e>
          return ERR_ABRT;
 80102d8:	f06f 030c 	mvn.w	r3, #12
 80102dc:	e250      	b.n	8010780 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	8b5b      	ldrh	r3, [r3, #26]
 80102e2:	f043 0302 	orr.w	r3, r3, #2
 80102e6:	b29a      	uxth	r2, r3
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80102ec:	e23a      	b.n	8010764 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80102ee:	4b9d      	ldr	r3, [pc, #628]	; (8010564 <tcp_process+0x5a4>)
 80102f0:	781b      	ldrb	r3, [r3, #0]
 80102f2:	f003 0310 	and.w	r3, r3, #16
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	f000 8234 	beq.w	8010764 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80102fc:	4b9a      	ldr	r3, [pc, #616]	; (8010568 <tcp_process+0x5a8>)
 80102fe:	6819      	ldr	r1, [r3, #0]
 8010300:	4b9a      	ldr	r3, [pc, #616]	; (801056c <tcp_process+0x5ac>)
 8010302:	881b      	ldrh	r3, [r3, #0]
 8010304:	461a      	mov	r2, r3
 8010306:	4b9a      	ldr	r3, [pc, #616]	; (8010570 <tcp_process+0x5b0>)
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801030c:	4b99      	ldr	r3, [pc, #612]	; (8010574 <tcp_process+0x5b4>)
 801030e:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010310:	885b      	ldrh	r3, [r3, #2]
 8010312:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010314:	4a97      	ldr	r2, [pc, #604]	; (8010574 <tcp_process+0x5b4>)
 8010316:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010318:	8812      	ldrh	r2, [r2, #0]
 801031a:	b292      	uxth	r2, r2
 801031c:	9202      	str	r2, [sp, #8]
 801031e:	9301      	str	r3, [sp, #4]
 8010320:	4b95      	ldr	r3, [pc, #596]	; (8010578 <tcp_process+0x5b8>)
 8010322:	9300      	str	r3, [sp, #0]
 8010324:	4b95      	ldr	r3, [pc, #596]	; (801057c <tcp_process+0x5bc>)
 8010326:	4602      	mov	r2, r0
 8010328:	6878      	ldr	r0, [r7, #4]
 801032a:	f002 fc91 	bl	8012c50 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010334:	2b05      	cmp	r3, #5
 8010336:	f200 8215 	bhi.w	8010764 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	2200      	movs	r2, #0
 801033e:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8010340:	6878      	ldr	r0, [r7, #4]
 8010342:	f002 fa51 	bl	80127e8 <tcp_rexmit_rto>
      break;
 8010346:	e20d      	b.n	8010764 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8010348:	4b86      	ldr	r3, [pc, #536]	; (8010564 <tcp_process+0x5a4>)
 801034a:	781b      	ldrb	r3, [r3, #0]
 801034c:	f003 0310 	and.w	r3, r3, #16
 8010350:	2b00      	cmp	r3, #0
 8010352:	f000 80a1 	beq.w	8010498 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010356:	4b84      	ldr	r3, [pc, #528]	; (8010568 <tcp_process+0x5a8>)
 8010358:	681a      	ldr	r2, [r3, #0]
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801035e:	1ad3      	subs	r3, r2, r3
 8010360:	3b01      	subs	r3, #1
 8010362:	2b00      	cmp	r3, #0
 8010364:	db7e      	blt.n	8010464 <tcp_process+0x4a4>
 8010366:	4b80      	ldr	r3, [pc, #512]	; (8010568 <tcp_process+0x5a8>)
 8010368:	681a      	ldr	r2, [r3, #0]
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801036e:	1ad3      	subs	r3, r2, r3
 8010370:	2b00      	cmp	r3, #0
 8010372:	dc77      	bgt.n	8010464 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	2204      	movs	r2, #4
 8010378:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801037e:	2b00      	cmp	r3, #0
 8010380:	d102      	bne.n	8010388 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8010382:	23fa      	movs	r3, #250	; 0xfa
 8010384:	76bb      	strb	r3, [r7, #26]
 8010386:	e01d      	b.n	80103c4 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801038c:	699b      	ldr	r3, [r3, #24]
 801038e:	2b00      	cmp	r3, #0
 8010390:	d106      	bne.n	80103a0 <tcp_process+0x3e0>
 8010392:	4b7b      	ldr	r3, [pc, #492]	; (8010580 <tcp_process+0x5c0>)
 8010394:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8010398:	497a      	ldr	r1, [pc, #488]	; (8010584 <tcp_process+0x5c4>)
 801039a:	487b      	ldr	r0, [pc, #492]	; (8010588 <tcp_process+0x5c8>)
 801039c:	f008 fa9c 	bl	80188d8 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80103a4:	699b      	ldr	r3, [r3, #24]
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d00a      	beq.n	80103c0 <tcp_process+0x400>
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80103ae:	699b      	ldr	r3, [r3, #24]
 80103b0:	687a      	ldr	r2, [r7, #4]
 80103b2:	6910      	ldr	r0, [r2, #16]
 80103b4:	2200      	movs	r2, #0
 80103b6:	6879      	ldr	r1, [r7, #4]
 80103b8:	4798      	blx	r3
 80103ba:	4603      	mov	r3, r0
 80103bc:	76bb      	strb	r3, [r7, #26]
 80103be:	e001      	b.n	80103c4 <tcp_process+0x404>
 80103c0:	23f0      	movs	r3, #240	; 0xf0
 80103c2:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80103c4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d00a      	beq.n	80103e2 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80103cc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80103d0:	f113 0f0d 	cmn.w	r3, #13
 80103d4:	d002      	beq.n	80103dc <tcp_process+0x41c>
              tcp_abort(pcb);
 80103d6:	6878      	ldr	r0, [r7, #4]
 80103d8:	f7fd ff94 	bl	800e304 <tcp_abort>
            }
            return ERR_ABRT;
 80103dc:	f06f 030c 	mvn.w	r3, #12
 80103e0:	e1ce      	b.n	8010780 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80103e2:	6878      	ldr	r0, [r7, #4]
 80103e4:	f000 fae0 	bl	80109a8 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80103e8:	4b68      	ldr	r3, [pc, #416]	; (801058c <tcp_process+0x5cc>)
 80103ea:	881b      	ldrh	r3, [r3, #0]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d005      	beq.n	80103fc <tcp_process+0x43c>
            recv_acked--;
 80103f0:	4b66      	ldr	r3, [pc, #408]	; (801058c <tcp_process+0x5cc>)
 80103f2:	881b      	ldrh	r3, [r3, #0]
 80103f4:	3b01      	subs	r3, #1
 80103f6:	b29a      	uxth	r2, r3
 80103f8:	4b64      	ldr	r3, [pc, #400]	; (801058c <tcp_process+0x5cc>)
 80103fa:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010400:	009a      	lsls	r2, r3, #2
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010406:	005b      	lsls	r3, r3, #1
 8010408:	f241 111c 	movw	r1, #4380	; 0x111c
 801040c:	428b      	cmp	r3, r1
 801040e:	bf38      	it	cc
 8010410:	460b      	movcc	r3, r1
 8010412:	429a      	cmp	r2, r3
 8010414:	d204      	bcs.n	8010420 <tcp_process+0x460>
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801041a:	009b      	lsls	r3, r3, #2
 801041c:	b29b      	uxth	r3, r3
 801041e:	e00d      	b.n	801043c <tcp_process+0x47c>
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010424:	005b      	lsls	r3, r3, #1
 8010426:	f241 121c 	movw	r2, #4380	; 0x111c
 801042a:	4293      	cmp	r3, r2
 801042c:	d904      	bls.n	8010438 <tcp_process+0x478>
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010432:	005b      	lsls	r3, r3, #1
 8010434:	b29b      	uxth	r3, r3
 8010436:	e001      	b.n	801043c <tcp_process+0x47c>
 8010438:	f241 131c 	movw	r3, #4380	; 0x111c
 801043c:	687a      	ldr	r2, [r7, #4]
 801043e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8010442:	4b53      	ldr	r3, [pc, #332]	; (8010590 <tcp_process+0x5d0>)
 8010444:	781b      	ldrb	r3, [r3, #0]
 8010446:	f003 0320 	and.w	r3, r3, #32
 801044a:	2b00      	cmp	r3, #0
 801044c:	d037      	beq.n	80104be <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	8b5b      	ldrh	r3, [r3, #26]
 8010452:	f043 0302 	orr.w	r3, r3, #2
 8010456:	b29a      	uxth	r2, r3
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	2207      	movs	r2, #7
 8010460:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8010462:	e02c      	b.n	80104be <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010464:	4b40      	ldr	r3, [pc, #256]	; (8010568 <tcp_process+0x5a8>)
 8010466:	6819      	ldr	r1, [r3, #0]
 8010468:	4b40      	ldr	r3, [pc, #256]	; (801056c <tcp_process+0x5ac>)
 801046a:	881b      	ldrh	r3, [r3, #0]
 801046c:	461a      	mov	r2, r3
 801046e:	4b40      	ldr	r3, [pc, #256]	; (8010570 <tcp_process+0x5b0>)
 8010470:	681b      	ldr	r3, [r3, #0]
 8010472:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010474:	4b3f      	ldr	r3, [pc, #252]	; (8010574 <tcp_process+0x5b4>)
 8010476:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010478:	885b      	ldrh	r3, [r3, #2]
 801047a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801047c:	4a3d      	ldr	r2, [pc, #244]	; (8010574 <tcp_process+0x5b4>)
 801047e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010480:	8812      	ldrh	r2, [r2, #0]
 8010482:	b292      	uxth	r2, r2
 8010484:	9202      	str	r2, [sp, #8]
 8010486:	9301      	str	r3, [sp, #4]
 8010488:	4b3b      	ldr	r3, [pc, #236]	; (8010578 <tcp_process+0x5b8>)
 801048a:	9300      	str	r3, [sp, #0]
 801048c:	4b3b      	ldr	r3, [pc, #236]	; (801057c <tcp_process+0x5bc>)
 801048e:	4602      	mov	r2, r0
 8010490:	6878      	ldr	r0, [r7, #4]
 8010492:	f002 fbdd 	bl	8012c50 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8010496:	e167      	b.n	8010768 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8010498:	4b32      	ldr	r3, [pc, #200]	; (8010564 <tcp_process+0x5a4>)
 801049a:	781b      	ldrb	r3, [r3, #0]
 801049c:	f003 0302 	and.w	r3, r3, #2
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	f000 8161 	beq.w	8010768 <tcp_process+0x7a8>
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104aa:	1e5a      	subs	r2, r3, #1
 80104ac:	4b30      	ldr	r3, [pc, #192]	; (8010570 <tcp_process+0x5b0>)
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	429a      	cmp	r2, r3
 80104b2:	f040 8159 	bne.w	8010768 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80104b6:	6878      	ldr	r0, [r7, #4]
 80104b8:	f002 f9b8 	bl	801282c <tcp_rexmit>
      break;
 80104bc:	e154      	b.n	8010768 <tcp_process+0x7a8>
 80104be:	e153      	b.n	8010768 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80104c0:	6878      	ldr	r0, [r7, #4]
 80104c2:	f000 fa71 	bl	80109a8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80104c6:	4b32      	ldr	r3, [pc, #200]	; (8010590 <tcp_process+0x5d0>)
 80104c8:	781b      	ldrb	r3, [r3, #0]
 80104ca:	f003 0320 	and.w	r3, r3, #32
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	f000 814c 	beq.w	801076c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	8b5b      	ldrh	r3, [r3, #26]
 80104d8:	f043 0302 	orr.w	r3, r3, #2
 80104dc:	b29a      	uxth	r2, r3
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	2207      	movs	r2, #7
 80104e6:	751a      	strb	r2, [r3, #20]
      }
      break;
 80104e8:	e140      	b.n	801076c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80104ea:	6878      	ldr	r0, [r7, #4]
 80104ec:	f000 fa5c 	bl	80109a8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80104f0:	4b27      	ldr	r3, [pc, #156]	; (8010590 <tcp_process+0x5d0>)
 80104f2:	781b      	ldrb	r3, [r3, #0]
 80104f4:	f003 0320 	and.w	r3, r3, #32
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d071      	beq.n	80105e0 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80104fc:	4b19      	ldr	r3, [pc, #100]	; (8010564 <tcp_process+0x5a4>)
 80104fe:	781b      	ldrb	r3, [r3, #0]
 8010500:	f003 0310 	and.w	r3, r3, #16
 8010504:	2b00      	cmp	r3, #0
 8010506:	d060      	beq.n	80105ca <tcp_process+0x60a>
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801050c:	4b16      	ldr	r3, [pc, #88]	; (8010568 <tcp_process+0x5a8>)
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	429a      	cmp	r2, r3
 8010512:	d15a      	bne.n	80105ca <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010518:	2b00      	cmp	r3, #0
 801051a:	d156      	bne.n	80105ca <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	8b5b      	ldrh	r3, [r3, #26]
 8010520:	f043 0302 	orr.w	r3, r3, #2
 8010524:	b29a      	uxth	r2, r3
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801052a:	6878      	ldr	r0, [r7, #4]
 801052c:	f7fe fdbe 	bl	800f0ac <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8010530:	4b18      	ldr	r3, [pc, #96]	; (8010594 <tcp_process+0x5d4>)
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	687a      	ldr	r2, [r7, #4]
 8010536:	429a      	cmp	r2, r3
 8010538:	d105      	bne.n	8010546 <tcp_process+0x586>
 801053a:	4b16      	ldr	r3, [pc, #88]	; (8010594 <tcp_process+0x5d4>)
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	68db      	ldr	r3, [r3, #12]
 8010540:	4a14      	ldr	r2, [pc, #80]	; (8010594 <tcp_process+0x5d4>)
 8010542:	6013      	str	r3, [r2, #0]
 8010544:	e02e      	b.n	80105a4 <tcp_process+0x5e4>
 8010546:	4b13      	ldr	r3, [pc, #76]	; (8010594 <tcp_process+0x5d4>)
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	617b      	str	r3, [r7, #20]
 801054c:	e027      	b.n	801059e <tcp_process+0x5de>
 801054e:	697b      	ldr	r3, [r7, #20]
 8010550:	68db      	ldr	r3, [r3, #12]
 8010552:	687a      	ldr	r2, [r7, #4]
 8010554:	429a      	cmp	r2, r3
 8010556:	d11f      	bne.n	8010598 <tcp_process+0x5d8>
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	68da      	ldr	r2, [r3, #12]
 801055c:	697b      	ldr	r3, [r7, #20]
 801055e:	60da      	str	r2, [r3, #12]
 8010560:	e020      	b.n	80105a4 <tcp_process+0x5e4>
 8010562:	bf00      	nop
 8010564:	200004c0 	.word	0x200004c0
 8010568:	200004b8 	.word	0x200004b8
 801056c:	200004be 	.word	0x200004be
 8010570:	200004b4 	.word	0x200004b4
 8010574:	200004a4 	.word	0x200004a4
 8010578:	20004034 	.word	0x20004034
 801057c:	20004038 	.word	0x20004038
 8010580:	0801ee0c 	.word	0x0801ee0c
 8010584:	0801f0ac 	.word	0x0801f0ac
 8010588:	0801ee58 	.word	0x0801ee58
 801058c:	200004bc 	.word	0x200004bc
 8010590:	200004c1 	.word	0x200004c1
 8010594:	20007148 	.word	0x20007148
 8010598:	697b      	ldr	r3, [r7, #20]
 801059a:	68db      	ldr	r3, [r3, #12]
 801059c:	617b      	str	r3, [r7, #20]
 801059e:	697b      	ldr	r3, [r7, #20]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d1d4      	bne.n	801054e <tcp_process+0x58e>
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	2200      	movs	r2, #0
 80105a8:	60da      	str	r2, [r3, #12]
 80105aa:	4b77      	ldr	r3, [pc, #476]	; (8010788 <tcp_process+0x7c8>)
 80105ac:	2201      	movs	r2, #1
 80105ae:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	220a      	movs	r2, #10
 80105b4:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80105b6:	4b75      	ldr	r3, [pc, #468]	; (801078c <tcp_process+0x7cc>)
 80105b8:	681a      	ldr	r2, [r3, #0]
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	60da      	str	r2, [r3, #12]
 80105be:	4a73      	ldr	r2, [pc, #460]	; (801078c <tcp_process+0x7cc>)
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	6013      	str	r3, [r2, #0]
 80105c4:	f002 fd04 	bl	8012fd0 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80105c8:	e0d2      	b.n	8010770 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	8b5b      	ldrh	r3, [r3, #26]
 80105ce:	f043 0302 	orr.w	r3, r3, #2
 80105d2:	b29a      	uxth	r2, r3
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2208      	movs	r2, #8
 80105dc:	751a      	strb	r2, [r3, #20]
      break;
 80105de:	e0c7      	b.n	8010770 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80105e0:	4b6b      	ldr	r3, [pc, #428]	; (8010790 <tcp_process+0x7d0>)
 80105e2:	781b      	ldrb	r3, [r3, #0]
 80105e4:	f003 0310 	and.w	r3, r3, #16
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	f000 80c1 	beq.w	8010770 <tcp_process+0x7b0>
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80105f2:	4b68      	ldr	r3, [pc, #416]	; (8010794 <tcp_process+0x7d4>)
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	429a      	cmp	r2, r3
 80105f8:	f040 80ba 	bne.w	8010770 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010600:	2b00      	cmp	r3, #0
 8010602:	f040 80b5 	bne.w	8010770 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	2206      	movs	r2, #6
 801060a:	751a      	strb	r2, [r3, #20]
      break;
 801060c:	e0b0      	b.n	8010770 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801060e:	6878      	ldr	r0, [r7, #4]
 8010610:	f000 f9ca 	bl	80109a8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8010614:	4b60      	ldr	r3, [pc, #384]	; (8010798 <tcp_process+0x7d8>)
 8010616:	781b      	ldrb	r3, [r3, #0]
 8010618:	f003 0320 	and.w	r3, r3, #32
 801061c:	2b00      	cmp	r3, #0
 801061e:	f000 80a9 	beq.w	8010774 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	8b5b      	ldrh	r3, [r3, #26]
 8010626:	f043 0302 	orr.w	r3, r3, #2
 801062a:	b29a      	uxth	r2, r3
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8010630:	6878      	ldr	r0, [r7, #4]
 8010632:	f7fe fd3b 	bl	800f0ac <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8010636:	4b59      	ldr	r3, [pc, #356]	; (801079c <tcp_process+0x7dc>)
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	687a      	ldr	r2, [r7, #4]
 801063c:	429a      	cmp	r2, r3
 801063e:	d105      	bne.n	801064c <tcp_process+0x68c>
 8010640:	4b56      	ldr	r3, [pc, #344]	; (801079c <tcp_process+0x7dc>)
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	68db      	ldr	r3, [r3, #12]
 8010646:	4a55      	ldr	r2, [pc, #340]	; (801079c <tcp_process+0x7dc>)
 8010648:	6013      	str	r3, [r2, #0]
 801064a:	e013      	b.n	8010674 <tcp_process+0x6b4>
 801064c:	4b53      	ldr	r3, [pc, #332]	; (801079c <tcp_process+0x7dc>)
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	613b      	str	r3, [r7, #16]
 8010652:	e00c      	b.n	801066e <tcp_process+0x6ae>
 8010654:	693b      	ldr	r3, [r7, #16]
 8010656:	68db      	ldr	r3, [r3, #12]
 8010658:	687a      	ldr	r2, [r7, #4]
 801065a:	429a      	cmp	r2, r3
 801065c:	d104      	bne.n	8010668 <tcp_process+0x6a8>
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	68da      	ldr	r2, [r3, #12]
 8010662:	693b      	ldr	r3, [r7, #16]
 8010664:	60da      	str	r2, [r3, #12]
 8010666:	e005      	b.n	8010674 <tcp_process+0x6b4>
 8010668:	693b      	ldr	r3, [r7, #16]
 801066a:	68db      	ldr	r3, [r3, #12]
 801066c:	613b      	str	r3, [r7, #16]
 801066e:	693b      	ldr	r3, [r7, #16]
 8010670:	2b00      	cmp	r3, #0
 8010672:	d1ef      	bne.n	8010654 <tcp_process+0x694>
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	2200      	movs	r2, #0
 8010678:	60da      	str	r2, [r3, #12]
 801067a:	4b43      	ldr	r3, [pc, #268]	; (8010788 <tcp_process+0x7c8>)
 801067c:	2201      	movs	r2, #1
 801067e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	220a      	movs	r2, #10
 8010684:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010686:	4b41      	ldr	r3, [pc, #260]	; (801078c <tcp_process+0x7cc>)
 8010688:	681a      	ldr	r2, [r3, #0]
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	60da      	str	r2, [r3, #12]
 801068e:	4a3f      	ldr	r2, [pc, #252]	; (801078c <tcp_process+0x7cc>)
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	6013      	str	r3, [r2, #0]
 8010694:	f002 fc9c 	bl	8012fd0 <tcp_timer_needed>
      }
      break;
 8010698:	e06c      	b.n	8010774 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801069a:	6878      	ldr	r0, [r7, #4]
 801069c:	f000 f984 	bl	80109a8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80106a0:	4b3b      	ldr	r3, [pc, #236]	; (8010790 <tcp_process+0x7d0>)
 80106a2:	781b      	ldrb	r3, [r3, #0]
 80106a4:	f003 0310 	and.w	r3, r3, #16
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	d065      	beq.n	8010778 <tcp_process+0x7b8>
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80106b0:	4b38      	ldr	r3, [pc, #224]	; (8010794 <tcp_process+0x7d4>)
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	429a      	cmp	r2, r3
 80106b6:	d15f      	bne.n	8010778 <tcp_process+0x7b8>
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d15b      	bne.n	8010778 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80106c0:	6878      	ldr	r0, [r7, #4]
 80106c2:	f7fe fcf3 	bl	800f0ac <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80106c6:	4b35      	ldr	r3, [pc, #212]	; (801079c <tcp_process+0x7dc>)
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	687a      	ldr	r2, [r7, #4]
 80106cc:	429a      	cmp	r2, r3
 80106ce:	d105      	bne.n	80106dc <tcp_process+0x71c>
 80106d0:	4b32      	ldr	r3, [pc, #200]	; (801079c <tcp_process+0x7dc>)
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	68db      	ldr	r3, [r3, #12]
 80106d6:	4a31      	ldr	r2, [pc, #196]	; (801079c <tcp_process+0x7dc>)
 80106d8:	6013      	str	r3, [r2, #0]
 80106da:	e013      	b.n	8010704 <tcp_process+0x744>
 80106dc:	4b2f      	ldr	r3, [pc, #188]	; (801079c <tcp_process+0x7dc>)
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	60fb      	str	r3, [r7, #12]
 80106e2:	e00c      	b.n	80106fe <tcp_process+0x73e>
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	68db      	ldr	r3, [r3, #12]
 80106e8:	687a      	ldr	r2, [r7, #4]
 80106ea:	429a      	cmp	r2, r3
 80106ec:	d104      	bne.n	80106f8 <tcp_process+0x738>
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	68da      	ldr	r2, [r3, #12]
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	60da      	str	r2, [r3, #12]
 80106f6:	e005      	b.n	8010704 <tcp_process+0x744>
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	68db      	ldr	r3, [r3, #12]
 80106fc:	60fb      	str	r3, [r7, #12]
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	2b00      	cmp	r3, #0
 8010702:	d1ef      	bne.n	80106e4 <tcp_process+0x724>
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	2200      	movs	r2, #0
 8010708:	60da      	str	r2, [r3, #12]
 801070a:	4b1f      	ldr	r3, [pc, #124]	; (8010788 <tcp_process+0x7c8>)
 801070c:	2201      	movs	r2, #1
 801070e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	220a      	movs	r2, #10
 8010714:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010716:	4b1d      	ldr	r3, [pc, #116]	; (801078c <tcp_process+0x7cc>)
 8010718:	681a      	ldr	r2, [r3, #0]
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	60da      	str	r2, [r3, #12]
 801071e:	4a1b      	ldr	r2, [pc, #108]	; (801078c <tcp_process+0x7cc>)
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	6013      	str	r3, [r2, #0]
 8010724:	f002 fc54 	bl	8012fd0 <tcp_timer_needed>
      }
      break;
 8010728:	e026      	b.n	8010778 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801072a:	6878      	ldr	r0, [r7, #4]
 801072c:	f000 f93c 	bl	80109a8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8010730:	4b17      	ldr	r3, [pc, #92]	; (8010790 <tcp_process+0x7d0>)
 8010732:	781b      	ldrb	r3, [r3, #0]
 8010734:	f003 0310 	and.w	r3, r3, #16
 8010738:	2b00      	cmp	r3, #0
 801073a:	d01f      	beq.n	801077c <tcp_process+0x7bc>
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010740:	4b14      	ldr	r3, [pc, #80]	; (8010794 <tcp_process+0x7d4>)
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	429a      	cmp	r2, r3
 8010746:	d119      	bne.n	801077c <tcp_process+0x7bc>
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801074c:	2b00      	cmp	r3, #0
 801074e:	d115      	bne.n	801077c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8010750:	4b11      	ldr	r3, [pc, #68]	; (8010798 <tcp_process+0x7d8>)
 8010752:	781b      	ldrb	r3, [r3, #0]
 8010754:	f043 0310 	orr.w	r3, r3, #16
 8010758:	b2da      	uxtb	r2, r3
 801075a:	4b0f      	ldr	r3, [pc, #60]	; (8010798 <tcp_process+0x7d8>)
 801075c:	701a      	strb	r2, [r3, #0]
      }
      break;
 801075e:	e00d      	b.n	801077c <tcp_process+0x7bc>
    default:
      break;
 8010760:	bf00      	nop
 8010762:	e00c      	b.n	801077e <tcp_process+0x7be>
      break;
 8010764:	bf00      	nop
 8010766:	e00a      	b.n	801077e <tcp_process+0x7be>
      break;
 8010768:	bf00      	nop
 801076a:	e008      	b.n	801077e <tcp_process+0x7be>
      break;
 801076c:	bf00      	nop
 801076e:	e006      	b.n	801077e <tcp_process+0x7be>
      break;
 8010770:	bf00      	nop
 8010772:	e004      	b.n	801077e <tcp_process+0x7be>
      break;
 8010774:	bf00      	nop
 8010776:	e002      	b.n	801077e <tcp_process+0x7be>
      break;
 8010778:	bf00      	nop
 801077a:	e000      	b.n	801077e <tcp_process+0x7be>
      break;
 801077c:	bf00      	nop
  }
  return ERR_OK;
 801077e:	2300      	movs	r3, #0
}
 8010780:	4618      	mov	r0, r3
 8010782:	3724      	adds	r7, #36	; 0x24
 8010784:	46bd      	mov	sp, r7
 8010786:	bd90      	pop	{r4, r7, pc}
 8010788:	20007144 	.word	0x20007144
 801078c:	20007158 	.word	0x20007158
 8010790:	200004c0 	.word	0x200004c0
 8010794:	200004b8 	.word	0x200004b8
 8010798:	200004c1 	.word	0x200004c1
 801079c:	20007148 	.word	0x20007148

080107a0 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80107a0:	b590      	push	{r4, r7, lr}
 80107a2:	b085      	sub	sp, #20
 80107a4:	af00      	add	r7, sp, #0
 80107a6:	6078      	str	r0, [r7, #4]
 80107a8:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d106      	bne.n	80107be <tcp_oos_insert_segment+0x1e>
 80107b0:	4b3b      	ldr	r3, [pc, #236]	; (80108a0 <tcp_oos_insert_segment+0x100>)
 80107b2:	f240 421f 	movw	r2, #1055	; 0x41f
 80107b6:	493b      	ldr	r1, [pc, #236]	; (80108a4 <tcp_oos_insert_segment+0x104>)
 80107b8:	483b      	ldr	r0, [pc, #236]	; (80108a8 <tcp_oos_insert_segment+0x108>)
 80107ba:	f008 f88d 	bl	80188d8 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	68db      	ldr	r3, [r3, #12]
 80107c2:	899b      	ldrh	r3, [r3, #12]
 80107c4:	b29b      	uxth	r3, r3
 80107c6:	4618      	mov	r0, r3
 80107c8:	f7fb fd74 	bl	800c2b4 <lwip_htons>
 80107cc:	4603      	mov	r3, r0
 80107ce:	b2db      	uxtb	r3, r3
 80107d0:	f003 0301 	and.w	r3, r3, #1
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d028      	beq.n	801082a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80107d8:	6838      	ldr	r0, [r7, #0]
 80107da:	f7fe fa67 	bl	800ecac <tcp_segs_free>
    next = NULL;
 80107de:	2300      	movs	r3, #0
 80107e0:	603b      	str	r3, [r7, #0]
 80107e2:	e056      	b.n	8010892 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80107e4:	683b      	ldr	r3, [r7, #0]
 80107e6:	68db      	ldr	r3, [r3, #12]
 80107e8:	899b      	ldrh	r3, [r3, #12]
 80107ea:	b29b      	uxth	r3, r3
 80107ec:	4618      	mov	r0, r3
 80107ee:	f7fb fd61 	bl	800c2b4 <lwip_htons>
 80107f2:	4603      	mov	r3, r0
 80107f4:	b2db      	uxtb	r3, r3
 80107f6:	f003 0301 	and.w	r3, r3, #1
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d00d      	beq.n	801081a <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	68db      	ldr	r3, [r3, #12]
 8010802:	899b      	ldrh	r3, [r3, #12]
 8010804:	b29c      	uxth	r4, r3
 8010806:	2001      	movs	r0, #1
 8010808:	f7fb fd54 	bl	800c2b4 <lwip_htons>
 801080c:	4603      	mov	r3, r0
 801080e:	461a      	mov	r2, r3
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	68db      	ldr	r3, [r3, #12]
 8010814:	4322      	orrs	r2, r4
 8010816:	b292      	uxth	r2, r2
 8010818:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801081a:	683b      	ldr	r3, [r7, #0]
 801081c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801081e:	683b      	ldr	r3, [r7, #0]
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8010824:	68f8      	ldr	r0, [r7, #12]
 8010826:	f7fe fa55 	bl	800ecd4 <tcp_seg_free>
    while (next &&
 801082a:	683b      	ldr	r3, [r7, #0]
 801082c:	2b00      	cmp	r3, #0
 801082e:	d00e      	beq.n	801084e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	891b      	ldrh	r3, [r3, #8]
 8010834:	461a      	mov	r2, r3
 8010836:	4b1d      	ldr	r3, [pc, #116]	; (80108ac <tcp_oos_insert_segment+0x10c>)
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	441a      	add	r2, r3
 801083c:	683b      	ldr	r3, [r7, #0]
 801083e:	68db      	ldr	r3, [r3, #12]
 8010840:	685b      	ldr	r3, [r3, #4]
 8010842:	6839      	ldr	r1, [r7, #0]
 8010844:	8909      	ldrh	r1, [r1, #8]
 8010846:	440b      	add	r3, r1
 8010848:	1ad3      	subs	r3, r2, r3
    while (next &&
 801084a:	2b00      	cmp	r3, #0
 801084c:	daca      	bge.n	80107e4 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801084e:	683b      	ldr	r3, [r7, #0]
 8010850:	2b00      	cmp	r3, #0
 8010852:	d01e      	beq.n	8010892 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	891b      	ldrh	r3, [r3, #8]
 8010858:	461a      	mov	r2, r3
 801085a:	4b14      	ldr	r3, [pc, #80]	; (80108ac <tcp_oos_insert_segment+0x10c>)
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	441a      	add	r2, r3
 8010860:	683b      	ldr	r3, [r7, #0]
 8010862:	68db      	ldr	r3, [r3, #12]
 8010864:	685b      	ldr	r3, [r3, #4]
 8010866:	1ad3      	subs	r3, r2, r3
    if (next &&
 8010868:	2b00      	cmp	r3, #0
 801086a:	dd12      	ble.n	8010892 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801086c:	683b      	ldr	r3, [r7, #0]
 801086e:	68db      	ldr	r3, [r3, #12]
 8010870:	685b      	ldr	r3, [r3, #4]
 8010872:	b29a      	uxth	r2, r3
 8010874:	4b0d      	ldr	r3, [pc, #52]	; (80108ac <tcp_oos_insert_segment+0x10c>)
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	b29b      	uxth	r3, r3
 801087a:	1ad3      	subs	r3, r2, r3
 801087c:	b29a      	uxth	r2, r3
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	685a      	ldr	r2, [r3, #4]
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	891b      	ldrh	r3, [r3, #8]
 801088a:	4619      	mov	r1, r3
 801088c:	4610      	mov	r0, r2
 801088e:	f7fc fe23 	bl	800d4d8 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	683a      	ldr	r2, [r7, #0]
 8010896:	601a      	str	r2, [r3, #0]
}
 8010898:	bf00      	nop
 801089a:	3714      	adds	r7, #20
 801089c:	46bd      	mov	sp, r7
 801089e:	bd90      	pop	{r4, r7, pc}
 80108a0:	0801ee0c 	.word	0x0801ee0c
 80108a4:	0801f0cc 	.word	0x0801f0cc
 80108a8:	0801ee58 	.word	0x0801ee58
 80108ac:	200004b4 	.word	0x200004b4

080108b0 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80108b0:	b5b0      	push	{r4, r5, r7, lr}
 80108b2:	b086      	sub	sp, #24
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	60f8      	str	r0, [r7, #12]
 80108b8:	60b9      	str	r1, [r7, #8]
 80108ba:	607a      	str	r2, [r7, #4]
 80108bc:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80108be:	e03e      	b.n	801093e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80108c0:	68bb      	ldr	r3, [r7, #8]
 80108c2:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80108c4:	68bb      	ldr	r3, [r7, #8]
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80108ca:	697b      	ldr	r3, [r7, #20]
 80108cc:	685b      	ldr	r3, [r3, #4]
 80108ce:	4618      	mov	r0, r3
 80108d0:	f7fd f810 	bl	800d8f4 <pbuf_clen>
 80108d4:	4603      	mov	r3, r0
 80108d6:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80108de:	8a7a      	ldrh	r2, [r7, #18]
 80108e0:	429a      	cmp	r2, r3
 80108e2:	d906      	bls.n	80108f2 <tcp_free_acked_segments+0x42>
 80108e4:	4b2a      	ldr	r3, [pc, #168]	; (8010990 <tcp_free_acked_segments+0xe0>)
 80108e6:	f240 4257 	movw	r2, #1111	; 0x457
 80108ea:	492a      	ldr	r1, [pc, #168]	; (8010994 <tcp_free_acked_segments+0xe4>)
 80108ec:	482a      	ldr	r0, [pc, #168]	; (8010998 <tcp_free_acked_segments+0xe8>)
 80108ee:	f007 fff3 	bl	80188d8 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80108f8:	8a7b      	ldrh	r3, [r7, #18]
 80108fa:	1ad3      	subs	r3, r2, r3
 80108fc:	b29a      	uxth	r2, r3
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8010904:	697b      	ldr	r3, [r7, #20]
 8010906:	891a      	ldrh	r2, [r3, #8]
 8010908:	4b24      	ldr	r3, [pc, #144]	; (801099c <tcp_free_acked_segments+0xec>)
 801090a:	881b      	ldrh	r3, [r3, #0]
 801090c:	4413      	add	r3, r2
 801090e:	b29a      	uxth	r2, r3
 8010910:	4b22      	ldr	r3, [pc, #136]	; (801099c <tcp_free_acked_segments+0xec>)
 8010912:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8010914:	6978      	ldr	r0, [r7, #20]
 8010916:	f7fe f9dd 	bl	800ecd4 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010920:	2b00      	cmp	r3, #0
 8010922:	d00c      	beq.n	801093e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8010924:	68bb      	ldr	r3, [r7, #8]
 8010926:	2b00      	cmp	r3, #0
 8010928:	d109      	bne.n	801093e <tcp_free_acked_segments+0x8e>
 801092a:	683b      	ldr	r3, [r7, #0]
 801092c:	2b00      	cmp	r3, #0
 801092e:	d106      	bne.n	801093e <tcp_free_acked_segments+0x8e>
 8010930:	4b17      	ldr	r3, [pc, #92]	; (8010990 <tcp_free_acked_segments+0xe0>)
 8010932:	f240 4262 	movw	r2, #1122	; 0x462
 8010936:	491a      	ldr	r1, [pc, #104]	; (80109a0 <tcp_free_acked_segments+0xf0>)
 8010938:	4817      	ldr	r0, [pc, #92]	; (8010998 <tcp_free_acked_segments+0xe8>)
 801093a:	f007 ffcd 	bl	80188d8 <iprintf>
  while (seg_list != NULL &&
 801093e:	68bb      	ldr	r3, [r7, #8]
 8010940:	2b00      	cmp	r3, #0
 8010942:	d020      	beq.n	8010986 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8010944:	68bb      	ldr	r3, [r7, #8]
 8010946:	68db      	ldr	r3, [r3, #12]
 8010948:	685b      	ldr	r3, [r3, #4]
 801094a:	4618      	mov	r0, r3
 801094c:	f7fb fcc7 	bl	800c2de <lwip_htonl>
 8010950:	4604      	mov	r4, r0
 8010952:	68bb      	ldr	r3, [r7, #8]
 8010954:	891b      	ldrh	r3, [r3, #8]
 8010956:	461d      	mov	r5, r3
 8010958:	68bb      	ldr	r3, [r7, #8]
 801095a:	68db      	ldr	r3, [r3, #12]
 801095c:	899b      	ldrh	r3, [r3, #12]
 801095e:	b29b      	uxth	r3, r3
 8010960:	4618      	mov	r0, r3
 8010962:	f7fb fca7 	bl	800c2b4 <lwip_htons>
 8010966:	4603      	mov	r3, r0
 8010968:	b2db      	uxtb	r3, r3
 801096a:	f003 0303 	and.w	r3, r3, #3
 801096e:	2b00      	cmp	r3, #0
 8010970:	d001      	beq.n	8010976 <tcp_free_acked_segments+0xc6>
 8010972:	2301      	movs	r3, #1
 8010974:	e000      	b.n	8010978 <tcp_free_acked_segments+0xc8>
 8010976:	2300      	movs	r3, #0
 8010978:	442b      	add	r3, r5
 801097a:	18e2      	adds	r2, r4, r3
 801097c:	4b09      	ldr	r3, [pc, #36]	; (80109a4 <tcp_free_acked_segments+0xf4>)
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8010982:	2b00      	cmp	r3, #0
 8010984:	dd9c      	ble.n	80108c0 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8010986:	68bb      	ldr	r3, [r7, #8]
}
 8010988:	4618      	mov	r0, r3
 801098a:	3718      	adds	r7, #24
 801098c:	46bd      	mov	sp, r7
 801098e:	bdb0      	pop	{r4, r5, r7, pc}
 8010990:	0801ee0c 	.word	0x0801ee0c
 8010994:	0801f0f4 	.word	0x0801f0f4
 8010998:	0801ee58 	.word	0x0801ee58
 801099c:	200004bc 	.word	0x200004bc
 80109a0:	0801f11c 	.word	0x0801f11c
 80109a4:	200004b8 	.word	0x200004b8

080109a8 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80109a8:	b5b0      	push	{r4, r5, r7, lr}
 80109aa:	b094      	sub	sp, #80	; 0x50
 80109ac:	af00      	add	r7, sp, #0
 80109ae:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80109b0:	2300      	movs	r3, #0
 80109b2:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d106      	bne.n	80109c8 <tcp_receive+0x20>
 80109ba:	4ba6      	ldr	r3, [pc, #664]	; (8010c54 <tcp_receive+0x2ac>)
 80109bc:	f240 427b 	movw	r2, #1147	; 0x47b
 80109c0:	49a5      	ldr	r1, [pc, #660]	; (8010c58 <tcp_receive+0x2b0>)
 80109c2:	48a6      	ldr	r0, [pc, #664]	; (8010c5c <tcp_receive+0x2b4>)
 80109c4:	f007 ff88 	bl	80188d8 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	7d1b      	ldrb	r3, [r3, #20]
 80109cc:	2b03      	cmp	r3, #3
 80109ce:	d806      	bhi.n	80109de <tcp_receive+0x36>
 80109d0:	4ba0      	ldr	r3, [pc, #640]	; (8010c54 <tcp_receive+0x2ac>)
 80109d2:	f240 427c 	movw	r2, #1148	; 0x47c
 80109d6:	49a2      	ldr	r1, [pc, #648]	; (8010c60 <tcp_receive+0x2b8>)
 80109d8:	48a0      	ldr	r0, [pc, #640]	; (8010c5c <tcp_receive+0x2b4>)
 80109da:	f007 ff7d 	bl	80188d8 <iprintf>

  if (flags & TCP_ACK) {
 80109de:	4ba1      	ldr	r3, [pc, #644]	; (8010c64 <tcp_receive+0x2bc>)
 80109e0:	781b      	ldrb	r3, [r3, #0]
 80109e2:	f003 0310 	and.w	r3, r3, #16
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	f000 8263 	beq.w	8010eb2 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80109f2:	461a      	mov	r2, r3
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80109f8:	4413      	add	r3, r2
 80109fa:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010a00:	4b99      	ldr	r3, [pc, #612]	; (8010c68 <tcp_receive+0x2c0>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	1ad3      	subs	r3, r2, r3
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	db1b      	blt.n	8010a42 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010a0e:	4b96      	ldr	r3, [pc, #600]	; (8010c68 <tcp_receive+0x2c0>)
 8010a10:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010a12:	429a      	cmp	r2, r3
 8010a14:	d106      	bne.n	8010a24 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8010a1a:	4b94      	ldr	r3, [pc, #592]	; (8010c6c <tcp_receive+0x2c4>)
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	1ad3      	subs	r3, r2, r3
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	db0e      	blt.n	8010a42 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8010a28:	4b90      	ldr	r3, [pc, #576]	; (8010c6c <tcp_receive+0x2c4>)
 8010a2a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010a2c:	429a      	cmp	r2, r3
 8010a2e:	d125      	bne.n	8010a7c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010a30:	4b8f      	ldr	r3, [pc, #572]	; (8010c70 <tcp_receive+0x2c8>)
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	89db      	ldrh	r3, [r3, #14]
 8010a36:	b29a      	uxth	r2, r3
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010a3e:	429a      	cmp	r2, r3
 8010a40:	d91c      	bls.n	8010a7c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8010a42:	4b8b      	ldr	r3, [pc, #556]	; (8010c70 <tcp_receive+0x2c8>)
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	89db      	ldrh	r3, [r3, #14]
 8010a48:	b29a      	uxth	r2, r3
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010a5c:	429a      	cmp	r2, r3
 8010a5e:	d205      	bcs.n	8010a6c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8010a6c:	4b7e      	ldr	r3, [pc, #504]	; (8010c68 <tcp_receive+0x2c0>)
 8010a6e:	681a      	ldr	r2, [r3, #0]
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8010a74:	4b7d      	ldr	r3, [pc, #500]	; (8010c6c <tcp_receive+0x2c4>)
 8010a76:	681a      	ldr	r2, [r3, #0]
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8010a7c:	4b7b      	ldr	r3, [pc, #492]	; (8010c6c <tcp_receive+0x2c4>)
 8010a7e:	681a      	ldr	r2, [r3, #0]
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a84:	1ad3      	subs	r3, r2, r3
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	dc58      	bgt.n	8010b3c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8010a8a:	4b7a      	ldr	r3, [pc, #488]	; (8010c74 <tcp_receive+0x2cc>)
 8010a8c:	881b      	ldrh	r3, [r3, #0]
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d14b      	bne.n	8010b2a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010a96:	687a      	ldr	r2, [r7, #4]
 8010a98:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8010a9c:	4413      	add	r3, r2
 8010a9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010aa0:	429a      	cmp	r2, r3
 8010aa2:	d142      	bne.n	8010b2a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	db3d      	blt.n	8010b2a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010ab2:	4b6e      	ldr	r3, [pc, #440]	; (8010c6c <tcp_receive+0x2c4>)
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	429a      	cmp	r2, r3
 8010ab8:	d137      	bne.n	8010b2a <tcp_receive+0x182>
              found_dupack = 1;
 8010aba:	2301      	movs	r3, #1
 8010abc:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010ac4:	2bff      	cmp	r3, #255	; 0xff
 8010ac6:	d007      	beq.n	8010ad8 <tcp_receive+0x130>
                ++pcb->dupacks;
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010ace:	3301      	adds	r3, #1
 8010ad0:	b2da      	uxtb	r2, r3
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010ade:	2b03      	cmp	r3, #3
 8010ae0:	d91b      	bls.n	8010b1a <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010aec:	4413      	add	r3, r2
 8010aee:	b29a      	uxth	r2, r3
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010af6:	429a      	cmp	r2, r3
 8010af8:	d30a      	bcc.n	8010b10 <tcp_receive+0x168>
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010b04:	4413      	add	r3, r2
 8010b06:	b29a      	uxth	r2, r3
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010b0e:	e004      	b.n	8010b1a <tcp_receive+0x172>
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010b16:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010b20:	2b02      	cmp	r3, #2
 8010b22:	d902      	bls.n	8010b2a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8010b24:	6878      	ldr	r0, [r7, #4]
 8010b26:	f001 feed 	bl	8012904 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8010b2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	f040 8160 	bne.w	8010df2 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	2200      	movs	r2, #0
 8010b36:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010b3a:	e15a      	b.n	8010df2 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010b3c:	4b4b      	ldr	r3, [pc, #300]	; (8010c6c <tcp_receive+0x2c4>)
 8010b3e:	681a      	ldr	r2, [r3, #0]
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b44:	1ad3      	subs	r3, r2, r3
 8010b46:	3b01      	subs	r3, #1
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	f2c0 814d 	blt.w	8010de8 <tcp_receive+0x440>
 8010b4e:	4b47      	ldr	r3, [pc, #284]	; (8010c6c <tcp_receive+0x2c4>)
 8010b50:	681a      	ldr	r2, [r3, #0]
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010b56:	1ad3      	subs	r3, r2, r3
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	f300 8145 	bgt.w	8010de8 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	8b5b      	ldrh	r3, [r3, #26]
 8010b62:	f003 0304 	and.w	r3, r3, #4
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d010      	beq.n	8010b8c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	8b5b      	ldrh	r3, [r3, #26]
 8010b6e:	f023 0304 	bic.w	r3, r3, #4
 8010b72:	b29a      	uxth	r2, r3
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	2200      	movs	r2, #0
 8010b88:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	2200      	movs	r2, #0
 8010b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010b9a:	10db      	asrs	r3, r3, #3
 8010b9c:	b21b      	sxth	r3, r3
 8010b9e:	b29a      	uxth	r2, r3
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010ba6:	b29b      	uxth	r3, r3
 8010ba8:	4413      	add	r3, r2
 8010baa:	b29b      	uxth	r3, r3
 8010bac:	b21a      	sxth	r2, r3
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8010bb4:	4b2d      	ldr	r3, [pc, #180]	; (8010c6c <tcp_receive+0x2c4>)
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	b29a      	uxth	r2, r3
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010bbe:	b29b      	uxth	r3, r3
 8010bc0:	1ad3      	subs	r3, r2, r3
 8010bc2:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	2200      	movs	r2, #0
 8010bc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8010bcc:	4b27      	ldr	r3, [pc, #156]	; (8010c6c <tcp_receive+0x2c4>)
 8010bce:	681a      	ldr	r2, [r3, #0]
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	7d1b      	ldrb	r3, [r3, #20]
 8010bd8:	2b03      	cmp	r3, #3
 8010bda:	f240 8096 	bls.w	8010d0a <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8010bea:	429a      	cmp	r2, r3
 8010bec:	d244      	bcs.n	8010c78 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	8b5b      	ldrh	r3, [r3, #26]
 8010bf2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d001      	beq.n	8010bfe <tcp_receive+0x256>
 8010bfa:	2301      	movs	r3, #1
 8010bfc:	e000      	b.n	8010c00 <tcp_receive+0x258>
 8010bfe:	2302      	movs	r3, #2
 8010c00:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8010c04:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8010c08:	b29a      	uxth	r2, r3
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010c0e:	fb12 f303 	smulbb	r3, r2, r3
 8010c12:	b29b      	uxth	r3, r3
 8010c14:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010c16:	4293      	cmp	r3, r2
 8010c18:	bf28      	it	cs
 8010c1a:	4613      	movcs	r3, r2
 8010c1c:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010c24:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010c26:	4413      	add	r3, r2
 8010c28:	b29a      	uxth	r2, r3
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010c30:	429a      	cmp	r2, r3
 8010c32:	d309      	bcc.n	8010c48 <tcp_receive+0x2a0>
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010c3a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010c3c:	4413      	add	r3, r2
 8010c3e:	b29a      	uxth	r2, r3
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010c46:	e060      	b.n	8010d0a <tcp_receive+0x362>
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010c4e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010c52:	e05a      	b.n	8010d0a <tcp_receive+0x362>
 8010c54:	0801ee0c 	.word	0x0801ee0c
 8010c58:	0801f13c 	.word	0x0801f13c
 8010c5c:	0801ee58 	.word	0x0801ee58
 8010c60:	0801f158 	.word	0x0801f158
 8010c64:	200004c0 	.word	0x200004c0
 8010c68:	200004b4 	.word	0x200004b4
 8010c6c:	200004b8 	.word	0x200004b8
 8010c70:	200004a4 	.word	0x200004a4
 8010c74:	200004be 	.word	0x200004be
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8010c7e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010c80:	4413      	add	r3, r2
 8010c82:	b29a      	uxth	r2, r3
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8010c8a:	429a      	cmp	r2, r3
 8010c8c:	d309      	bcc.n	8010ca2 <tcp_receive+0x2fa>
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8010c94:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010c96:	4413      	add	r3, r2
 8010c98:	b29a      	uxth	r2, r3
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8010ca0:	e004      	b.n	8010cac <tcp_receive+0x304>
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010ca8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010cb8:	429a      	cmp	r2, r3
 8010cba:	d326      	bcc.n	8010d0a <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010cc8:	1ad3      	subs	r3, r2, r3
 8010cca:	b29a      	uxth	r2, r3
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010cdc:	4413      	add	r3, r2
 8010cde:	b29a      	uxth	r2, r3
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010ce6:	429a      	cmp	r2, r3
 8010ce8:	d30a      	bcc.n	8010d00 <tcp_receive+0x358>
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010cf4:	4413      	add	r3, r2
 8010cf6:	b29a      	uxth	r2, r3
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010cfe:	e004      	b.n	8010d0a <tcp_receive+0x362>
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010d06:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010d12:	4a98      	ldr	r2, [pc, #608]	; (8010f74 <tcp_receive+0x5cc>)
 8010d14:	6878      	ldr	r0, [r7, #4]
 8010d16:	f7ff fdcb 	bl	80108b0 <tcp_free_acked_segments>
 8010d1a:	4602      	mov	r2, r0
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010d28:	4a93      	ldr	r2, [pc, #588]	; (8010f78 <tcp_receive+0x5d0>)
 8010d2a:	6878      	ldr	r0, [r7, #4]
 8010d2c:	f7ff fdc0 	bl	80108b0 <tcp_free_acked_segments>
 8010d30:	4602      	mov	r2, r0
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d104      	bne.n	8010d48 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010d44:	861a      	strh	r2, [r3, #48]	; 0x30
 8010d46:	e002      	b.n	8010d4e <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	2200      	movs	r2, #0
 8010d52:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d103      	bne.n	8010d64 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	2200      	movs	r2, #0
 8010d60:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8010d6a:	4b84      	ldr	r3, [pc, #528]	; (8010f7c <tcp_receive+0x5d4>)
 8010d6c:	881b      	ldrh	r3, [r3, #0]
 8010d6e:	4413      	add	r3, r2
 8010d70:	b29a      	uxth	r2, r3
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	8b5b      	ldrh	r3, [r3, #26]
 8010d7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d035      	beq.n	8010df0 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d118      	bne.n	8010dbe <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d00c      	beq.n	8010dae <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010d9c:	68db      	ldr	r3, [r3, #12]
 8010d9e:	685b      	ldr	r3, [r3, #4]
 8010da0:	4618      	mov	r0, r3
 8010da2:	f7fb fa9c 	bl	800c2de <lwip_htonl>
 8010da6:	4603      	mov	r3, r0
 8010da8:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	dc20      	bgt.n	8010df0 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	8b5b      	ldrh	r3, [r3, #26]
 8010db2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010db6:	b29a      	uxth	r2, r3
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010dbc:	e018      	b.n	8010df0 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010dc6:	68db      	ldr	r3, [r3, #12]
 8010dc8:	685b      	ldr	r3, [r3, #4]
 8010dca:	4618      	mov	r0, r3
 8010dcc:	f7fb fa87 	bl	800c2de <lwip_htonl>
 8010dd0:	4603      	mov	r3, r0
 8010dd2:	1ae3      	subs	r3, r4, r3
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	dc0b      	bgt.n	8010df0 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	8b5b      	ldrh	r3, [r3, #26]
 8010ddc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010de0:	b29a      	uxth	r2, r3
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010de6:	e003      	b.n	8010df0 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8010de8:	6878      	ldr	r0, [r7, #4]
 8010dea:	f001 ff81 	bl	8012cf0 <tcp_send_empty_ack>
 8010dee:	e000      	b.n	8010df2 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010df0:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d05b      	beq.n	8010eb2 <tcp_receive+0x50a>
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010dfe:	4b60      	ldr	r3, [pc, #384]	; (8010f80 <tcp_receive+0x5d8>)
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	1ad3      	subs	r3, r2, r3
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	da54      	bge.n	8010eb2 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8010e08:	4b5e      	ldr	r3, [pc, #376]	; (8010f84 <tcp_receive+0x5dc>)
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	b29a      	uxth	r2, r3
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e12:	b29b      	uxth	r3, r3
 8010e14:	1ad3      	subs	r3, r2, r3
 8010e16:	b29b      	uxth	r3, r3
 8010e18:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8010e1c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010e26:	10db      	asrs	r3, r3, #3
 8010e28:	b21b      	sxth	r3, r3
 8010e2a:	b29b      	uxth	r3, r3
 8010e2c:	1ad3      	subs	r3, r2, r3
 8010e2e:	b29b      	uxth	r3, r3
 8010e30:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010e3a:	b29a      	uxth	r2, r3
 8010e3c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8010e40:	4413      	add	r3, r2
 8010e42:	b29b      	uxth	r3, r3
 8010e44:	b21a      	sxth	r2, r3
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8010e4a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	da05      	bge.n	8010e5e <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8010e52:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8010e56:	425b      	negs	r3, r3
 8010e58:	b29b      	uxth	r3, r3
 8010e5a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8010e5e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010e68:	109b      	asrs	r3, r3, #2
 8010e6a:	b21b      	sxth	r3, r3
 8010e6c:	b29b      	uxth	r3, r3
 8010e6e:	1ad3      	subs	r3, r2, r3
 8010e70:	b29b      	uxth	r3, r3
 8010e72:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010e7c:	b29a      	uxth	r2, r3
 8010e7e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8010e82:	4413      	add	r3, r2
 8010e84:	b29b      	uxth	r3, r3
 8010e86:	b21a      	sxth	r2, r3
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010e92:	10db      	asrs	r3, r3, #3
 8010e94:	b21b      	sxth	r3, r3
 8010e96:	b29a      	uxth	r2, r3
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010e9e:	b29b      	uxth	r3, r3
 8010ea0:	4413      	add	r3, r2
 8010ea2:	b29b      	uxth	r3, r3
 8010ea4:	b21a      	sxth	r2, r3
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	2200      	movs	r2, #0
 8010eb0:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8010eb2:	4b35      	ldr	r3, [pc, #212]	; (8010f88 <tcp_receive+0x5e0>)
 8010eb4:	881b      	ldrh	r3, [r3, #0]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	f000 84e1 	beq.w	801187e <tcp_receive+0xed6>
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	7d1b      	ldrb	r3, [r3, #20]
 8010ec0:	2b06      	cmp	r3, #6
 8010ec2:	f200 84dc 	bhi.w	801187e <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010eca:	4b30      	ldr	r3, [pc, #192]	; (8010f8c <tcp_receive+0x5e4>)
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	1ad3      	subs	r3, r2, r3
 8010ed0:	3b01      	subs	r3, #1
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	f2c0 808e 	blt.w	8010ff4 <tcp_receive+0x64c>
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010edc:	4b2a      	ldr	r3, [pc, #168]	; (8010f88 <tcp_receive+0x5e0>)
 8010ede:	881b      	ldrh	r3, [r3, #0]
 8010ee0:	4619      	mov	r1, r3
 8010ee2:	4b2a      	ldr	r3, [pc, #168]	; (8010f8c <tcp_receive+0x5e4>)
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	440b      	add	r3, r1
 8010ee8:	1ad3      	subs	r3, r2, r3
 8010eea:	3301      	adds	r3, #1
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	f300 8081 	bgt.w	8010ff4 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8010ef2:	4b27      	ldr	r3, [pc, #156]	; (8010f90 <tcp_receive+0x5e8>)
 8010ef4:	685b      	ldr	r3, [r3, #4]
 8010ef6:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010efc:	4b23      	ldr	r3, [pc, #140]	; (8010f8c <tcp_receive+0x5e4>)
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	1ad3      	subs	r3, r2, r3
 8010f02:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8010f04:	4b22      	ldr	r3, [pc, #136]	; (8010f90 <tcp_receive+0x5e8>)
 8010f06:	685b      	ldr	r3, [r3, #4]
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d106      	bne.n	8010f1a <tcp_receive+0x572>
 8010f0c:	4b21      	ldr	r3, [pc, #132]	; (8010f94 <tcp_receive+0x5ec>)
 8010f0e:	f240 5294 	movw	r2, #1428	; 0x594
 8010f12:	4921      	ldr	r1, [pc, #132]	; (8010f98 <tcp_receive+0x5f0>)
 8010f14:	4821      	ldr	r0, [pc, #132]	; (8010f9c <tcp_receive+0x5f4>)
 8010f16:	f007 fcdf 	bl	80188d8 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8010f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f1c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8010f20:	4293      	cmp	r3, r2
 8010f22:	d906      	bls.n	8010f32 <tcp_receive+0x58a>
 8010f24:	4b1b      	ldr	r3, [pc, #108]	; (8010f94 <tcp_receive+0x5ec>)
 8010f26:	f240 5295 	movw	r2, #1429	; 0x595
 8010f2a:	491d      	ldr	r1, [pc, #116]	; (8010fa0 <tcp_receive+0x5f8>)
 8010f2c:	481b      	ldr	r0, [pc, #108]	; (8010f9c <tcp_receive+0x5f4>)
 8010f2e:	f007 fcd3 	bl	80188d8 <iprintf>
      off = (u16_t)off32;
 8010f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f34:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8010f38:	4b15      	ldr	r3, [pc, #84]	; (8010f90 <tcp_receive+0x5e8>)
 8010f3a:	685b      	ldr	r3, [r3, #4]
 8010f3c:	891b      	ldrh	r3, [r3, #8]
 8010f3e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8010f42:	429a      	cmp	r2, r3
 8010f44:	d906      	bls.n	8010f54 <tcp_receive+0x5ac>
 8010f46:	4b13      	ldr	r3, [pc, #76]	; (8010f94 <tcp_receive+0x5ec>)
 8010f48:	f240 5297 	movw	r2, #1431	; 0x597
 8010f4c:	4915      	ldr	r1, [pc, #84]	; (8010fa4 <tcp_receive+0x5fc>)
 8010f4e:	4813      	ldr	r0, [pc, #76]	; (8010f9c <tcp_receive+0x5f4>)
 8010f50:	f007 fcc2 	bl	80188d8 <iprintf>
      inseg.len -= off;
 8010f54:	4b0e      	ldr	r3, [pc, #56]	; (8010f90 <tcp_receive+0x5e8>)
 8010f56:	891a      	ldrh	r2, [r3, #8]
 8010f58:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010f5c:	1ad3      	subs	r3, r2, r3
 8010f5e:	b29a      	uxth	r2, r3
 8010f60:	4b0b      	ldr	r3, [pc, #44]	; (8010f90 <tcp_receive+0x5e8>)
 8010f62:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8010f64:	4b0a      	ldr	r3, [pc, #40]	; (8010f90 <tcp_receive+0x5e8>)
 8010f66:	685b      	ldr	r3, [r3, #4]
 8010f68:	891a      	ldrh	r2, [r3, #8]
 8010f6a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010f6e:	1ad3      	subs	r3, r2, r3
 8010f70:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8010f72:	e029      	b.n	8010fc8 <tcp_receive+0x620>
 8010f74:	0801f174 	.word	0x0801f174
 8010f78:	0801f17c 	.word	0x0801f17c
 8010f7c:	200004bc 	.word	0x200004bc
 8010f80:	200004b8 	.word	0x200004b8
 8010f84:	2000714c 	.word	0x2000714c
 8010f88:	200004be 	.word	0x200004be
 8010f8c:	200004b4 	.word	0x200004b4
 8010f90:	20000494 	.word	0x20000494
 8010f94:	0801ee0c 	.word	0x0801ee0c
 8010f98:	0801f184 	.word	0x0801f184
 8010f9c:	0801ee58 	.word	0x0801ee58
 8010fa0:	0801f194 	.word	0x0801f194
 8010fa4:	0801f1a4 	.word	0x0801f1a4
        off -= p->len;
 8010fa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010faa:	895b      	ldrh	r3, [r3, #10]
 8010fac:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8010fb0:	1ad3      	subs	r3, r2, r3
 8010fb2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8010fb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010fb8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010fba:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8010fbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010fbe:	2200      	movs	r2, #0
 8010fc0:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8010fc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010fc4:	681b      	ldr	r3, [r3, #0]
 8010fc6:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8010fc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010fca:	895b      	ldrh	r3, [r3, #10]
 8010fcc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8010fd0:	429a      	cmp	r2, r3
 8010fd2:	d8e9      	bhi.n	8010fa8 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8010fd4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010fd8:	4619      	mov	r1, r3
 8010fda:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8010fdc:	f7fc fb7c 	bl	800d6d8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010fe4:	4a91      	ldr	r2, [pc, #580]	; (801122c <tcp_receive+0x884>)
 8010fe6:	6013      	str	r3, [r2, #0]
 8010fe8:	4b91      	ldr	r3, [pc, #580]	; (8011230 <tcp_receive+0x888>)
 8010fea:	68db      	ldr	r3, [r3, #12]
 8010fec:	4a8f      	ldr	r2, [pc, #572]	; (801122c <tcp_receive+0x884>)
 8010fee:	6812      	ldr	r2, [r2, #0]
 8010ff0:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010ff2:	e00d      	b.n	8011010 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8010ff4:	4b8d      	ldr	r3, [pc, #564]	; (801122c <tcp_receive+0x884>)
 8010ff6:	681a      	ldr	r2, [r3, #0]
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ffc:	1ad3      	subs	r3, r2, r3
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	da06      	bge.n	8011010 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	8b5b      	ldrh	r3, [r3, #26]
 8011006:	f043 0302 	orr.w	r3, r3, #2
 801100a:	b29a      	uxth	r2, r3
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8011010:	4b86      	ldr	r3, [pc, #536]	; (801122c <tcp_receive+0x884>)
 8011012:	681a      	ldr	r2, [r3, #0]
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011018:	1ad3      	subs	r3, r2, r3
 801101a:	2b00      	cmp	r3, #0
 801101c:	f2c0 842a 	blt.w	8011874 <tcp_receive+0xecc>
 8011020:	4b82      	ldr	r3, [pc, #520]	; (801122c <tcp_receive+0x884>)
 8011022:	681a      	ldr	r2, [r3, #0]
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011028:	6879      	ldr	r1, [r7, #4]
 801102a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801102c:	440b      	add	r3, r1
 801102e:	1ad3      	subs	r3, r2, r3
 8011030:	3301      	adds	r3, #1
 8011032:	2b00      	cmp	r3, #0
 8011034:	f300 841e 	bgt.w	8011874 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801103c:	4b7b      	ldr	r3, [pc, #492]	; (801122c <tcp_receive+0x884>)
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	429a      	cmp	r2, r3
 8011042:	f040 829a 	bne.w	801157a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8011046:	4b7a      	ldr	r3, [pc, #488]	; (8011230 <tcp_receive+0x888>)
 8011048:	891c      	ldrh	r4, [r3, #8]
 801104a:	4b79      	ldr	r3, [pc, #484]	; (8011230 <tcp_receive+0x888>)
 801104c:	68db      	ldr	r3, [r3, #12]
 801104e:	899b      	ldrh	r3, [r3, #12]
 8011050:	b29b      	uxth	r3, r3
 8011052:	4618      	mov	r0, r3
 8011054:	f7fb f92e 	bl	800c2b4 <lwip_htons>
 8011058:	4603      	mov	r3, r0
 801105a:	b2db      	uxtb	r3, r3
 801105c:	f003 0303 	and.w	r3, r3, #3
 8011060:	2b00      	cmp	r3, #0
 8011062:	d001      	beq.n	8011068 <tcp_receive+0x6c0>
 8011064:	2301      	movs	r3, #1
 8011066:	e000      	b.n	801106a <tcp_receive+0x6c2>
 8011068:	2300      	movs	r3, #0
 801106a:	4423      	add	r3, r4
 801106c:	b29a      	uxth	r2, r3
 801106e:	4b71      	ldr	r3, [pc, #452]	; (8011234 <tcp_receive+0x88c>)
 8011070:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011076:	4b6f      	ldr	r3, [pc, #444]	; (8011234 <tcp_receive+0x88c>)
 8011078:	881b      	ldrh	r3, [r3, #0]
 801107a:	429a      	cmp	r2, r3
 801107c:	d275      	bcs.n	801116a <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801107e:	4b6c      	ldr	r3, [pc, #432]	; (8011230 <tcp_receive+0x888>)
 8011080:	68db      	ldr	r3, [r3, #12]
 8011082:	899b      	ldrh	r3, [r3, #12]
 8011084:	b29b      	uxth	r3, r3
 8011086:	4618      	mov	r0, r3
 8011088:	f7fb f914 	bl	800c2b4 <lwip_htons>
 801108c:	4603      	mov	r3, r0
 801108e:	b2db      	uxtb	r3, r3
 8011090:	f003 0301 	and.w	r3, r3, #1
 8011094:	2b00      	cmp	r3, #0
 8011096:	d01f      	beq.n	80110d8 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8011098:	4b65      	ldr	r3, [pc, #404]	; (8011230 <tcp_receive+0x888>)
 801109a:	68db      	ldr	r3, [r3, #12]
 801109c:	899b      	ldrh	r3, [r3, #12]
 801109e:	b29b      	uxth	r3, r3
 80110a0:	b21b      	sxth	r3, r3
 80110a2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80110a6:	b21c      	sxth	r4, r3
 80110a8:	4b61      	ldr	r3, [pc, #388]	; (8011230 <tcp_receive+0x888>)
 80110aa:	68db      	ldr	r3, [r3, #12]
 80110ac:	899b      	ldrh	r3, [r3, #12]
 80110ae:	b29b      	uxth	r3, r3
 80110b0:	4618      	mov	r0, r3
 80110b2:	f7fb f8ff 	bl	800c2b4 <lwip_htons>
 80110b6:	4603      	mov	r3, r0
 80110b8:	b2db      	uxtb	r3, r3
 80110ba:	b29b      	uxth	r3, r3
 80110bc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80110c0:	b29b      	uxth	r3, r3
 80110c2:	4618      	mov	r0, r3
 80110c4:	f7fb f8f6 	bl	800c2b4 <lwip_htons>
 80110c8:	4603      	mov	r3, r0
 80110ca:	b21b      	sxth	r3, r3
 80110cc:	4323      	orrs	r3, r4
 80110ce:	b21a      	sxth	r2, r3
 80110d0:	4b57      	ldr	r3, [pc, #348]	; (8011230 <tcp_receive+0x888>)
 80110d2:	68db      	ldr	r3, [r3, #12]
 80110d4:	b292      	uxth	r2, r2
 80110d6:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80110dc:	4b54      	ldr	r3, [pc, #336]	; (8011230 <tcp_receive+0x888>)
 80110de:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80110e0:	4b53      	ldr	r3, [pc, #332]	; (8011230 <tcp_receive+0x888>)
 80110e2:	68db      	ldr	r3, [r3, #12]
 80110e4:	899b      	ldrh	r3, [r3, #12]
 80110e6:	b29b      	uxth	r3, r3
 80110e8:	4618      	mov	r0, r3
 80110ea:	f7fb f8e3 	bl	800c2b4 <lwip_htons>
 80110ee:	4603      	mov	r3, r0
 80110f0:	b2db      	uxtb	r3, r3
 80110f2:	f003 0302 	and.w	r3, r3, #2
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d005      	beq.n	8011106 <tcp_receive+0x75e>
            inseg.len -= 1;
 80110fa:	4b4d      	ldr	r3, [pc, #308]	; (8011230 <tcp_receive+0x888>)
 80110fc:	891b      	ldrh	r3, [r3, #8]
 80110fe:	3b01      	subs	r3, #1
 8011100:	b29a      	uxth	r2, r3
 8011102:	4b4b      	ldr	r3, [pc, #300]	; (8011230 <tcp_receive+0x888>)
 8011104:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8011106:	4b4a      	ldr	r3, [pc, #296]	; (8011230 <tcp_receive+0x888>)
 8011108:	685a      	ldr	r2, [r3, #4]
 801110a:	4b49      	ldr	r3, [pc, #292]	; (8011230 <tcp_receive+0x888>)
 801110c:	891b      	ldrh	r3, [r3, #8]
 801110e:	4619      	mov	r1, r3
 8011110:	4610      	mov	r0, r2
 8011112:	f7fc f9e1 	bl	800d4d8 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8011116:	4b46      	ldr	r3, [pc, #280]	; (8011230 <tcp_receive+0x888>)
 8011118:	891c      	ldrh	r4, [r3, #8]
 801111a:	4b45      	ldr	r3, [pc, #276]	; (8011230 <tcp_receive+0x888>)
 801111c:	68db      	ldr	r3, [r3, #12]
 801111e:	899b      	ldrh	r3, [r3, #12]
 8011120:	b29b      	uxth	r3, r3
 8011122:	4618      	mov	r0, r3
 8011124:	f7fb f8c6 	bl	800c2b4 <lwip_htons>
 8011128:	4603      	mov	r3, r0
 801112a:	b2db      	uxtb	r3, r3
 801112c:	f003 0303 	and.w	r3, r3, #3
 8011130:	2b00      	cmp	r3, #0
 8011132:	d001      	beq.n	8011138 <tcp_receive+0x790>
 8011134:	2301      	movs	r3, #1
 8011136:	e000      	b.n	801113a <tcp_receive+0x792>
 8011138:	2300      	movs	r3, #0
 801113a:	4423      	add	r3, r4
 801113c:	b29a      	uxth	r2, r3
 801113e:	4b3d      	ldr	r3, [pc, #244]	; (8011234 <tcp_receive+0x88c>)
 8011140:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8011142:	4b3c      	ldr	r3, [pc, #240]	; (8011234 <tcp_receive+0x88c>)
 8011144:	881b      	ldrh	r3, [r3, #0]
 8011146:	461a      	mov	r2, r3
 8011148:	4b38      	ldr	r3, [pc, #224]	; (801122c <tcp_receive+0x884>)
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	441a      	add	r2, r3
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011152:	6879      	ldr	r1, [r7, #4]
 8011154:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011156:	440b      	add	r3, r1
 8011158:	429a      	cmp	r2, r3
 801115a:	d006      	beq.n	801116a <tcp_receive+0x7c2>
 801115c:	4b36      	ldr	r3, [pc, #216]	; (8011238 <tcp_receive+0x890>)
 801115e:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8011162:	4936      	ldr	r1, [pc, #216]	; (801123c <tcp_receive+0x894>)
 8011164:	4836      	ldr	r0, [pc, #216]	; (8011240 <tcp_receive+0x898>)
 8011166:	f007 fbb7 	bl	80188d8 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801116e:	2b00      	cmp	r3, #0
 8011170:	f000 80e7 	beq.w	8011342 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8011174:	4b2e      	ldr	r3, [pc, #184]	; (8011230 <tcp_receive+0x888>)
 8011176:	68db      	ldr	r3, [r3, #12]
 8011178:	899b      	ldrh	r3, [r3, #12]
 801117a:	b29b      	uxth	r3, r3
 801117c:	4618      	mov	r0, r3
 801117e:	f7fb f899 	bl	800c2b4 <lwip_htons>
 8011182:	4603      	mov	r3, r0
 8011184:	b2db      	uxtb	r3, r3
 8011186:	f003 0301 	and.w	r3, r3, #1
 801118a:	2b00      	cmp	r3, #0
 801118c:	d010      	beq.n	80111b0 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801118e:	e00a      	b.n	80111a6 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011194:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801119a:	681a      	ldr	r2, [r3, #0]
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 80111a0:	68f8      	ldr	r0, [r7, #12]
 80111a2:	f7fd fd97 	bl	800ecd4 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d1f0      	bne.n	8011190 <tcp_receive+0x7e8>
 80111ae:	e0c8      	b.n	8011342 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80111b4:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80111b6:	e052      	b.n	801125e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80111b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80111ba:	68db      	ldr	r3, [r3, #12]
 80111bc:	899b      	ldrh	r3, [r3, #12]
 80111be:	b29b      	uxth	r3, r3
 80111c0:	4618      	mov	r0, r3
 80111c2:	f7fb f877 	bl	800c2b4 <lwip_htons>
 80111c6:	4603      	mov	r3, r0
 80111c8:	b2db      	uxtb	r3, r3
 80111ca:	f003 0301 	and.w	r3, r3, #1
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d03d      	beq.n	801124e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80111d2:	4b17      	ldr	r3, [pc, #92]	; (8011230 <tcp_receive+0x888>)
 80111d4:	68db      	ldr	r3, [r3, #12]
 80111d6:	899b      	ldrh	r3, [r3, #12]
 80111d8:	b29b      	uxth	r3, r3
 80111da:	4618      	mov	r0, r3
 80111dc:	f7fb f86a 	bl	800c2b4 <lwip_htons>
 80111e0:	4603      	mov	r3, r0
 80111e2:	b2db      	uxtb	r3, r3
 80111e4:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d130      	bne.n	801124e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80111ec:	4b10      	ldr	r3, [pc, #64]	; (8011230 <tcp_receive+0x888>)
 80111ee:	68db      	ldr	r3, [r3, #12]
 80111f0:	899b      	ldrh	r3, [r3, #12]
 80111f2:	b29c      	uxth	r4, r3
 80111f4:	2001      	movs	r0, #1
 80111f6:	f7fb f85d 	bl	800c2b4 <lwip_htons>
 80111fa:	4603      	mov	r3, r0
 80111fc:	461a      	mov	r2, r3
 80111fe:	4b0c      	ldr	r3, [pc, #48]	; (8011230 <tcp_receive+0x888>)
 8011200:	68db      	ldr	r3, [r3, #12]
 8011202:	4322      	orrs	r2, r4
 8011204:	b292      	uxth	r2, r2
 8011206:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8011208:	4b09      	ldr	r3, [pc, #36]	; (8011230 <tcp_receive+0x888>)
 801120a:	891c      	ldrh	r4, [r3, #8]
 801120c:	4b08      	ldr	r3, [pc, #32]	; (8011230 <tcp_receive+0x888>)
 801120e:	68db      	ldr	r3, [r3, #12]
 8011210:	899b      	ldrh	r3, [r3, #12]
 8011212:	b29b      	uxth	r3, r3
 8011214:	4618      	mov	r0, r3
 8011216:	f7fb f84d 	bl	800c2b4 <lwip_htons>
 801121a:	4603      	mov	r3, r0
 801121c:	b2db      	uxtb	r3, r3
 801121e:	f003 0303 	and.w	r3, r3, #3
 8011222:	2b00      	cmp	r3, #0
 8011224:	d00e      	beq.n	8011244 <tcp_receive+0x89c>
 8011226:	2301      	movs	r3, #1
 8011228:	e00d      	b.n	8011246 <tcp_receive+0x89e>
 801122a:	bf00      	nop
 801122c:	200004b4 	.word	0x200004b4
 8011230:	20000494 	.word	0x20000494
 8011234:	200004be 	.word	0x200004be
 8011238:	0801ee0c 	.word	0x0801ee0c
 801123c:	0801f1b4 	.word	0x0801f1b4
 8011240:	0801ee58 	.word	0x0801ee58
 8011244:	2300      	movs	r3, #0
 8011246:	4423      	add	r3, r4
 8011248:	b29a      	uxth	r2, r3
 801124a:	4b98      	ldr	r3, [pc, #608]	; (80114ac <tcp_receive+0xb04>)
 801124c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801124e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011250:	613b      	str	r3, [r7, #16]
              next = next->next;
 8011252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011254:	681b      	ldr	r3, [r3, #0]
 8011256:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8011258:	6938      	ldr	r0, [r7, #16]
 801125a:	f7fd fd3b 	bl	800ecd4 <tcp_seg_free>
            while (next &&
 801125e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011260:	2b00      	cmp	r3, #0
 8011262:	d00e      	beq.n	8011282 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8011264:	4b91      	ldr	r3, [pc, #580]	; (80114ac <tcp_receive+0xb04>)
 8011266:	881b      	ldrh	r3, [r3, #0]
 8011268:	461a      	mov	r2, r3
 801126a:	4b91      	ldr	r3, [pc, #580]	; (80114b0 <tcp_receive+0xb08>)
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	441a      	add	r2, r3
 8011270:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011272:	68db      	ldr	r3, [r3, #12]
 8011274:	685b      	ldr	r3, [r3, #4]
 8011276:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011278:	8909      	ldrh	r1, [r1, #8]
 801127a:	440b      	add	r3, r1
 801127c:	1ad3      	subs	r3, r2, r3
            while (next &&
 801127e:	2b00      	cmp	r3, #0
 8011280:	da9a      	bge.n	80111b8 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8011282:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011284:	2b00      	cmp	r3, #0
 8011286:	d059      	beq.n	801133c <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8011288:	4b88      	ldr	r3, [pc, #544]	; (80114ac <tcp_receive+0xb04>)
 801128a:	881b      	ldrh	r3, [r3, #0]
 801128c:	461a      	mov	r2, r3
 801128e:	4b88      	ldr	r3, [pc, #544]	; (80114b0 <tcp_receive+0xb08>)
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	441a      	add	r2, r3
 8011294:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011296:	68db      	ldr	r3, [r3, #12]
 8011298:	685b      	ldr	r3, [r3, #4]
 801129a:	1ad3      	subs	r3, r2, r3
            if (next &&
 801129c:	2b00      	cmp	r3, #0
 801129e:	dd4d      	ble.n	801133c <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80112a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80112a2:	68db      	ldr	r3, [r3, #12]
 80112a4:	685b      	ldr	r3, [r3, #4]
 80112a6:	b29a      	uxth	r2, r3
 80112a8:	4b81      	ldr	r3, [pc, #516]	; (80114b0 <tcp_receive+0xb08>)
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	b29b      	uxth	r3, r3
 80112ae:	1ad3      	subs	r3, r2, r3
 80112b0:	b29a      	uxth	r2, r3
 80112b2:	4b80      	ldr	r3, [pc, #512]	; (80114b4 <tcp_receive+0xb0c>)
 80112b4:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80112b6:	4b7f      	ldr	r3, [pc, #508]	; (80114b4 <tcp_receive+0xb0c>)
 80112b8:	68db      	ldr	r3, [r3, #12]
 80112ba:	899b      	ldrh	r3, [r3, #12]
 80112bc:	b29b      	uxth	r3, r3
 80112be:	4618      	mov	r0, r3
 80112c0:	f7fa fff8 	bl	800c2b4 <lwip_htons>
 80112c4:	4603      	mov	r3, r0
 80112c6:	b2db      	uxtb	r3, r3
 80112c8:	f003 0302 	and.w	r3, r3, #2
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d005      	beq.n	80112dc <tcp_receive+0x934>
                inseg.len -= 1;
 80112d0:	4b78      	ldr	r3, [pc, #480]	; (80114b4 <tcp_receive+0xb0c>)
 80112d2:	891b      	ldrh	r3, [r3, #8]
 80112d4:	3b01      	subs	r3, #1
 80112d6:	b29a      	uxth	r2, r3
 80112d8:	4b76      	ldr	r3, [pc, #472]	; (80114b4 <tcp_receive+0xb0c>)
 80112da:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80112dc:	4b75      	ldr	r3, [pc, #468]	; (80114b4 <tcp_receive+0xb0c>)
 80112de:	685a      	ldr	r2, [r3, #4]
 80112e0:	4b74      	ldr	r3, [pc, #464]	; (80114b4 <tcp_receive+0xb0c>)
 80112e2:	891b      	ldrh	r3, [r3, #8]
 80112e4:	4619      	mov	r1, r3
 80112e6:	4610      	mov	r0, r2
 80112e8:	f7fc f8f6 	bl	800d4d8 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80112ec:	4b71      	ldr	r3, [pc, #452]	; (80114b4 <tcp_receive+0xb0c>)
 80112ee:	891c      	ldrh	r4, [r3, #8]
 80112f0:	4b70      	ldr	r3, [pc, #448]	; (80114b4 <tcp_receive+0xb0c>)
 80112f2:	68db      	ldr	r3, [r3, #12]
 80112f4:	899b      	ldrh	r3, [r3, #12]
 80112f6:	b29b      	uxth	r3, r3
 80112f8:	4618      	mov	r0, r3
 80112fa:	f7fa ffdb 	bl	800c2b4 <lwip_htons>
 80112fe:	4603      	mov	r3, r0
 8011300:	b2db      	uxtb	r3, r3
 8011302:	f003 0303 	and.w	r3, r3, #3
 8011306:	2b00      	cmp	r3, #0
 8011308:	d001      	beq.n	801130e <tcp_receive+0x966>
 801130a:	2301      	movs	r3, #1
 801130c:	e000      	b.n	8011310 <tcp_receive+0x968>
 801130e:	2300      	movs	r3, #0
 8011310:	4423      	add	r3, r4
 8011312:	b29a      	uxth	r2, r3
 8011314:	4b65      	ldr	r3, [pc, #404]	; (80114ac <tcp_receive+0xb04>)
 8011316:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8011318:	4b64      	ldr	r3, [pc, #400]	; (80114ac <tcp_receive+0xb04>)
 801131a:	881b      	ldrh	r3, [r3, #0]
 801131c:	461a      	mov	r2, r3
 801131e:	4b64      	ldr	r3, [pc, #400]	; (80114b0 <tcp_receive+0xb08>)
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	441a      	add	r2, r3
 8011324:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011326:	68db      	ldr	r3, [r3, #12]
 8011328:	685b      	ldr	r3, [r3, #4]
 801132a:	429a      	cmp	r2, r3
 801132c:	d006      	beq.n	801133c <tcp_receive+0x994>
 801132e:	4b62      	ldr	r3, [pc, #392]	; (80114b8 <tcp_receive+0xb10>)
 8011330:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8011334:	4961      	ldr	r1, [pc, #388]	; (80114bc <tcp_receive+0xb14>)
 8011336:	4862      	ldr	r0, [pc, #392]	; (80114c0 <tcp_receive+0xb18>)
 8011338:	f007 face 	bl	80188d8 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011340:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8011342:	4b5a      	ldr	r3, [pc, #360]	; (80114ac <tcp_receive+0xb04>)
 8011344:	881b      	ldrh	r3, [r3, #0]
 8011346:	461a      	mov	r2, r3
 8011348:	4b59      	ldr	r3, [pc, #356]	; (80114b0 <tcp_receive+0xb08>)
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	441a      	add	r2, r3
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011356:	4b55      	ldr	r3, [pc, #340]	; (80114ac <tcp_receive+0xb04>)
 8011358:	881b      	ldrh	r3, [r3, #0]
 801135a:	429a      	cmp	r2, r3
 801135c:	d206      	bcs.n	801136c <tcp_receive+0x9c4>
 801135e:	4b56      	ldr	r3, [pc, #344]	; (80114b8 <tcp_receive+0xb10>)
 8011360:	f240 6207 	movw	r2, #1543	; 0x607
 8011364:	4957      	ldr	r1, [pc, #348]	; (80114c4 <tcp_receive+0xb1c>)
 8011366:	4856      	ldr	r0, [pc, #344]	; (80114c0 <tcp_receive+0xb18>)
 8011368:	f007 fab6 	bl	80188d8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011370:	4b4e      	ldr	r3, [pc, #312]	; (80114ac <tcp_receive+0xb04>)
 8011372:	881b      	ldrh	r3, [r3, #0]
 8011374:	1ad3      	subs	r3, r2, r3
 8011376:	b29a      	uxth	r2, r3
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801137c:	6878      	ldr	r0, [r7, #4]
 801137e:	f7fc ffcd 	bl	800e31c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8011382:	4b4c      	ldr	r3, [pc, #304]	; (80114b4 <tcp_receive+0xb0c>)
 8011384:	685b      	ldr	r3, [r3, #4]
 8011386:	891b      	ldrh	r3, [r3, #8]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d006      	beq.n	801139a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 801138c:	4b49      	ldr	r3, [pc, #292]	; (80114b4 <tcp_receive+0xb0c>)
 801138e:	685b      	ldr	r3, [r3, #4]
 8011390:	4a4d      	ldr	r2, [pc, #308]	; (80114c8 <tcp_receive+0xb20>)
 8011392:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8011394:	4b47      	ldr	r3, [pc, #284]	; (80114b4 <tcp_receive+0xb0c>)
 8011396:	2200      	movs	r2, #0
 8011398:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801139a:	4b46      	ldr	r3, [pc, #280]	; (80114b4 <tcp_receive+0xb0c>)
 801139c:	68db      	ldr	r3, [r3, #12]
 801139e:	899b      	ldrh	r3, [r3, #12]
 80113a0:	b29b      	uxth	r3, r3
 80113a2:	4618      	mov	r0, r3
 80113a4:	f7fa ff86 	bl	800c2b4 <lwip_htons>
 80113a8:	4603      	mov	r3, r0
 80113aa:	b2db      	uxtb	r3, r3
 80113ac:	f003 0301 	and.w	r3, r3, #1
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	f000 80b8 	beq.w	8011526 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80113b6:	4b45      	ldr	r3, [pc, #276]	; (80114cc <tcp_receive+0xb24>)
 80113b8:	781b      	ldrb	r3, [r3, #0]
 80113ba:	f043 0320 	orr.w	r3, r3, #32
 80113be:	b2da      	uxtb	r2, r3
 80113c0:	4b42      	ldr	r3, [pc, #264]	; (80114cc <tcp_receive+0xb24>)
 80113c2:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80113c4:	e0af      	b.n	8011526 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80113ca:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80113d0:	68db      	ldr	r3, [r3, #12]
 80113d2:	685b      	ldr	r3, [r3, #4]
 80113d4:	4a36      	ldr	r2, [pc, #216]	; (80114b0 <tcp_receive+0xb08>)
 80113d6:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80113d8:	68bb      	ldr	r3, [r7, #8]
 80113da:	891b      	ldrh	r3, [r3, #8]
 80113dc:	461c      	mov	r4, r3
 80113de:	68bb      	ldr	r3, [r7, #8]
 80113e0:	68db      	ldr	r3, [r3, #12]
 80113e2:	899b      	ldrh	r3, [r3, #12]
 80113e4:	b29b      	uxth	r3, r3
 80113e6:	4618      	mov	r0, r3
 80113e8:	f7fa ff64 	bl	800c2b4 <lwip_htons>
 80113ec:	4603      	mov	r3, r0
 80113ee:	b2db      	uxtb	r3, r3
 80113f0:	f003 0303 	and.w	r3, r3, #3
 80113f4:	2b00      	cmp	r3, #0
 80113f6:	d001      	beq.n	80113fc <tcp_receive+0xa54>
 80113f8:	2301      	movs	r3, #1
 80113fa:	e000      	b.n	80113fe <tcp_receive+0xa56>
 80113fc:	2300      	movs	r3, #0
 80113fe:	191a      	adds	r2, r3, r4
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011404:	441a      	add	r2, r3
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801140e:	461c      	mov	r4, r3
 8011410:	68bb      	ldr	r3, [r7, #8]
 8011412:	891b      	ldrh	r3, [r3, #8]
 8011414:	461d      	mov	r5, r3
 8011416:	68bb      	ldr	r3, [r7, #8]
 8011418:	68db      	ldr	r3, [r3, #12]
 801141a:	899b      	ldrh	r3, [r3, #12]
 801141c:	b29b      	uxth	r3, r3
 801141e:	4618      	mov	r0, r3
 8011420:	f7fa ff48 	bl	800c2b4 <lwip_htons>
 8011424:	4603      	mov	r3, r0
 8011426:	b2db      	uxtb	r3, r3
 8011428:	f003 0303 	and.w	r3, r3, #3
 801142c:	2b00      	cmp	r3, #0
 801142e:	d001      	beq.n	8011434 <tcp_receive+0xa8c>
 8011430:	2301      	movs	r3, #1
 8011432:	e000      	b.n	8011436 <tcp_receive+0xa8e>
 8011434:	2300      	movs	r3, #0
 8011436:	442b      	add	r3, r5
 8011438:	429c      	cmp	r4, r3
 801143a:	d206      	bcs.n	801144a <tcp_receive+0xaa2>
 801143c:	4b1e      	ldr	r3, [pc, #120]	; (80114b8 <tcp_receive+0xb10>)
 801143e:	f240 622c 	movw	r2, #1580	; 0x62c
 8011442:	4923      	ldr	r1, [pc, #140]	; (80114d0 <tcp_receive+0xb28>)
 8011444:	481e      	ldr	r0, [pc, #120]	; (80114c0 <tcp_receive+0xb18>)
 8011446:	f007 fa47 	bl	80188d8 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801144a:	68bb      	ldr	r3, [r7, #8]
 801144c:	891b      	ldrh	r3, [r3, #8]
 801144e:	461c      	mov	r4, r3
 8011450:	68bb      	ldr	r3, [r7, #8]
 8011452:	68db      	ldr	r3, [r3, #12]
 8011454:	899b      	ldrh	r3, [r3, #12]
 8011456:	b29b      	uxth	r3, r3
 8011458:	4618      	mov	r0, r3
 801145a:	f7fa ff2b 	bl	800c2b4 <lwip_htons>
 801145e:	4603      	mov	r3, r0
 8011460:	b2db      	uxtb	r3, r3
 8011462:	f003 0303 	and.w	r3, r3, #3
 8011466:	2b00      	cmp	r3, #0
 8011468:	d001      	beq.n	801146e <tcp_receive+0xac6>
 801146a:	2301      	movs	r3, #1
 801146c:	e000      	b.n	8011470 <tcp_receive+0xac8>
 801146e:	2300      	movs	r3, #0
 8011470:	1919      	adds	r1, r3, r4
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011476:	b28b      	uxth	r3, r1
 8011478:	1ad3      	subs	r3, r2, r3
 801147a:	b29a      	uxth	r2, r3
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8011480:	6878      	ldr	r0, [r7, #4]
 8011482:	f7fc ff4b 	bl	800e31c <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8011486:	68bb      	ldr	r3, [r7, #8]
 8011488:	685b      	ldr	r3, [r3, #4]
 801148a:	891b      	ldrh	r3, [r3, #8]
 801148c:	2b00      	cmp	r3, #0
 801148e:	d028      	beq.n	80114e2 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8011490:	4b0d      	ldr	r3, [pc, #52]	; (80114c8 <tcp_receive+0xb20>)
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	2b00      	cmp	r3, #0
 8011496:	d01d      	beq.n	80114d4 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8011498:	4b0b      	ldr	r3, [pc, #44]	; (80114c8 <tcp_receive+0xb20>)
 801149a:	681a      	ldr	r2, [r3, #0]
 801149c:	68bb      	ldr	r3, [r7, #8]
 801149e:	685b      	ldr	r3, [r3, #4]
 80114a0:	4619      	mov	r1, r3
 80114a2:	4610      	mov	r0, r2
 80114a4:	f7fc fa60 	bl	800d968 <pbuf_cat>
 80114a8:	e018      	b.n	80114dc <tcp_receive+0xb34>
 80114aa:	bf00      	nop
 80114ac:	200004be 	.word	0x200004be
 80114b0:	200004b4 	.word	0x200004b4
 80114b4:	20000494 	.word	0x20000494
 80114b8:	0801ee0c 	.word	0x0801ee0c
 80114bc:	0801f1ec 	.word	0x0801f1ec
 80114c0:	0801ee58 	.word	0x0801ee58
 80114c4:	0801f228 	.word	0x0801f228
 80114c8:	200004c4 	.word	0x200004c4
 80114cc:	200004c1 	.word	0x200004c1
 80114d0:	0801f248 	.word	0x0801f248
            } else {
              recv_data = cseg->p;
 80114d4:	68bb      	ldr	r3, [r7, #8]
 80114d6:	685b      	ldr	r3, [r3, #4]
 80114d8:	4a70      	ldr	r2, [pc, #448]	; (801169c <tcp_receive+0xcf4>)
 80114da:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80114dc:	68bb      	ldr	r3, [r7, #8]
 80114de:	2200      	movs	r2, #0
 80114e0:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80114e2:	68bb      	ldr	r3, [r7, #8]
 80114e4:	68db      	ldr	r3, [r3, #12]
 80114e6:	899b      	ldrh	r3, [r3, #12]
 80114e8:	b29b      	uxth	r3, r3
 80114ea:	4618      	mov	r0, r3
 80114ec:	f7fa fee2 	bl	800c2b4 <lwip_htons>
 80114f0:	4603      	mov	r3, r0
 80114f2:	b2db      	uxtb	r3, r3
 80114f4:	f003 0301 	and.w	r3, r3, #1
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d00d      	beq.n	8011518 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80114fc:	4b68      	ldr	r3, [pc, #416]	; (80116a0 <tcp_receive+0xcf8>)
 80114fe:	781b      	ldrb	r3, [r3, #0]
 8011500:	f043 0320 	orr.w	r3, r3, #32
 8011504:	b2da      	uxtb	r2, r3
 8011506:	4b66      	ldr	r3, [pc, #408]	; (80116a0 <tcp_receive+0xcf8>)
 8011508:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	7d1b      	ldrb	r3, [r3, #20]
 801150e:	2b04      	cmp	r3, #4
 8011510:	d102      	bne.n	8011518 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	2207      	movs	r2, #7
 8011516:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8011518:	68bb      	ldr	r3, [r7, #8]
 801151a:	681a      	ldr	r2, [r3, #0]
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8011520:	68b8      	ldr	r0, [r7, #8]
 8011522:	f7fd fbd7 	bl	800ecd4 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801152a:	2b00      	cmp	r3, #0
 801152c:	d008      	beq.n	8011540 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011532:	68db      	ldr	r3, [r3, #12]
 8011534:	685a      	ldr	r2, [r3, #4]
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801153a:	429a      	cmp	r2, r3
 801153c:	f43f af43 	beq.w	80113c6 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	8b5b      	ldrh	r3, [r3, #26]
 8011544:	f003 0301 	and.w	r3, r3, #1
 8011548:	2b00      	cmp	r3, #0
 801154a:	d00e      	beq.n	801156a <tcp_receive+0xbc2>
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	8b5b      	ldrh	r3, [r3, #26]
 8011550:	f023 0301 	bic.w	r3, r3, #1
 8011554:	b29a      	uxth	r2, r3
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	835a      	strh	r2, [r3, #26]
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	8b5b      	ldrh	r3, [r3, #26]
 801155e:	f043 0302 	orr.w	r3, r3, #2
 8011562:	b29a      	uxth	r2, r3
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8011568:	e188      	b.n	801187c <tcp_receive+0xed4>
        tcp_ack(pcb);
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	8b5b      	ldrh	r3, [r3, #26]
 801156e:	f043 0301 	orr.w	r3, r3, #1
 8011572:	b29a      	uxth	r2, r3
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8011578:	e180      	b.n	801187c <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801157e:	2b00      	cmp	r3, #0
 8011580:	d106      	bne.n	8011590 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8011582:	4848      	ldr	r0, [pc, #288]	; (80116a4 <tcp_receive+0xcfc>)
 8011584:	f7fd fbbe 	bl	800ed04 <tcp_seg_copy>
 8011588:	4602      	mov	r2, r0
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	675a      	str	r2, [r3, #116]	; 0x74
 801158e:	e16d      	b.n	801186c <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8011590:	2300      	movs	r3, #0
 8011592:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011598:	63bb      	str	r3, [r7, #56]	; 0x38
 801159a:	e157      	b.n	801184c <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 801159c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801159e:	68db      	ldr	r3, [r3, #12]
 80115a0:	685a      	ldr	r2, [r3, #4]
 80115a2:	4b41      	ldr	r3, [pc, #260]	; (80116a8 <tcp_receive+0xd00>)
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	429a      	cmp	r2, r3
 80115a8:	d11d      	bne.n	80115e6 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80115aa:	4b3e      	ldr	r3, [pc, #248]	; (80116a4 <tcp_receive+0xcfc>)
 80115ac:	891a      	ldrh	r2, [r3, #8]
 80115ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115b0:	891b      	ldrh	r3, [r3, #8]
 80115b2:	429a      	cmp	r2, r3
 80115b4:	f240 814f 	bls.w	8011856 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80115b8:	483a      	ldr	r0, [pc, #232]	; (80116a4 <tcp_receive+0xcfc>)
 80115ba:	f7fd fba3 	bl	800ed04 <tcp_seg_copy>
 80115be:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80115c0:	697b      	ldr	r3, [r7, #20]
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	f000 8149 	beq.w	801185a <tcp_receive+0xeb2>
                  if (prev != NULL) {
 80115c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d003      	beq.n	80115d6 <tcp_receive+0xc2e>
                    prev->next = cseg;
 80115ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80115d0:	697a      	ldr	r2, [r7, #20]
 80115d2:	601a      	str	r2, [r3, #0]
 80115d4:	e002      	b.n	80115dc <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	697a      	ldr	r2, [r7, #20]
 80115da:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80115dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80115de:	6978      	ldr	r0, [r7, #20]
 80115e0:	f7ff f8de 	bl	80107a0 <tcp_oos_insert_segment>
                }
                break;
 80115e4:	e139      	b.n	801185a <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80115e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d117      	bne.n	801161c <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80115ec:	4b2e      	ldr	r3, [pc, #184]	; (80116a8 <tcp_receive+0xd00>)
 80115ee:	681a      	ldr	r2, [r3, #0]
 80115f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115f2:	68db      	ldr	r3, [r3, #12]
 80115f4:	685b      	ldr	r3, [r3, #4]
 80115f6:	1ad3      	subs	r3, r2, r3
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	da57      	bge.n	80116ac <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80115fc:	4829      	ldr	r0, [pc, #164]	; (80116a4 <tcp_receive+0xcfc>)
 80115fe:	f7fd fb81 	bl	800ed04 <tcp_seg_copy>
 8011602:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8011604:	69bb      	ldr	r3, [r7, #24]
 8011606:	2b00      	cmp	r3, #0
 8011608:	f000 8129 	beq.w	801185e <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	69ba      	ldr	r2, [r7, #24]
 8011610:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8011612:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011614:	69b8      	ldr	r0, [r7, #24]
 8011616:	f7ff f8c3 	bl	80107a0 <tcp_oos_insert_segment>
                  }
                  break;
 801161a:	e120      	b.n	801185e <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801161c:	4b22      	ldr	r3, [pc, #136]	; (80116a8 <tcp_receive+0xd00>)
 801161e:	681a      	ldr	r2, [r3, #0]
 8011620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011622:	68db      	ldr	r3, [r3, #12]
 8011624:	685b      	ldr	r3, [r3, #4]
 8011626:	1ad3      	subs	r3, r2, r3
 8011628:	3b01      	subs	r3, #1
 801162a:	2b00      	cmp	r3, #0
 801162c:	db3e      	blt.n	80116ac <tcp_receive+0xd04>
 801162e:	4b1e      	ldr	r3, [pc, #120]	; (80116a8 <tcp_receive+0xd00>)
 8011630:	681a      	ldr	r2, [r3, #0]
 8011632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011634:	68db      	ldr	r3, [r3, #12]
 8011636:	685b      	ldr	r3, [r3, #4]
 8011638:	1ad3      	subs	r3, r2, r3
 801163a:	3301      	adds	r3, #1
 801163c:	2b00      	cmp	r3, #0
 801163e:	dc35      	bgt.n	80116ac <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011640:	4818      	ldr	r0, [pc, #96]	; (80116a4 <tcp_receive+0xcfc>)
 8011642:	f7fd fb5f 	bl	800ed04 <tcp_seg_copy>
 8011646:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8011648:	69fb      	ldr	r3, [r7, #28]
 801164a:	2b00      	cmp	r3, #0
 801164c:	f000 8109 	beq.w	8011862 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8011650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011652:	68db      	ldr	r3, [r3, #12]
 8011654:	685b      	ldr	r3, [r3, #4]
 8011656:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011658:	8912      	ldrh	r2, [r2, #8]
 801165a:	441a      	add	r2, r3
 801165c:	4b12      	ldr	r3, [pc, #72]	; (80116a8 <tcp_receive+0xd00>)
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	1ad3      	subs	r3, r2, r3
 8011662:	2b00      	cmp	r3, #0
 8011664:	dd12      	ble.n	801168c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8011666:	4b10      	ldr	r3, [pc, #64]	; (80116a8 <tcp_receive+0xd00>)
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	b29a      	uxth	r2, r3
 801166c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801166e:	68db      	ldr	r3, [r3, #12]
 8011670:	685b      	ldr	r3, [r3, #4]
 8011672:	b29b      	uxth	r3, r3
 8011674:	1ad3      	subs	r3, r2, r3
 8011676:	b29a      	uxth	r2, r3
 8011678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801167a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801167c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801167e:	685a      	ldr	r2, [r3, #4]
 8011680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011682:	891b      	ldrh	r3, [r3, #8]
 8011684:	4619      	mov	r1, r3
 8011686:	4610      	mov	r0, r2
 8011688:	f7fb ff26 	bl	800d4d8 <pbuf_realloc>
                    }
                    prev->next = cseg;
 801168c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801168e:	69fa      	ldr	r2, [r7, #28]
 8011690:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8011692:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011694:	69f8      	ldr	r0, [r7, #28]
 8011696:	f7ff f883 	bl	80107a0 <tcp_oos_insert_segment>
                  }
                  break;
 801169a:	e0e2      	b.n	8011862 <tcp_receive+0xeba>
 801169c:	200004c4 	.word	0x200004c4
 80116a0:	200004c1 	.word	0x200004c1
 80116a4:	20000494 	.word	0x20000494
 80116a8:	200004b4 	.word	0x200004b4
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80116ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116ae:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80116b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116b2:	681b      	ldr	r3, [r3, #0]
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	f040 80c6 	bne.w	8011846 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80116ba:	4b80      	ldr	r3, [pc, #512]	; (80118bc <tcp_receive+0xf14>)
 80116bc:	681a      	ldr	r2, [r3, #0]
 80116be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116c0:	68db      	ldr	r3, [r3, #12]
 80116c2:	685b      	ldr	r3, [r3, #4]
 80116c4:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	f340 80bd 	ble.w	8011846 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80116cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116ce:	68db      	ldr	r3, [r3, #12]
 80116d0:	899b      	ldrh	r3, [r3, #12]
 80116d2:	b29b      	uxth	r3, r3
 80116d4:	4618      	mov	r0, r3
 80116d6:	f7fa fded 	bl	800c2b4 <lwip_htons>
 80116da:	4603      	mov	r3, r0
 80116dc:	b2db      	uxtb	r3, r3
 80116de:	f003 0301 	and.w	r3, r3, #1
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	f040 80bf 	bne.w	8011866 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80116e8:	4875      	ldr	r0, [pc, #468]	; (80118c0 <tcp_receive+0xf18>)
 80116ea:	f7fd fb0b 	bl	800ed04 <tcp_seg_copy>
 80116ee:	4602      	mov	r2, r0
 80116f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116f2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80116f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116f6:	681b      	ldr	r3, [r3, #0]
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	f000 80b6 	beq.w	801186a <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80116fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011700:	68db      	ldr	r3, [r3, #12]
 8011702:	685b      	ldr	r3, [r3, #4]
 8011704:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011706:	8912      	ldrh	r2, [r2, #8]
 8011708:	441a      	add	r2, r3
 801170a:	4b6c      	ldr	r3, [pc, #432]	; (80118bc <tcp_receive+0xf14>)
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	1ad3      	subs	r3, r2, r3
 8011710:	2b00      	cmp	r3, #0
 8011712:	dd12      	ble.n	801173a <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8011714:	4b69      	ldr	r3, [pc, #420]	; (80118bc <tcp_receive+0xf14>)
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	b29a      	uxth	r2, r3
 801171a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801171c:	68db      	ldr	r3, [r3, #12]
 801171e:	685b      	ldr	r3, [r3, #4]
 8011720:	b29b      	uxth	r3, r3
 8011722:	1ad3      	subs	r3, r2, r3
 8011724:	b29a      	uxth	r2, r3
 8011726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011728:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801172a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801172c:	685a      	ldr	r2, [r3, #4]
 801172e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011730:	891b      	ldrh	r3, [r3, #8]
 8011732:	4619      	mov	r1, r3
 8011734:	4610      	mov	r0, r2
 8011736:	f7fb fecf 	bl	800d4d8 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801173a:	4b62      	ldr	r3, [pc, #392]	; (80118c4 <tcp_receive+0xf1c>)
 801173c:	881b      	ldrh	r3, [r3, #0]
 801173e:	461a      	mov	r2, r3
 8011740:	4b5e      	ldr	r3, [pc, #376]	; (80118bc <tcp_receive+0xf14>)
 8011742:	681b      	ldr	r3, [r3, #0]
 8011744:	441a      	add	r2, r3
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801174a:	6879      	ldr	r1, [r7, #4]
 801174c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801174e:	440b      	add	r3, r1
 8011750:	1ad3      	subs	r3, r2, r3
 8011752:	2b00      	cmp	r3, #0
 8011754:	f340 8089 	ble.w	801186a <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8011758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801175a:	681b      	ldr	r3, [r3, #0]
 801175c:	68db      	ldr	r3, [r3, #12]
 801175e:	899b      	ldrh	r3, [r3, #12]
 8011760:	b29b      	uxth	r3, r3
 8011762:	4618      	mov	r0, r3
 8011764:	f7fa fda6 	bl	800c2b4 <lwip_htons>
 8011768:	4603      	mov	r3, r0
 801176a:	b2db      	uxtb	r3, r3
 801176c:	f003 0301 	and.w	r3, r3, #1
 8011770:	2b00      	cmp	r3, #0
 8011772:	d022      	beq.n	80117ba <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8011774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	68db      	ldr	r3, [r3, #12]
 801177a:	899b      	ldrh	r3, [r3, #12]
 801177c:	b29b      	uxth	r3, r3
 801177e:	b21b      	sxth	r3, r3
 8011780:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8011784:	b21c      	sxth	r4, r3
 8011786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	68db      	ldr	r3, [r3, #12]
 801178c:	899b      	ldrh	r3, [r3, #12]
 801178e:	b29b      	uxth	r3, r3
 8011790:	4618      	mov	r0, r3
 8011792:	f7fa fd8f 	bl	800c2b4 <lwip_htons>
 8011796:	4603      	mov	r3, r0
 8011798:	b2db      	uxtb	r3, r3
 801179a:	b29b      	uxth	r3, r3
 801179c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80117a0:	b29b      	uxth	r3, r3
 80117a2:	4618      	mov	r0, r3
 80117a4:	f7fa fd86 	bl	800c2b4 <lwip_htons>
 80117a8:	4603      	mov	r3, r0
 80117aa:	b21b      	sxth	r3, r3
 80117ac:	4323      	orrs	r3, r4
 80117ae:	b21a      	sxth	r2, r3
 80117b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117b2:	681b      	ldr	r3, [r3, #0]
 80117b4:	68db      	ldr	r3, [r3, #12]
 80117b6:	b292      	uxth	r2, r2
 80117b8:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80117be:	b29a      	uxth	r2, r3
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80117c4:	4413      	add	r3, r2
 80117c6:	b299      	uxth	r1, r3
 80117c8:	4b3c      	ldr	r3, [pc, #240]	; (80118bc <tcp_receive+0xf14>)
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	b29a      	uxth	r2, r3
 80117ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	1a8a      	subs	r2, r1, r2
 80117d4:	b292      	uxth	r2, r2
 80117d6:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80117d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	685a      	ldr	r2, [r3, #4]
 80117de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	891b      	ldrh	r3, [r3, #8]
 80117e4:	4619      	mov	r1, r3
 80117e6:	4610      	mov	r0, r2
 80117e8:	f7fb fe76 	bl	800d4d8 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80117ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	891c      	ldrh	r4, [r3, #8]
 80117f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	68db      	ldr	r3, [r3, #12]
 80117f8:	899b      	ldrh	r3, [r3, #12]
 80117fa:	b29b      	uxth	r3, r3
 80117fc:	4618      	mov	r0, r3
 80117fe:	f7fa fd59 	bl	800c2b4 <lwip_htons>
 8011802:	4603      	mov	r3, r0
 8011804:	b2db      	uxtb	r3, r3
 8011806:	f003 0303 	and.w	r3, r3, #3
 801180a:	2b00      	cmp	r3, #0
 801180c:	d001      	beq.n	8011812 <tcp_receive+0xe6a>
 801180e:	2301      	movs	r3, #1
 8011810:	e000      	b.n	8011814 <tcp_receive+0xe6c>
 8011812:	2300      	movs	r3, #0
 8011814:	4423      	add	r3, r4
 8011816:	b29a      	uxth	r2, r3
 8011818:	4b2a      	ldr	r3, [pc, #168]	; (80118c4 <tcp_receive+0xf1c>)
 801181a:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801181c:	4b29      	ldr	r3, [pc, #164]	; (80118c4 <tcp_receive+0xf1c>)
 801181e:	881b      	ldrh	r3, [r3, #0]
 8011820:	461a      	mov	r2, r3
 8011822:	4b26      	ldr	r3, [pc, #152]	; (80118bc <tcp_receive+0xf14>)
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	441a      	add	r2, r3
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801182c:	6879      	ldr	r1, [r7, #4]
 801182e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011830:	440b      	add	r3, r1
 8011832:	429a      	cmp	r2, r3
 8011834:	d019      	beq.n	801186a <tcp_receive+0xec2>
 8011836:	4b24      	ldr	r3, [pc, #144]	; (80118c8 <tcp_receive+0xf20>)
 8011838:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801183c:	4923      	ldr	r1, [pc, #140]	; (80118cc <tcp_receive+0xf24>)
 801183e:	4824      	ldr	r0, [pc, #144]	; (80118d0 <tcp_receive+0xf28>)
 8011840:	f007 f84a 	bl	80188d8 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8011844:	e011      	b.n	801186a <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	63bb      	str	r3, [r7, #56]	; 0x38
 801184c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801184e:	2b00      	cmp	r3, #0
 8011850:	f47f aea4 	bne.w	801159c <tcp_receive+0xbf4>
 8011854:	e00a      	b.n	801186c <tcp_receive+0xec4>
                break;
 8011856:	bf00      	nop
 8011858:	e008      	b.n	801186c <tcp_receive+0xec4>
                break;
 801185a:	bf00      	nop
 801185c:	e006      	b.n	801186c <tcp_receive+0xec4>
                  break;
 801185e:	bf00      	nop
 8011860:	e004      	b.n	801186c <tcp_receive+0xec4>
                  break;
 8011862:	bf00      	nop
 8011864:	e002      	b.n	801186c <tcp_receive+0xec4>
                  break;
 8011866:	bf00      	nop
 8011868:	e000      	b.n	801186c <tcp_receive+0xec4>
                break;
 801186a:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801186c:	6878      	ldr	r0, [r7, #4]
 801186e:	f001 fa3f 	bl	8012cf0 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8011872:	e003      	b.n	801187c <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8011874:	6878      	ldr	r0, [r7, #4]
 8011876:	f001 fa3b 	bl	8012cf0 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801187a:	e01a      	b.n	80118b2 <tcp_receive+0xf0a>
 801187c:	e019      	b.n	80118b2 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801187e:	4b0f      	ldr	r3, [pc, #60]	; (80118bc <tcp_receive+0xf14>)
 8011880:	681a      	ldr	r2, [r3, #0]
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011886:	1ad3      	subs	r3, r2, r3
 8011888:	2b00      	cmp	r3, #0
 801188a:	db0a      	blt.n	80118a2 <tcp_receive+0xefa>
 801188c:	4b0b      	ldr	r3, [pc, #44]	; (80118bc <tcp_receive+0xf14>)
 801188e:	681a      	ldr	r2, [r3, #0]
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011894:	6879      	ldr	r1, [r7, #4]
 8011896:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011898:	440b      	add	r3, r1
 801189a:	1ad3      	subs	r3, r2, r3
 801189c:	3301      	adds	r3, #1
 801189e:	2b00      	cmp	r3, #0
 80118a0:	dd07      	ble.n	80118b2 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	8b5b      	ldrh	r3, [r3, #26]
 80118a6:	f043 0302 	orr.w	r3, r3, #2
 80118aa:	b29a      	uxth	r2, r3
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80118b0:	e7ff      	b.n	80118b2 <tcp_receive+0xf0a>
 80118b2:	bf00      	nop
 80118b4:	3750      	adds	r7, #80	; 0x50
 80118b6:	46bd      	mov	sp, r7
 80118b8:	bdb0      	pop	{r4, r5, r7, pc}
 80118ba:	bf00      	nop
 80118bc:	200004b4 	.word	0x200004b4
 80118c0:	20000494 	.word	0x20000494
 80118c4:	200004be 	.word	0x200004be
 80118c8:	0801ee0c 	.word	0x0801ee0c
 80118cc:	0801f1b4 	.word	0x0801f1b4
 80118d0:	0801ee58 	.word	0x0801ee58

080118d4 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80118d4:	b480      	push	{r7}
 80118d6:	b083      	sub	sp, #12
 80118d8:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80118da:	4b15      	ldr	r3, [pc, #84]	; (8011930 <tcp_get_next_optbyte+0x5c>)
 80118dc:	881b      	ldrh	r3, [r3, #0]
 80118de:	1c5a      	adds	r2, r3, #1
 80118e0:	b291      	uxth	r1, r2
 80118e2:	4a13      	ldr	r2, [pc, #76]	; (8011930 <tcp_get_next_optbyte+0x5c>)
 80118e4:	8011      	strh	r1, [r2, #0]
 80118e6:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80118e8:	4b12      	ldr	r3, [pc, #72]	; (8011934 <tcp_get_next_optbyte+0x60>)
 80118ea:	681b      	ldr	r3, [r3, #0]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d004      	beq.n	80118fa <tcp_get_next_optbyte+0x26>
 80118f0:	4b11      	ldr	r3, [pc, #68]	; (8011938 <tcp_get_next_optbyte+0x64>)
 80118f2:	881b      	ldrh	r3, [r3, #0]
 80118f4:	88fa      	ldrh	r2, [r7, #6]
 80118f6:	429a      	cmp	r2, r3
 80118f8:	d208      	bcs.n	801190c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80118fa:	4b10      	ldr	r3, [pc, #64]	; (801193c <tcp_get_next_optbyte+0x68>)
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	3314      	adds	r3, #20
 8011900:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8011902:	88fb      	ldrh	r3, [r7, #6]
 8011904:	683a      	ldr	r2, [r7, #0]
 8011906:	4413      	add	r3, r2
 8011908:	781b      	ldrb	r3, [r3, #0]
 801190a:	e00b      	b.n	8011924 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801190c:	88fb      	ldrh	r3, [r7, #6]
 801190e:	b2da      	uxtb	r2, r3
 8011910:	4b09      	ldr	r3, [pc, #36]	; (8011938 <tcp_get_next_optbyte+0x64>)
 8011912:	881b      	ldrh	r3, [r3, #0]
 8011914:	b2db      	uxtb	r3, r3
 8011916:	1ad3      	subs	r3, r2, r3
 8011918:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801191a:	4b06      	ldr	r3, [pc, #24]	; (8011934 <tcp_get_next_optbyte+0x60>)
 801191c:	681a      	ldr	r2, [r3, #0]
 801191e:	797b      	ldrb	r3, [r7, #5]
 8011920:	4413      	add	r3, r2
 8011922:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011924:	4618      	mov	r0, r3
 8011926:	370c      	adds	r7, #12
 8011928:	46bd      	mov	sp, r7
 801192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801192e:	4770      	bx	lr
 8011930:	200004b0 	.word	0x200004b0
 8011934:	200004ac 	.word	0x200004ac
 8011938:	200004aa 	.word	0x200004aa
 801193c:	200004a4 	.word	0x200004a4

08011940 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b084      	sub	sp, #16
 8011944:	af00      	add	r7, sp, #0
 8011946:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d106      	bne.n	801195c <tcp_parseopt+0x1c>
 801194e:	4b31      	ldr	r3, [pc, #196]	; (8011a14 <tcp_parseopt+0xd4>)
 8011950:	f240 727d 	movw	r2, #1917	; 0x77d
 8011954:	4930      	ldr	r1, [pc, #192]	; (8011a18 <tcp_parseopt+0xd8>)
 8011956:	4831      	ldr	r0, [pc, #196]	; (8011a1c <tcp_parseopt+0xdc>)
 8011958:	f006 ffbe 	bl	80188d8 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801195c:	4b30      	ldr	r3, [pc, #192]	; (8011a20 <tcp_parseopt+0xe0>)
 801195e:	881b      	ldrh	r3, [r3, #0]
 8011960:	2b00      	cmp	r3, #0
 8011962:	d053      	beq.n	8011a0c <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8011964:	4b2f      	ldr	r3, [pc, #188]	; (8011a24 <tcp_parseopt+0xe4>)
 8011966:	2200      	movs	r2, #0
 8011968:	801a      	strh	r2, [r3, #0]
 801196a:	e043      	b.n	80119f4 <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 801196c:	f7ff ffb2 	bl	80118d4 <tcp_get_next_optbyte>
 8011970:	4603      	mov	r3, r0
 8011972:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8011974:	7bfb      	ldrb	r3, [r7, #15]
 8011976:	2b01      	cmp	r3, #1
 8011978:	d03c      	beq.n	80119f4 <tcp_parseopt+0xb4>
 801197a:	2b02      	cmp	r3, #2
 801197c:	d002      	beq.n	8011984 <tcp_parseopt+0x44>
 801197e:	2b00      	cmp	r3, #0
 8011980:	d03f      	beq.n	8011a02 <tcp_parseopt+0xc2>
 8011982:	e026      	b.n	80119d2 <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8011984:	f7ff ffa6 	bl	80118d4 <tcp_get_next_optbyte>
 8011988:	4603      	mov	r3, r0
 801198a:	2b04      	cmp	r3, #4
 801198c:	d13b      	bne.n	8011a06 <tcp_parseopt+0xc6>
 801198e:	4b25      	ldr	r3, [pc, #148]	; (8011a24 <tcp_parseopt+0xe4>)
 8011990:	881b      	ldrh	r3, [r3, #0]
 8011992:	3302      	adds	r3, #2
 8011994:	4a22      	ldr	r2, [pc, #136]	; (8011a20 <tcp_parseopt+0xe0>)
 8011996:	8812      	ldrh	r2, [r2, #0]
 8011998:	4293      	cmp	r3, r2
 801199a:	dc34      	bgt.n	8011a06 <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801199c:	f7ff ff9a 	bl	80118d4 <tcp_get_next_optbyte>
 80119a0:	4603      	mov	r3, r0
 80119a2:	b29b      	uxth	r3, r3
 80119a4:	021b      	lsls	r3, r3, #8
 80119a6:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80119a8:	f7ff ff94 	bl	80118d4 <tcp_get_next_optbyte>
 80119ac:	4603      	mov	r3, r0
 80119ae:	b29a      	uxth	r2, r3
 80119b0:	89bb      	ldrh	r3, [r7, #12]
 80119b2:	4313      	orrs	r3, r2
 80119b4:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80119b6:	89bb      	ldrh	r3, [r7, #12]
 80119b8:	f5b3 7fe6 	cmp.w	r3, #460	; 0x1cc
 80119bc:	d804      	bhi.n	80119c8 <tcp_parseopt+0x88>
 80119be:	89bb      	ldrh	r3, [r7, #12]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d001      	beq.n	80119c8 <tcp_parseopt+0x88>
 80119c4:	89ba      	ldrh	r2, [r7, #12]
 80119c6:	e001      	b.n	80119cc <tcp_parseopt+0x8c>
 80119c8:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 80119d0:	e010      	b.n	80119f4 <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80119d2:	f7ff ff7f 	bl	80118d4 <tcp_get_next_optbyte>
 80119d6:	4603      	mov	r3, r0
 80119d8:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80119da:	7afb      	ldrb	r3, [r7, #11]
 80119dc:	2b01      	cmp	r3, #1
 80119de:	d914      	bls.n	8011a0a <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80119e0:	7afb      	ldrb	r3, [r7, #11]
 80119e2:	b29a      	uxth	r2, r3
 80119e4:	4b0f      	ldr	r3, [pc, #60]	; (8011a24 <tcp_parseopt+0xe4>)
 80119e6:	881b      	ldrh	r3, [r3, #0]
 80119e8:	4413      	add	r3, r2
 80119ea:	b29b      	uxth	r3, r3
 80119ec:	3b02      	subs	r3, #2
 80119ee:	b29a      	uxth	r2, r3
 80119f0:	4b0c      	ldr	r3, [pc, #48]	; (8011a24 <tcp_parseopt+0xe4>)
 80119f2:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80119f4:	4b0b      	ldr	r3, [pc, #44]	; (8011a24 <tcp_parseopt+0xe4>)
 80119f6:	881a      	ldrh	r2, [r3, #0]
 80119f8:	4b09      	ldr	r3, [pc, #36]	; (8011a20 <tcp_parseopt+0xe0>)
 80119fa:	881b      	ldrh	r3, [r3, #0]
 80119fc:	429a      	cmp	r2, r3
 80119fe:	d3b5      	bcc.n	801196c <tcp_parseopt+0x2c>
 8011a00:	e004      	b.n	8011a0c <tcp_parseopt+0xcc>
          return;
 8011a02:	bf00      	nop
 8011a04:	e002      	b.n	8011a0c <tcp_parseopt+0xcc>
            return;
 8011a06:	bf00      	nop
 8011a08:	e000      	b.n	8011a0c <tcp_parseopt+0xcc>
            return;
 8011a0a:	bf00      	nop
      }
    }
  }
}
 8011a0c:	3710      	adds	r7, #16
 8011a0e:	46bd      	mov	sp, r7
 8011a10:	bd80      	pop	{r7, pc}
 8011a12:	bf00      	nop
 8011a14:	0801ee0c 	.word	0x0801ee0c
 8011a18:	0801f270 	.word	0x0801f270
 8011a1c:	0801ee58 	.word	0x0801ee58
 8011a20:	200004a8 	.word	0x200004a8
 8011a24:	200004b0 	.word	0x200004b0

08011a28 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8011a28:	b480      	push	{r7}
 8011a2a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8011a2c:	4b05      	ldr	r3, [pc, #20]	; (8011a44 <tcp_trigger_input_pcb_close+0x1c>)
 8011a2e:	781b      	ldrb	r3, [r3, #0]
 8011a30:	f043 0310 	orr.w	r3, r3, #16
 8011a34:	b2da      	uxtb	r2, r3
 8011a36:	4b03      	ldr	r3, [pc, #12]	; (8011a44 <tcp_trigger_input_pcb_close+0x1c>)
 8011a38:	701a      	strb	r2, [r3, #0]
}
 8011a3a:	bf00      	nop
 8011a3c:	46bd      	mov	sp, r7
 8011a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a42:	4770      	bx	lr
 8011a44:	200004c1 	.word	0x200004c1

08011a48 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8011a48:	b580      	push	{r7, lr}
 8011a4a:	b084      	sub	sp, #16
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	60f8      	str	r0, [r7, #12]
 8011a50:	60b9      	str	r1, [r7, #8]
 8011a52:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d00a      	beq.n	8011a70 <tcp_route+0x28>
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	7a1b      	ldrb	r3, [r3, #8]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d006      	beq.n	8011a70 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8011a62:	68fb      	ldr	r3, [r7, #12]
 8011a64:	7a1b      	ldrb	r3, [r3, #8]
 8011a66:	4618      	mov	r0, r3
 8011a68:	f7fb fb80 	bl	800d16c <netif_get_by_index>
 8011a6c:	4603      	mov	r3, r0
 8011a6e:	e003      	b.n	8011a78 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8011a70:	6878      	ldr	r0, [r7, #4]
 8011a72:	f004 ffa1 	bl	80169b8 <ip4_route>
 8011a76:	4603      	mov	r3, r0
  }
}
 8011a78:	4618      	mov	r0, r3
 8011a7a:	3710      	adds	r7, #16
 8011a7c:	46bd      	mov	sp, r7
 8011a7e:	bd80      	pop	{r7, pc}

08011a80 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8011a80:	b590      	push	{r4, r7, lr}
 8011a82:	b087      	sub	sp, #28
 8011a84:	af00      	add	r7, sp, #0
 8011a86:	60f8      	str	r0, [r7, #12]
 8011a88:	60b9      	str	r1, [r7, #8]
 8011a8a:	603b      	str	r3, [r7, #0]
 8011a8c:	4613      	mov	r3, r2
 8011a8e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8011a90:	68fb      	ldr	r3, [r7, #12]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d105      	bne.n	8011aa2 <tcp_create_segment+0x22>
 8011a96:	4b44      	ldr	r3, [pc, #272]	; (8011ba8 <tcp_create_segment+0x128>)
 8011a98:	22a3      	movs	r2, #163	; 0xa3
 8011a9a:	4944      	ldr	r1, [pc, #272]	; (8011bac <tcp_create_segment+0x12c>)
 8011a9c:	4844      	ldr	r0, [pc, #272]	; (8011bb0 <tcp_create_segment+0x130>)
 8011a9e:	f006 ff1b 	bl	80188d8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8011aa2:	68bb      	ldr	r3, [r7, #8]
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	d105      	bne.n	8011ab4 <tcp_create_segment+0x34>
 8011aa8:	4b3f      	ldr	r3, [pc, #252]	; (8011ba8 <tcp_create_segment+0x128>)
 8011aaa:	22a4      	movs	r2, #164	; 0xa4
 8011aac:	4941      	ldr	r1, [pc, #260]	; (8011bb4 <tcp_create_segment+0x134>)
 8011aae:	4840      	ldr	r0, [pc, #256]	; (8011bb0 <tcp_create_segment+0x130>)
 8011ab0:	f006 ff12 	bl	80188d8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011ab4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8011ab8:	009b      	lsls	r3, r3, #2
 8011aba:	b2db      	uxtb	r3, r3
 8011abc:	f003 0304 	and.w	r3, r3, #4
 8011ac0:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8011ac2:	2003      	movs	r0, #3
 8011ac4:	f7fb f84c 	bl	800cb60 <memp_malloc>
 8011ac8:	6138      	str	r0, [r7, #16]
 8011aca:	693b      	ldr	r3, [r7, #16]
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d104      	bne.n	8011ada <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8011ad0:	68b8      	ldr	r0, [r7, #8]
 8011ad2:	f7fb fe87 	bl	800d7e4 <pbuf_free>
    return NULL;
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	e061      	b.n	8011b9e <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8011ada:	693b      	ldr	r3, [r7, #16]
 8011adc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8011ae0:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8011ae2:	693b      	ldr	r3, [r7, #16]
 8011ae4:	2200      	movs	r2, #0
 8011ae6:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8011ae8:	693b      	ldr	r3, [r7, #16]
 8011aea:	68ba      	ldr	r2, [r7, #8]
 8011aec:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8011aee:	68bb      	ldr	r3, [r7, #8]
 8011af0:	891a      	ldrh	r2, [r3, #8]
 8011af2:	7dfb      	ldrb	r3, [r7, #23]
 8011af4:	b29b      	uxth	r3, r3
 8011af6:	429a      	cmp	r2, r3
 8011af8:	d205      	bcs.n	8011b06 <tcp_create_segment+0x86>
 8011afa:	4b2b      	ldr	r3, [pc, #172]	; (8011ba8 <tcp_create_segment+0x128>)
 8011afc:	22b0      	movs	r2, #176	; 0xb0
 8011afe:	492e      	ldr	r1, [pc, #184]	; (8011bb8 <tcp_create_segment+0x138>)
 8011b00:	482b      	ldr	r0, [pc, #172]	; (8011bb0 <tcp_create_segment+0x130>)
 8011b02:	f006 fee9 	bl	80188d8 <iprintf>
  seg->len = p->tot_len - optlen;
 8011b06:	68bb      	ldr	r3, [r7, #8]
 8011b08:	891a      	ldrh	r2, [r3, #8]
 8011b0a:	7dfb      	ldrb	r3, [r7, #23]
 8011b0c:	b29b      	uxth	r3, r3
 8011b0e:	1ad3      	subs	r3, r2, r3
 8011b10:	b29a      	uxth	r2, r3
 8011b12:	693b      	ldr	r3, [r7, #16]
 8011b14:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8011b16:	2114      	movs	r1, #20
 8011b18:	68b8      	ldr	r0, [r7, #8]
 8011b1a:	f7fb fdcd 	bl	800d6b8 <pbuf_add_header>
 8011b1e:	4603      	mov	r3, r0
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d004      	beq.n	8011b2e <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8011b24:	6938      	ldr	r0, [r7, #16]
 8011b26:	f7fd f8d5 	bl	800ecd4 <tcp_seg_free>
    return NULL;
 8011b2a:	2300      	movs	r3, #0
 8011b2c:	e037      	b.n	8011b9e <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8011b2e:	693b      	ldr	r3, [r7, #16]
 8011b30:	685b      	ldr	r3, [r3, #4]
 8011b32:	685a      	ldr	r2, [r3, #4]
 8011b34:	693b      	ldr	r3, [r7, #16]
 8011b36:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8011b38:	68fb      	ldr	r3, [r7, #12]
 8011b3a:	8ada      	ldrh	r2, [r3, #22]
 8011b3c:	693b      	ldr	r3, [r7, #16]
 8011b3e:	68dc      	ldr	r4, [r3, #12]
 8011b40:	4610      	mov	r0, r2
 8011b42:	f7fa fbb7 	bl	800c2b4 <lwip_htons>
 8011b46:	4603      	mov	r3, r0
 8011b48:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	8b1a      	ldrh	r2, [r3, #24]
 8011b4e:	693b      	ldr	r3, [r7, #16]
 8011b50:	68dc      	ldr	r4, [r3, #12]
 8011b52:	4610      	mov	r0, r2
 8011b54:	f7fa fbae 	bl	800c2b4 <lwip_htons>
 8011b58:	4603      	mov	r3, r0
 8011b5a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8011b5c:	693b      	ldr	r3, [r7, #16]
 8011b5e:	68dc      	ldr	r4, [r3, #12]
 8011b60:	6838      	ldr	r0, [r7, #0]
 8011b62:	f7fa fbbc 	bl	800c2de <lwip_htonl>
 8011b66:	4603      	mov	r3, r0
 8011b68:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8011b6a:	7dfb      	ldrb	r3, [r7, #23]
 8011b6c:	089b      	lsrs	r3, r3, #2
 8011b6e:	b2db      	uxtb	r3, r3
 8011b70:	b29b      	uxth	r3, r3
 8011b72:	3305      	adds	r3, #5
 8011b74:	b29b      	uxth	r3, r3
 8011b76:	031b      	lsls	r3, r3, #12
 8011b78:	b29a      	uxth	r2, r3
 8011b7a:	79fb      	ldrb	r3, [r7, #7]
 8011b7c:	b29b      	uxth	r3, r3
 8011b7e:	4313      	orrs	r3, r2
 8011b80:	b29a      	uxth	r2, r3
 8011b82:	693b      	ldr	r3, [r7, #16]
 8011b84:	68dc      	ldr	r4, [r3, #12]
 8011b86:	4610      	mov	r0, r2
 8011b88:	f7fa fb94 	bl	800c2b4 <lwip_htons>
 8011b8c:	4603      	mov	r3, r0
 8011b8e:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8011b90:	693b      	ldr	r3, [r7, #16]
 8011b92:	68db      	ldr	r3, [r3, #12]
 8011b94:	2200      	movs	r2, #0
 8011b96:	749a      	strb	r2, [r3, #18]
 8011b98:	2200      	movs	r2, #0
 8011b9a:	74da      	strb	r2, [r3, #19]
  return seg;
 8011b9c:	693b      	ldr	r3, [r7, #16]
}
 8011b9e:	4618      	mov	r0, r3
 8011ba0:	371c      	adds	r7, #28
 8011ba2:	46bd      	mov	sp, r7
 8011ba4:	bd90      	pop	{r4, r7, pc}
 8011ba6:	bf00      	nop
 8011ba8:	0801f28c 	.word	0x0801f28c
 8011bac:	0801f2c0 	.word	0x0801f2c0
 8011bb0:	0801f2e0 	.word	0x0801f2e0
 8011bb4:	0801f308 	.word	0x0801f308
 8011bb8:	0801f32c 	.word	0x0801f32c

08011bbc <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8011bbc:	b590      	push	{r4, r7, lr}
 8011bbe:	b08b      	sub	sp, #44	; 0x2c
 8011bc0:	af02      	add	r7, sp, #8
 8011bc2:	6078      	str	r0, [r7, #4]
 8011bc4:	460b      	mov	r3, r1
 8011bc6:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8011bc8:	2300      	movs	r3, #0
 8011bca:	61fb      	str	r3, [r7, #28]
 8011bcc:	2300      	movs	r3, #0
 8011bce:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8011bd0:	2300      	movs	r3, #0
 8011bd2:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d106      	bne.n	8011be8 <tcp_split_unsent_seg+0x2c>
 8011bda:	4b95      	ldr	r3, [pc, #596]	; (8011e30 <tcp_split_unsent_seg+0x274>)
 8011bdc:	f240 324b 	movw	r2, #843	; 0x34b
 8011be0:	4994      	ldr	r1, [pc, #592]	; (8011e34 <tcp_split_unsent_seg+0x278>)
 8011be2:	4895      	ldr	r0, [pc, #596]	; (8011e38 <tcp_split_unsent_seg+0x27c>)
 8011be4:	f006 fe78 	bl	80188d8 <iprintf>

  useg = pcb->unsent;
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011bec:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8011bee:	697b      	ldr	r3, [r7, #20]
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d102      	bne.n	8011bfa <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8011bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8011bf8:	e116      	b.n	8011e28 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8011bfa:	887b      	ldrh	r3, [r7, #2]
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d109      	bne.n	8011c14 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8011c00:	4b8b      	ldr	r3, [pc, #556]	; (8011e30 <tcp_split_unsent_seg+0x274>)
 8011c02:	f240 3253 	movw	r2, #851	; 0x353
 8011c06:	498d      	ldr	r1, [pc, #564]	; (8011e3c <tcp_split_unsent_seg+0x280>)
 8011c08:	488b      	ldr	r0, [pc, #556]	; (8011e38 <tcp_split_unsent_seg+0x27c>)
 8011c0a:	f006 fe65 	bl	80188d8 <iprintf>
    return ERR_VAL;
 8011c0e:	f06f 0305 	mvn.w	r3, #5
 8011c12:	e109      	b.n	8011e28 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8011c14:	697b      	ldr	r3, [r7, #20]
 8011c16:	891b      	ldrh	r3, [r3, #8]
 8011c18:	887a      	ldrh	r2, [r7, #2]
 8011c1a:	429a      	cmp	r2, r3
 8011c1c:	d301      	bcc.n	8011c22 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8011c1e:	2300      	movs	r3, #0
 8011c20:	e102      	b.n	8011e28 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011c26:	887a      	ldrh	r2, [r7, #2]
 8011c28:	429a      	cmp	r2, r3
 8011c2a:	d906      	bls.n	8011c3a <tcp_split_unsent_seg+0x7e>
 8011c2c:	4b80      	ldr	r3, [pc, #512]	; (8011e30 <tcp_split_unsent_seg+0x274>)
 8011c2e:	f240 325b 	movw	r2, #859	; 0x35b
 8011c32:	4983      	ldr	r1, [pc, #524]	; (8011e40 <tcp_split_unsent_seg+0x284>)
 8011c34:	4880      	ldr	r0, [pc, #512]	; (8011e38 <tcp_split_unsent_seg+0x27c>)
 8011c36:	f006 fe4f 	bl	80188d8 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8011c3a:	697b      	ldr	r3, [r7, #20]
 8011c3c:	891b      	ldrh	r3, [r3, #8]
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d106      	bne.n	8011c50 <tcp_split_unsent_seg+0x94>
 8011c42:	4b7b      	ldr	r3, [pc, #492]	; (8011e30 <tcp_split_unsent_seg+0x274>)
 8011c44:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8011c48:	497e      	ldr	r1, [pc, #504]	; (8011e44 <tcp_split_unsent_seg+0x288>)
 8011c4a:	487b      	ldr	r0, [pc, #492]	; (8011e38 <tcp_split_unsent_seg+0x27c>)
 8011c4c:	f006 fe44 	bl	80188d8 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8011c50:	697b      	ldr	r3, [r7, #20]
 8011c52:	7a9b      	ldrb	r3, [r3, #10]
 8011c54:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8011c56:	7bfb      	ldrb	r3, [r7, #15]
 8011c58:	009b      	lsls	r3, r3, #2
 8011c5a:	b2db      	uxtb	r3, r3
 8011c5c:	f003 0304 	and.w	r3, r3, #4
 8011c60:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8011c62:	697b      	ldr	r3, [r7, #20]
 8011c64:	891a      	ldrh	r2, [r3, #8]
 8011c66:	887b      	ldrh	r3, [r7, #2]
 8011c68:	1ad3      	subs	r3, r2, r3
 8011c6a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8011c6c:	7bbb      	ldrb	r3, [r7, #14]
 8011c6e:	b29a      	uxth	r2, r3
 8011c70:	89bb      	ldrh	r3, [r7, #12]
 8011c72:	4413      	add	r3, r2
 8011c74:	b29b      	uxth	r3, r3
 8011c76:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011c7a:	4619      	mov	r1, r3
 8011c7c:	2036      	movs	r0, #54	; 0x36
 8011c7e:	f7fb fad1 	bl	800d224 <pbuf_alloc>
 8011c82:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011c84:	693b      	ldr	r3, [r7, #16]
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	f000 80b7 	beq.w	8011dfa <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8011c8c:	697b      	ldr	r3, [r7, #20]
 8011c8e:	685b      	ldr	r3, [r3, #4]
 8011c90:	891a      	ldrh	r2, [r3, #8]
 8011c92:	697b      	ldr	r3, [r7, #20]
 8011c94:	891b      	ldrh	r3, [r3, #8]
 8011c96:	1ad3      	subs	r3, r2, r3
 8011c98:	b29a      	uxth	r2, r3
 8011c9a:	887b      	ldrh	r3, [r7, #2]
 8011c9c:	4413      	add	r3, r2
 8011c9e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8011ca0:	697b      	ldr	r3, [r7, #20]
 8011ca2:	6858      	ldr	r0, [r3, #4]
 8011ca4:	693b      	ldr	r3, [r7, #16]
 8011ca6:	685a      	ldr	r2, [r3, #4]
 8011ca8:	7bbb      	ldrb	r3, [r7, #14]
 8011caa:	18d1      	adds	r1, r2, r3
 8011cac:	897b      	ldrh	r3, [r7, #10]
 8011cae:	89ba      	ldrh	r2, [r7, #12]
 8011cb0:	f7fb ff92 	bl	800dbd8 <pbuf_copy_partial>
 8011cb4:	4603      	mov	r3, r0
 8011cb6:	461a      	mov	r2, r3
 8011cb8:	89bb      	ldrh	r3, [r7, #12]
 8011cba:	4293      	cmp	r3, r2
 8011cbc:	f040 809f 	bne.w	8011dfe <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8011cc0:	697b      	ldr	r3, [r7, #20]
 8011cc2:	68db      	ldr	r3, [r3, #12]
 8011cc4:	899b      	ldrh	r3, [r3, #12]
 8011cc6:	b29b      	uxth	r3, r3
 8011cc8:	4618      	mov	r0, r3
 8011cca:	f7fa faf3 	bl	800c2b4 <lwip_htons>
 8011cce:	4603      	mov	r3, r0
 8011cd0:	b2db      	uxtb	r3, r3
 8011cd2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011cd6:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8011cd8:	2300      	movs	r3, #0
 8011cda:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8011cdc:	7efb      	ldrb	r3, [r7, #27]
 8011cde:	f003 0308 	and.w	r3, r3, #8
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d007      	beq.n	8011cf6 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8011ce6:	7efb      	ldrb	r3, [r7, #27]
 8011ce8:	f023 0308 	bic.w	r3, r3, #8
 8011cec:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8011cee:	7ebb      	ldrb	r3, [r7, #26]
 8011cf0:	f043 0308 	orr.w	r3, r3, #8
 8011cf4:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8011cf6:	7efb      	ldrb	r3, [r7, #27]
 8011cf8:	f003 0301 	and.w	r3, r3, #1
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d007      	beq.n	8011d10 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8011d00:	7efb      	ldrb	r3, [r7, #27]
 8011d02:	f023 0301 	bic.w	r3, r3, #1
 8011d06:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8011d08:	7ebb      	ldrb	r3, [r7, #26]
 8011d0a:	f043 0301 	orr.w	r3, r3, #1
 8011d0e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8011d10:	697b      	ldr	r3, [r7, #20]
 8011d12:	68db      	ldr	r3, [r3, #12]
 8011d14:	685b      	ldr	r3, [r3, #4]
 8011d16:	4618      	mov	r0, r3
 8011d18:	f7fa fae1 	bl	800c2de <lwip_htonl>
 8011d1c:	4602      	mov	r2, r0
 8011d1e:	887b      	ldrh	r3, [r7, #2]
 8011d20:	18d1      	adds	r1, r2, r3
 8011d22:	7eba      	ldrb	r2, [r7, #26]
 8011d24:	7bfb      	ldrb	r3, [r7, #15]
 8011d26:	9300      	str	r3, [sp, #0]
 8011d28:	460b      	mov	r3, r1
 8011d2a:	6939      	ldr	r1, [r7, #16]
 8011d2c:	6878      	ldr	r0, [r7, #4]
 8011d2e:	f7ff fea7 	bl	8011a80 <tcp_create_segment>
 8011d32:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8011d34:	69fb      	ldr	r3, [r7, #28]
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d063      	beq.n	8011e02 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8011d3a:	697b      	ldr	r3, [r7, #20]
 8011d3c:	685b      	ldr	r3, [r3, #4]
 8011d3e:	4618      	mov	r0, r3
 8011d40:	f7fb fdd8 	bl	800d8f4 <pbuf_clen>
 8011d44:	4603      	mov	r3, r0
 8011d46:	461a      	mov	r2, r3
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011d4e:	1a9b      	subs	r3, r3, r2
 8011d50:	b29a      	uxth	r2, r3
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8011d58:	697b      	ldr	r3, [r7, #20]
 8011d5a:	6858      	ldr	r0, [r3, #4]
 8011d5c:	697b      	ldr	r3, [r7, #20]
 8011d5e:	685b      	ldr	r3, [r3, #4]
 8011d60:	891a      	ldrh	r2, [r3, #8]
 8011d62:	89bb      	ldrh	r3, [r7, #12]
 8011d64:	1ad3      	subs	r3, r2, r3
 8011d66:	b29b      	uxth	r3, r3
 8011d68:	4619      	mov	r1, r3
 8011d6a:	f7fb fbb5 	bl	800d4d8 <pbuf_realloc>
  useg->len -= remainder;
 8011d6e:	697b      	ldr	r3, [r7, #20]
 8011d70:	891a      	ldrh	r2, [r3, #8]
 8011d72:	89bb      	ldrh	r3, [r7, #12]
 8011d74:	1ad3      	subs	r3, r2, r3
 8011d76:	b29a      	uxth	r2, r3
 8011d78:	697b      	ldr	r3, [r7, #20]
 8011d7a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8011d7c:	697b      	ldr	r3, [r7, #20]
 8011d7e:	68db      	ldr	r3, [r3, #12]
 8011d80:	899b      	ldrh	r3, [r3, #12]
 8011d82:	b29c      	uxth	r4, r3
 8011d84:	7efb      	ldrb	r3, [r7, #27]
 8011d86:	b29b      	uxth	r3, r3
 8011d88:	4618      	mov	r0, r3
 8011d8a:	f7fa fa93 	bl	800c2b4 <lwip_htons>
 8011d8e:	4603      	mov	r3, r0
 8011d90:	461a      	mov	r2, r3
 8011d92:	697b      	ldr	r3, [r7, #20]
 8011d94:	68db      	ldr	r3, [r3, #12]
 8011d96:	4322      	orrs	r2, r4
 8011d98:	b292      	uxth	r2, r2
 8011d9a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8011d9c:	697b      	ldr	r3, [r7, #20]
 8011d9e:	685b      	ldr	r3, [r3, #4]
 8011da0:	4618      	mov	r0, r3
 8011da2:	f7fb fda7 	bl	800d8f4 <pbuf_clen>
 8011da6:	4603      	mov	r3, r0
 8011da8:	461a      	mov	r2, r3
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011db0:	4413      	add	r3, r2
 8011db2:	b29a      	uxth	r2, r3
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011dba:	69fb      	ldr	r3, [r7, #28]
 8011dbc:	685b      	ldr	r3, [r3, #4]
 8011dbe:	4618      	mov	r0, r3
 8011dc0:	f7fb fd98 	bl	800d8f4 <pbuf_clen>
 8011dc4:	4603      	mov	r3, r0
 8011dc6:	461a      	mov	r2, r3
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011dce:	4413      	add	r3, r2
 8011dd0:	b29a      	uxth	r2, r3
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8011dd8:	697b      	ldr	r3, [r7, #20]
 8011dda:	681a      	ldr	r2, [r3, #0]
 8011ddc:	69fb      	ldr	r3, [r7, #28]
 8011dde:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8011de0:	697b      	ldr	r3, [r7, #20]
 8011de2:	69fa      	ldr	r2, [r7, #28]
 8011de4:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8011de6:	69fb      	ldr	r3, [r7, #28]
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d103      	bne.n	8011df6 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	2200      	movs	r2, #0
 8011df2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8011df6:	2300      	movs	r3, #0
 8011df8:	e016      	b.n	8011e28 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8011dfa:	bf00      	nop
 8011dfc:	e002      	b.n	8011e04 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011dfe:	bf00      	nop
 8011e00:	e000      	b.n	8011e04 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011e02:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8011e04:	69fb      	ldr	r3, [r7, #28]
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d006      	beq.n	8011e18 <tcp_split_unsent_seg+0x25c>
 8011e0a:	4b09      	ldr	r3, [pc, #36]	; (8011e30 <tcp_split_unsent_seg+0x274>)
 8011e0c:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8011e10:	490d      	ldr	r1, [pc, #52]	; (8011e48 <tcp_split_unsent_seg+0x28c>)
 8011e12:	4809      	ldr	r0, [pc, #36]	; (8011e38 <tcp_split_unsent_seg+0x27c>)
 8011e14:	f006 fd60 	bl	80188d8 <iprintf>
  if (p != NULL) {
 8011e18:	693b      	ldr	r3, [r7, #16]
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d002      	beq.n	8011e24 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8011e1e:	6938      	ldr	r0, [r7, #16]
 8011e20:	f7fb fce0 	bl	800d7e4 <pbuf_free>
  }

  return ERR_MEM;
 8011e24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011e28:	4618      	mov	r0, r3
 8011e2a:	3724      	adds	r7, #36	; 0x24
 8011e2c:	46bd      	mov	sp, r7
 8011e2e:	bd90      	pop	{r4, r7, pc}
 8011e30:	0801f28c 	.word	0x0801f28c
 8011e34:	0801f620 	.word	0x0801f620
 8011e38:	0801f2e0 	.word	0x0801f2e0
 8011e3c:	0801f644 	.word	0x0801f644
 8011e40:	0801f668 	.word	0x0801f668
 8011e44:	0801f678 	.word	0x0801f678
 8011e48:	0801f688 	.word	0x0801f688

08011e4c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8011e4c:	b590      	push	{r4, r7, lr}
 8011e4e:	b085      	sub	sp, #20
 8011e50:	af00      	add	r7, sp, #0
 8011e52:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	d106      	bne.n	8011e68 <tcp_send_fin+0x1c>
 8011e5a:	4b21      	ldr	r3, [pc, #132]	; (8011ee0 <tcp_send_fin+0x94>)
 8011e5c:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8011e60:	4920      	ldr	r1, [pc, #128]	; (8011ee4 <tcp_send_fin+0x98>)
 8011e62:	4821      	ldr	r0, [pc, #132]	; (8011ee8 <tcp_send_fin+0x9c>)
 8011e64:	f006 fd38 	bl	80188d8 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d02e      	beq.n	8011ece <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011e74:	60fb      	str	r3, [r7, #12]
 8011e76:	e002      	b.n	8011e7e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8011e78:	68fb      	ldr	r3, [r7, #12]
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011e7e:	68fb      	ldr	r3, [r7, #12]
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d1f8      	bne.n	8011e78 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8011e86:	68fb      	ldr	r3, [r7, #12]
 8011e88:	68db      	ldr	r3, [r3, #12]
 8011e8a:	899b      	ldrh	r3, [r3, #12]
 8011e8c:	b29b      	uxth	r3, r3
 8011e8e:	4618      	mov	r0, r3
 8011e90:	f7fa fa10 	bl	800c2b4 <lwip_htons>
 8011e94:	4603      	mov	r3, r0
 8011e96:	b2db      	uxtb	r3, r3
 8011e98:	f003 0307 	and.w	r3, r3, #7
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d116      	bne.n	8011ece <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8011ea0:	68fb      	ldr	r3, [r7, #12]
 8011ea2:	68db      	ldr	r3, [r3, #12]
 8011ea4:	899b      	ldrh	r3, [r3, #12]
 8011ea6:	b29c      	uxth	r4, r3
 8011ea8:	2001      	movs	r0, #1
 8011eaa:	f7fa fa03 	bl	800c2b4 <lwip_htons>
 8011eae:	4603      	mov	r3, r0
 8011eb0:	461a      	mov	r2, r3
 8011eb2:	68fb      	ldr	r3, [r7, #12]
 8011eb4:	68db      	ldr	r3, [r3, #12]
 8011eb6:	4322      	orrs	r2, r4
 8011eb8:	b292      	uxth	r2, r2
 8011eba:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	8b5b      	ldrh	r3, [r3, #26]
 8011ec0:	f043 0320 	orr.w	r3, r3, #32
 8011ec4:	b29a      	uxth	r2, r3
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8011eca:	2300      	movs	r3, #0
 8011ecc:	e004      	b.n	8011ed8 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8011ece:	2101      	movs	r1, #1
 8011ed0:	6878      	ldr	r0, [r7, #4]
 8011ed2:	f000 f80b 	bl	8011eec <tcp_enqueue_flags>
 8011ed6:	4603      	mov	r3, r0
}
 8011ed8:	4618      	mov	r0, r3
 8011eda:	3714      	adds	r7, #20
 8011edc:	46bd      	mov	sp, r7
 8011ede:	bd90      	pop	{r4, r7, pc}
 8011ee0:	0801f28c 	.word	0x0801f28c
 8011ee4:	0801f694 	.word	0x0801f694
 8011ee8:	0801f2e0 	.word	0x0801f2e0

08011eec <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8011eec:	b580      	push	{r7, lr}
 8011eee:	b08a      	sub	sp, #40	; 0x28
 8011ef0:	af02      	add	r7, sp, #8
 8011ef2:	6078      	str	r0, [r7, #4]
 8011ef4:	460b      	mov	r3, r1
 8011ef6:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8011ef8:	2300      	movs	r3, #0
 8011efa:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8011efc:	2300      	movs	r3, #0
 8011efe:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011f00:	78fb      	ldrb	r3, [r7, #3]
 8011f02:	f003 0303 	and.w	r3, r3, #3
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d106      	bne.n	8011f18 <tcp_enqueue_flags+0x2c>
 8011f0a:	4b67      	ldr	r3, [pc, #412]	; (80120a8 <tcp_enqueue_flags+0x1bc>)
 8011f0c:	f240 4212 	movw	r2, #1042	; 0x412
 8011f10:	4966      	ldr	r1, [pc, #408]	; (80120ac <tcp_enqueue_flags+0x1c0>)
 8011f12:	4867      	ldr	r0, [pc, #412]	; (80120b0 <tcp_enqueue_flags+0x1c4>)
 8011f14:	f006 fce0 	bl	80188d8 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	d106      	bne.n	8011f2c <tcp_enqueue_flags+0x40>
 8011f1e:	4b62      	ldr	r3, [pc, #392]	; (80120a8 <tcp_enqueue_flags+0x1bc>)
 8011f20:	f240 4213 	movw	r2, #1043	; 0x413
 8011f24:	4963      	ldr	r1, [pc, #396]	; (80120b4 <tcp_enqueue_flags+0x1c8>)
 8011f26:	4862      	ldr	r0, [pc, #392]	; (80120b0 <tcp_enqueue_flags+0x1c4>)
 8011f28:	f006 fcd6 	bl	80188d8 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8011f2c:	78fb      	ldrb	r3, [r7, #3]
 8011f2e:	f003 0302 	and.w	r3, r3, #2
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	d001      	beq.n	8011f3a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8011f36:	2301      	movs	r3, #1
 8011f38:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011f3a:	7ffb      	ldrb	r3, [r7, #31]
 8011f3c:	009b      	lsls	r3, r3, #2
 8011f3e:	b2db      	uxtb	r3, r3
 8011f40:	f003 0304 	and.w	r3, r3, #4
 8011f44:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8011f46:	7dfb      	ldrb	r3, [r7, #23]
 8011f48:	b29b      	uxth	r3, r3
 8011f4a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011f4e:	4619      	mov	r1, r3
 8011f50:	2036      	movs	r0, #54	; 0x36
 8011f52:	f7fb f967 	bl	800d224 <pbuf_alloc>
 8011f56:	6138      	str	r0, [r7, #16]
 8011f58:	693b      	ldr	r3, [r7, #16]
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d109      	bne.n	8011f72 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	8b5b      	ldrh	r3, [r3, #26]
 8011f62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011f66:	b29a      	uxth	r2, r3
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8011f70:	e095      	b.n	801209e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8011f72:	693b      	ldr	r3, [r7, #16]
 8011f74:	895a      	ldrh	r2, [r3, #10]
 8011f76:	7dfb      	ldrb	r3, [r7, #23]
 8011f78:	b29b      	uxth	r3, r3
 8011f7a:	429a      	cmp	r2, r3
 8011f7c:	d206      	bcs.n	8011f8c <tcp_enqueue_flags+0xa0>
 8011f7e:	4b4a      	ldr	r3, [pc, #296]	; (80120a8 <tcp_enqueue_flags+0x1bc>)
 8011f80:	f240 423a 	movw	r2, #1082	; 0x43a
 8011f84:	494c      	ldr	r1, [pc, #304]	; (80120b8 <tcp_enqueue_flags+0x1cc>)
 8011f86:	484a      	ldr	r0, [pc, #296]	; (80120b0 <tcp_enqueue_flags+0x1c4>)
 8011f88:	f006 fca6 	bl	80188d8 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8011f90:	78fa      	ldrb	r2, [r7, #3]
 8011f92:	7ffb      	ldrb	r3, [r7, #31]
 8011f94:	9300      	str	r3, [sp, #0]
 8011f96:	460b      	mov	r3, r1
 8011f98:	6939      	ldr	r1, [r7, #16]
 8011f9a:	6878      	ldr	r0, [r7, #4]
 8011f9c:	f7ff fd70 	bl	8011a80 <tcp_create_segment>
 8011fa0:	60f8      	str	r0, [r7, #12]
 8011fa2:	68fb      	ldr	r3, [r7, #12]
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d109      	bne.n	8011fbc <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	8b5b      	ldrh	r3, [r3, #26]
 8011fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011fb0:	b29a      	uxth	r2, r3
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8011fba:	e070      	b.n	801209e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8011fbc:	68fb      	ldr	r3, [r7, #12]
 8011fbe:	68db      	ldr	r3, [r3, #12]
 8011fc0:	f003 0303 	and.w	r3, r3, #3
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d006      	beq.n	8011fd6 <tcp_enqueue_flags+0xea>
 8011fc8:	4b37      	ldr	r3, [pc, #220]	; (80120a8 <tcp_enqueue_flags+0x1bc>)
 8011fca:	f240 4242 	movw	r2, #1090	; 0x442
 8011fce:	493b      	ldr	r1, [pc, #236]	; (80120bc <tcp_enqueue_flags+0x1d0>)
 8011fd0:	4837      	ldr	r0, [pc, #220]	; (80120b0 <tcp_enqueue_flags+0x1c4>)
 8011fd2:	f006 fc81 	bl	80188d8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	891b      	ldrh	r3, [r3, #8]
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d006      	beq.n	8011fec <tcp_enqueue_flags+0x100>
 8011fde:	4b32      	ldr	r3, [pc, #200]	; (80120a8 <tcp_enqueue_flags+0x1bc>)
 8011fe0:	f240 4243 	movw	r2, #1091	; 0x443
 8011fe4:	4936      	ldr	r1, [pc, #216]	; (80120c0 <tcp_enqueue_flags+0x1d4>)
 8011fe6:	4832      	ldr	r0, [pc, #200]	; (80120b0 <tcp_enqueue_flags+0x1c4>)
 8011fe8:	f006 fc76 	bl	80188d8 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d103      	bne.n	8011ffc <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	68fa      	ldr	r2, [r7, #12]
 8011ff8:	66da      	str	r2, [r3, #108]	; 0x6c
 8011ffa:	e00d      	b.n	8012018 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012000:	61bb      	str	r3, [r7, #24]
 8012002:	e002      	b.n	801200a <tcp_enqueue_flags+0x11e>
 8012004:	69bb      	ldr	r3, [r7, #24]
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	61bb      	str	r3, [r7, #24]
 801200a:	69bb      	ldr	r3, [r7, #24]
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	2b00      	cmp	r3, #0
 8012010:	d1f8      	bne.n	8012004 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8012012:	69bb      	ldr	r3, [r7, #24]
 8012014:	68fa      	ldr	r2, [r7, #12]
 8012016:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	2200      	movs	r2, #0
 801201c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8012020:	78fb      	ldrb	r3, [r7, #3]
 8012022:	f003 0302 	and.w	r3, r3, #2
 8012026:	2b00      	cmp	r3, #0
 8012028:	d104      	bne.n	8012034 <tcp_enqueue_flags+0x148>
 801202a:	78fb      	ldrb	r3, [r7, #3]
 801202c:	f003 0301 	and.w	r3, r3, #1
 8012030:	2b00      	cmp	r3, #0
 8012032:	d004      	beq.n	801203e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012038:	1c5a      	adds	r2, r3, #1
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801203e:	78fb      	ldrb	r3, [r7, #3]
 8012040:	f003 0301 	and.w	r3, r3, #1
 8012044:	2b00      	cmp	r3, #0
 8012046:	d006      	beq.n	8012056 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	8b5b      	ldrh	r3, [r3, #26]
 801204c:	f043 0320 	orr.w	r3, r3, #32
 8012050:	b29a      	uxth	r2, r3
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8012056:	68fb      	ldr	r3, [r7, #12]
 8012058:	685b      	ldr	r3, [r3, #4]
 801205a:	4618      	mov	r0, r3
 801205c:	f7fb fc4a 	bl	800d8f4 <pbuf_clen>
 8012060:	4603      	mov	r3, r0
 8012062:	461a      	mov	r2, r3
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801206a:	4413      	add	r3, r2
 801206c:	b29a      	uxth	r2, r3
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801207a:	2b00      	cmp	r3, #0
 801207c:	d00e      	beq.n	801209c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012082:	2b00      	cmp	r3, #0
 8012084:	d10a      	bne.n	801209c <tcp_enqueue_flags+0x1b0>
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801208a:	2b00      	cmp	r3, #0
 801208c:	d106      	bne.n	801209c <tcp_enqueue_flags+0x1b0>
 801208e:	4b06      	ldr	r3, [pc, #24]	; (80120a8 <tcp_enqueue_flags+0x1bc>)
 8012090:	f240 4266 	movw	r2, #1126	; 0x466
 8012094:	490b      	ldr	r1, [pc, #44]	; (80120c4 <tcp_enqueue_flags+0x1d8>)
 8012096:	4806      	ldr	r0, [pc, #24]	; (80120b0 <tcp_enqueue_flags+0x1c4>)
 8012098:	f006 fc1e 	bl	80188d8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801209c:	2300      	movs	r3, #0
}
 801209e:	4618      	mov	r0, r3
 80120a0:	3720      	adds	r7, #32
 80120a2:	46bd      	mov	sp, r7
 80120a4:	bd80      	pop	{r7, pc}
 80120a6:	bf00      	nop
 80120a8:	0801f28c 	.word	0x0801f28c
 80120ac:	0801f6b0 	.word	0x0801f6b0
 80120b0:	0801f2e0 	.word	0x0801f2e0
 80120b4:	0801f708 	.word	0x0801f708
 80120b8:	0801f728 	.word	0x0801f728
 80120bc:	0801f764 	.word	0x0801f764
 80120c0:	0801f77c 	.word	0x0801f77c
 80120c4:	0801f7a8 	.word	0x0801f7a8

080120c8 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80120c8:	b5b0      	push	{r4, r5, r7, lr}
 80120ca:	b08a      	sub	sp, #40	; 0x28
 80120cc:	af00      	add	r7, sp, #0
 80120ce:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d106      	bne.n	80120e4 <tcp_output+0x1c>
 80120d6:	4ba0      	ldr	r3, [pc, #640]	; (8012358 <tcp_output+0x290>)
 80120d8:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80120dc:	499f      	ldr	r1, [pc, #636]	; (801235c <tcp_output+0x294>)
 80120de:	48a0      	ldr	r0, [pc, #640]	; (8012360 <tcp_output+0x298>)
 80120e0:	f006 fbfa 	bl	80188d8 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	7d1b      	ldrb	r3, [r3, #20]
 80120e8:	2b01      	cmp	r3, #1
 80120ea:	d106      	bne.n	80120fa <tcp_output+0x32>
 80120ec:	4b9a      	ldr	r3, [pc, #616]	; (8012358 <tcp_output+0x290>)
 80120ee:	f240 42e4 	movw	r2, #1252	; 0x4e4
 80120f2:	499c      	ldr	r1, [pc, #624]	; (8012364 <tcp_output+0x29c>)
 80120f4:	489a      	ldr	r0, [pc, #616]	; (8012360 <tcp_output+0x298>)
 80120f6:	f006 fbef 	bl	80188d8 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80120fa:	4b9b      	ldr	r3, [pc, #620]	; (8012368 <tcp_output+0x2a0>)
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	687a      	ldr	r2, [r7, #4]
 8012100:	429a      	cmp	r2, r3
 8012102:	d101      	bne.n	8012108 <tcp_output+0x40>
    return ERR_OK;
 8012104:	2300      	movs	r3, #0
 8012106:	e1d2      	b.n	80124ae <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012114:	429a      	cmp	r2, r3
 8012116:	d203      	bcs.n	8012120 <tcp_output+0x58>
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801211e:	e002      	b.n	8012126 <tcp_output+0x5e>
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012126:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801212c:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801212e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012130:	2b00      	cmp	r3, #0
 8012132:	d10b      	bne.n	801214c <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	8b5b      	ldrh	r3, [r3, #26]
 8012138:	f003 0302 	and.w	r3, r3, #2
 801213c:	2b00      	cmp	r3, #0
 801213e:	f000 81a9 	beq.w	8012494 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 8012142:	6878      	ldr	r0, [r7, #4]
 8012144:	f000 fdd4 	bl	8012cf0 <tcp_send_empty_ack>
 8012148:	4603      	mov	r3, r0
 801214a:	e1b0      	b.n	80124ae <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801214c:	6879      	ldr	r1, [r7, #4]
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	3304      	adds	r3, #4
 8012152:	461a      	mov	r2, r3
 8012154:	6878      	ldr	r0, [r7, #4]
 8012156:	f7ff fc77 	bl	8011a48 <tcp_route>
 801215a:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801215c:	697b      	ldr	r3, [r7, #20]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d102      	bne.n	8012168 <tcp_output+0xa0>
    return ERR_RTE;
 8012162:	f06f 0303 	mvn.w	r3, #3
 8012166:	e1a2      	b.n	80124ae <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	2b00      	cmp	r3, #0
 801216c:	d003      	beq.n	8012176 <tcp_output+0xae>
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	2b00      	cmp	r3, #0
 8012174:	d111      	bne.n	801219a <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8012176:	697b      	ldr	r3, [r7, #20]
 8012178:	2b00      	cmp	r3, #0
 801217a:	d002      	beq.n	8012182 <tcp_output+0xba>
 801217c:	697b      	ldr	r3, [r7, #20]
 801217e:	3304      	adds	r3, #4
 8012180:	e000      	b.n	8012184 <tcp_output+0xbc>
 8012182:	2300      	movs	r3, #0
 8012184:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8012186:	693b      	ldr	r3, [r7, #16]
 8012188:	2b00      	cmp	r3, #0
 801218a:	d102      	bne.n	8012192 <tcp_output+0xca>
      return ERR_RTE;
 801218c:	f06f 0303 	mvn.w	r3, #3
 8012190:	e18d      	b.n	80124ae <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8012192:	693b      	ldr	r3, [r7, #16]
 8012194:	681a      	ldr	r2, [r3, #0]
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801219c:	68db      	ldr	r3, [r3, #12]
 801219e:	685b      	ldr	r3, [r3, #4]
 80121a0:	4618      	mov	r0, r3
 80121a2:	f7fa f89c 	bl	800c2de <lwip_htonl>
 80121a6:	4602      	mov	r2, r0
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80121ac:	1ad3      	subs	r3, r2, r3
 80121ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80121b0:	8912      	ldrh	r2, [r2, #8]
 80121b2:	4413      	add	r3, r2
 80121b4:	69ba      	ldr	r2, [r7, #24]
 80121b6:	429a      	cmp	r2, r3
 80121b8:	d227      	bcs.n	801220a <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80121c0:	461a      	mov	r2, r3
 80121c2:	69bb      	ldr	r3, [r7, #24]
 80121c4:	4293      	cmp	r3, r2
 80121c6:	d114      	bne.n	80121f2 <tcp_output+0x12a>
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d110      	bne.n	80121f2 <tcp_output+0x12a>
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d10b      	bne.n	80121f2 <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	2200      	movs	r2, #0
 80121de:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	2201      	movs	r2, #1
 80121e6:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	2200      	movs	r2, #0
 80121ee:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	8b5b      	ldrh	r3, [r3, #26]
 80121f6:	f003 0302 	and.w	r3, r3, #2
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	f000 814c 	beq.w	8012498 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 8012200:	6878      	ldr	r0, [r7, #4]
 8012202:	f000 fd75 	bl	8012cf0 <tcp_send_empty_ack>
 8012206:	4603      	mov	r3, r0
 8012208:	e151      	b.n	80124ae <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	2200      	movs	r2, #0
 801220e:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012216:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8012218:	6a3b      	ldr	r3, [r7, #32]
 801221a:	2b00      	cmp	r3, #0
 801221c:	f000 811b 	beq.w	8012456 <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 8012220:	e002      	b.n	8012228 <tcp_output+0x160>
 8012222:	6a3b      	ldr	r3, [r7, #32]
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	623b      	str	r3, [r7, #32]
 8012228:	6a3b      	ldr	r3, [r7, #32]
 801222a:	681b      	ldr	r3, [r3, #0]
 801222c:	2b00      	cmp	r3, #0
 801222e:	d1f8      	bne.n	8012222 <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8012230:	e111      	b.n	8012456 <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8012232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012234:	68db      	ldr	r3, [r3, #12]
 8012236:	899b      	ldrh	r3, [r3, #12]
 8012238:	b29b      	uxth	r3, r3
 801223a:	4618      	mov	r0, r3
 801223c:	f7fa f83a 	bl	800c2b4 <lwip_htons>
 8012240:	4603      	mov	r3, r0
 8012242:	b2db      	uxtb	r3, r3
 8012244:	f003 0304 	and.w	r3, r3, #4
 8012248:	2b00      	cmp	r3, #0
 801224a:	d006      	beq.n	801225a <tcp_output+0x192>
 801224c:	4b42      	ldr	r3, [pc, #264]	; (8012358 <tcp_output+0x290>)
 801224e:	f240 5237 	movw	r2, #1335	; 0x537
 8012252:	4946      	ldr	r1, [pc, #280]	; (801236c <tcp_output+0x2a4>)
 8012254:	4842      	ldr	r0, [pc, #264]	; (8012360 <tcp_output+0x298>)
 8012256:	f006 fb3f 	bl	80188d8 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801225e:	2b00      	cmp	r3, #0
 8012260:	d01f      	beq.n	80122a2 <tcp_output+0x1da>
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	8b5b      	ldrh	r3, [r3, #26]
 8012266:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801226a:	2b00      	cmp	r3, #0
 801226c:	d119      	bne.n	80122a2 <tcp_output+0x1da>
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012272:	2b00      	cmp	r3, #0
 8012274:	d00b      	beq.n	801228e <tcp_output+0x1c6>
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	2b00      	cmp	r3, #0
 801227e:	d110      	bne.n	80122a2 <tcp_output+0x1da>
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012284:	891a      	ldrh	r2, [r3, #8]
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801228a:	429a      	cmp	r2, r3
 801228c:	d209      	bcs.n	80122a2 <tcp_output+0x1da>
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8012294:	2b00      	cmp	r3, #0
 8012296:	d004      	beq.n	80122a2 <tcp_output+0x1da>
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801229e:	2b0f      	cmp	r3, #15
 80122a0:	d901      	bls.n	80122a6 <tcp_output+0x1de>
 80122a2:	2301      	movs	r3, #1
 80122a4:	e000      	b.n	80122a8 <tcp_output+0x1e0>
 80122a6:	2300      	movs	r3, #0
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d106      	bne.n	80122ba <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	8b5b      	ldrh	r3, [r3, #26]
 80122b0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	f000 80e3 	beq.w	8012480 <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	7d1b      	ldrb	r3, [r3, #20]
 80122be:	2b02      	cmp	r3, #2
 80122c0:	d00d      	beq.n	80122de <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80122c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122c4:	68db      	ldr	r3, [r3, #12]
 80122c6:	899b      	ldrh	r3, [r3, #12]
 80122c8:	b29c      	uxth	r4, r3
 80122ca:	2010      	movs	r0, #16
 80122cc:	f7f9 fff2 	bl	800c2b4 <lwip_htons>
 80122d0:	4603      	mov	r3, r0
 80122d2:	461a      	mov	r2, r3
 80122d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122d6:	68db      	ldr	r3, [r3, #12]
 80122d8:	4322      	orrs	r2, r4
 80122da:	b292      	uxth	r2, r2
 80122dc:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80122de:	697a      	ldr	r2, [r7, #20]
 80122e0:	6879      	ldr	r1, [r7, #4]
 80122e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80122e4:	f000 f908 	bl	80124f8 <tcp_output_segment>
 80122e8:	4603      	mov	r3, r0
 80122ea:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80122ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80122f0:	2b00      	cmp	r3, #0
 80122f2:	d009      	beq.n	8012308 <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	8b5b      	ldrh	r3, [r3, #26]
 80122f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80122fc:	b29a      	uxth	r2, r3
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	835a      	strh	r2, [r3, #26]
      return err;
 8012302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012306:	e0d2      	b.n	80124ae <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8012308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801230a:	681a      	ldr	r2, [r3, #0]
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	7d1b      	ldrb	r3, [r3, #20]
 8012314:	2b02      	cmp	r3, #2
 8012316:	d006      	beq.n	8012326 <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	8b5b      	ldrh	r3, [r3, #26]
 801231c:	f023 0303 	bic.w	r3, r3, #3
 8012320:	b29a      	uxth	r2, r3
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8012326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012328:	68db      	ldr	r3, [r3, #12]
 801232a:	685b      	ldr	r3, [r3, #4]
 801232c:	4618      	mov	r0, r3
 801232e:	f7f9 ffd6 	bl	800c2de <lwip_htonl>
 8012332:	4604      	mov	r4, r0
 8012334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012336:	891b      	ldrh	r3, [r3, #8]
 8012338:	461d      	mov	r5, r3
 801233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801233c:	68db      	ldr	r3, [r3, #12]
 801233e:	899b      	ldrh	r3, [r3, #12]
 8012340:	b29b      	uxth	r3, r3
 8012342:	4618      	mov	r0, r3
 8012344:	f7f9 ffb6 	bl	800c2b4 <lwip_htons>
 8012348:	4603      	mov	r3, r0
 801234a:	b2db      	uxtb	r3, r3
 801234c:	f003 0303 	and.w	r3, r3, #3
 8012350:	2b00      	cmp	r3, #0
 8012352:	d00d      	beq.n	8012370 <tcp_output+0x2a8>
 8012354:	2301      	movs	r3, #1
 8012356:	e00c      	b.n	8012372 <tcp_output+0x2aa>
 8012358:	0801f28c 	.word	0x0801f28c
 801235c:	0801f7d0 	.word	0x0801f7d0
 8012360:	0801f2e0 	.word	0x0801f2e0
 8012364:	0801f7e8 	.word	0x0801f7e8
 8012368:	2000715c 	.word	0x2000715c
 801236c:	0801f810 	.word	0x0801f810
 8012370:	2300      	movs	r3, #0
 8012372:	442b      	add	r3, r5
 8012374:	4423      	add	r3, r4
 8012376:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801237c:	68bb      	ldr	r3, [r7, #8]
 801237e:	1ad3      	subs	r3, r2, r3
 8012380:	2b00      	cmp	r3, #0
 8012382:	da02      	bge.n	801238a <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	68ba      	ldr	r2, [r7, #8]
 8012388:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801238a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801238c:	891b      	ldrh	r3, [r3, #8]
 801238e:	461c      	mov	r4, r3
 8012390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012392:	68db      	ldr	r3, [r3, #12]
 8012394:	899b      	ldrh	r3, [r3, #12]
 8012396:	b29b      	uxth	r3, r3
 8012398:	4618      	mov	r0, r3
 801239a:	f7f9 ff8b 	bl	800c2b4 <lwip_htons>
 801239e:	4603      	mov	r3, r0
 80123a0:	b2db      	uxtb	r3, r3
 80123a2:	f003 0303 	and.w	r3, r3, #3
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	d001      	beq.n	80123ae <tcp_output+0x2e6>
 80123aa:	2301      	movs	r3, #1
 80123ac:	e000      	b.n	80123b0 <tcp_output+0x2e8>
 80123ae:	2300      	movs	r3, #0
 80123b0:	4423      	add	r3, r4
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d049      	beq.n	801244a <tcp_output+0x382>
      seg->next = NULL;
 80123b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123b8:	2200      	movs	r2, #0
 80123ba:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d105      	bne.n	80123d0 <tcp_output+0x308>
        pcb->unacked = seg;
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80123c8:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 80123ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123cc:	623b      	str	r3, [r7, #32]
 80123ce:	e03f      	b.n	8012450 <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80123d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123d2:	68db      	ldr	r3, [r3, #12]
 80123d4:	685b      	ldr	r3, [r3, #4]
 80123d6:	4618      	mov	r0, r3
 80123d8:	f7f9 ff81 	bl	800c2de <lwip_htonl>
 80123dc:	4604      	mov	r4, r0
 80123de:	6a3b      	ldr	r3, [r7, #32]
 80123e0:	68db      	ldr	r3, [r3, #12]
 80123e2:	685b      	ldr	r3, [r3, #4]
 80123e4:	4618      	mov	r0, r3
 80123e6:	f7f9 ff7a 	bl	800c2de <lwip_htonl>
 80123ea:	4603      	mov	r3, r0
 80123ec:	1ae3      	subs	r3, r4, r3
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	da24      	bge.n	801243c <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	3370      	adds	r3, #112	; 0x70
 80123f6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80123f8:	e002      	b.n	8012400 <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80123fa:	69fb      	ldr	r3, [r7, #28]
 80123fc:	681b      	ldr	r3, [r3, #0]
 80123fe:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8012400:	69fb      	ldr	r3, [r7, #28]
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	2b00      	cmp	r3, #0
 8012406:	d011      	beq.n	801242c <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012408:	69fb      	ldr	r3, [r7, #28]
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	68db      	ldr	r3, [r3, #12]
 801240e:	685b      	ldr	r3, [r3, #4]
 8012410:	4618      	mov	r0, r3
 8012412:	f7f9 ff64 	bl	800c2de <lwip_htonl>
 8012416:	4604      	mov	r4, r0
 8012418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801241a:	68db      	ldr	r3, [r3, #12]
 801241c:	685b      	ldr	r3, [r3, #4]
 801241e:	4618      	mov	r0, r3
 8012420:	f7f9 ff5d 	bl	800c2de <lwip_htonl>
 8012424:	4603      	mov	r3, r0
 8012426:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8012428:	2b00      	cmp	r3, #0
 801242a:	dbe6      	blt.n	80123fa <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 801242c:	69fb      	ldr	r3, [r7, #28]
 801242e:	681a      	ldr	r2, [r3, #0]
 8012430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012432:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8012434:	69fb      	ldr	r3, [r7, #28]
 8012436:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012438:	601a      	str	r2, [r3, #0]
 801243a:	e009      	b.n	8012450 <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801243c:	6a3b      	ldr	r3, [r7, #32]
 801243e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012440:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8012442:	6a3b      	ldr	r3, [r7, #32]
 8012444:	681b      	ldr	r3, [r3, #0]
 8012446:	623b      	str	r3, [r7, #32]
 8012448:	e002      	b.n	8012450 <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801244a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801244c:	f7fc fc42 	bl	800ecd4 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012454:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8012456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012458:	2b00      	cmp	r3, #0
 801245a:	d012      	beq.n	8012482 <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801245c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801245e:	68db      	ldr	r3, [r3, #12]
 8012460:	685b      	ldr	r3, [r3, #4]
 8012462:	4618      	mov	r0, r3
 8012464:	f7f9 ff3b 	bl	800c2de <lwip_htonl>
 8012468:	4602      	mov	r2, r0
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801246e:	1ad3      	subs	r3, r2, r3
 8012470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012472:	8912      	ldrh	r2, [r2, #8]
 8012474:	4413      	add	r3, r2
  while (seg != NULL &&
 8012476:	69ba      	ldr	r2, [r7, #24]
 8012478:	429a      	cmp	r2, r3
 801247a:	f4bf aeda 	bcs.w	8012232 <tcp_output+0x16a>
 801247e:	e000      	b.n	8012482 <tcp_output+0x3ba>
      break;
 8012480:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012486:	2b00      	cmp	r3, #0
 8012488:	d108      	bne.n	801249c <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	2200      	movs	r2, #0
 801248e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8012492:	e004      	b.n	801249e <tcp_output+0x3d6>
    goto output_done;
 8012494:	bf00      	nop
 8012496:	e002      	b.n	801249e <tcp_output+0x3d6>
    goto output_done;
 8012498:	bf00      	nop
 801249a:	e000      	b.n	801249e <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801249c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	8b5b      	ldrh	r3, [r3, #26]
 80124a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80124a6:	b29a      	uxth	r2, r3
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80124ac:	2300      	movs	r3, #0
}
 80124ae:	4618      	mov	r0, r3
 80124b0:	3728      	adds	r7, #40	; 0x28
 80124b2:	46bd      	mov	sp, r7
 80124b4:	bdb0      	pop	{r4, r5, r7, pc}
 80124b6:	bf00      	nop

080124b8 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80124b8:	b580      	push	{r7, lr}
 80124ba:	b082      	sub	sp, #8
 80124bc:	af00      	add	r7, sp, #0
 80124be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d106      	bne.n	80124d4 <tcp_output_segment_busy+0x1c>
 80124c6:	4b09      	ldr	r3, [pc, #36]	; (80124ec <tcp_output_segment_busy+0x34>)
 80124c8:	f240 529a 	movw	r2, #1434	; 0x59a
 80124cc:	4908      	ldr	r1, [pc, #32]	; (80124f0 <tcp_output_segment_busy+0x38>)
 80124ce:	4809      	ldr	r0, [pc, #36]	; (80124f4 <tcp_output_segment_busy+0x3c>)
 80124d0:	f006 fa02 	bl	80188d8 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	685b      	ldr	r3, [r3, #4]
 80124d8:	7b9b      	ldrb	r3, [r3, #14]
 80124da:	2b01      	cmp	r3, #1
 80124dc:	d001      	beq.n	80124e2 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80124de:	2301      	movs	r3, #1
 80124e0:	e000      	b.n	80124e4 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80124e2:	2300      	movs	r3, #0
}
 80124e4:	4618      	mov	r0, r3
 80124e6:	3708      	adds	r7, #8
 80124e8:	46bd      	mov	sp, r7
 80124ea:	bd80      	pop	{r7, pc}
 80124ec:	0801f28c 	.word	0x0801f28c
 80124f0:	0801f828 	.word	0x0801f828
 80124f4:	0801f2e0 	.word	0x0801f2e0

080124f8 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80124f8:	b5b0      	push	{r4, r5, r7, lr}
 80124fa:	b08c      	sub	sp, #48	; 0x30
 80124fc:	af04      	add	r7, sp, #16
 80124fe:	60f8      	str	r0, [r7, #12]
 8012500:	60b9      	str	r1, [r7, #8]
 8012502:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8012504:	68fb      	ldr	r3, [r7, #12]
 8012506:	2b00      	cmp	r3, #0
 8012508:	d106      	bne.n	8012518 <tcp_output_segment+0x20>
 801250a:	4b64      	ldr	r3, [pc, #400]	; (801269c <tcp_output_segment+0x1a4>)
 801250c:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8012510:	4963      	ldr	r1, [pc, #396]	; (80126a0 <tcp_output_segment+0x1a8>)
 8012512:	4864      	ldr	r0, [pc, #400]	; (80126a4 <tcp_output_segment+0x1ac>)
 8012514:	f006 f9e0 	bl	80188d8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8012518:	68bb      	ldr	r3, [r7, #8]
 801251a:	2b00      	cmp	r3, #0
 801251c:	d106      	bne.n	801252c <tcp_output_segment+0x34>
 801251e:	4b5f      	ldr	r3, [pc, #380]	; (801269c <tcp_output_segment+0x1a4>)
 8012520:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8012524:	4960      	ldr	r1, [pc, #384]	; (80126a8 <tcp_output_segment+0x1b0>)
 8012526:	485f      	ldr	r0, [pc, #380]	; (80126a4 <tcp_output_segment+0x1ac>)
 8012528:	f006 f9d6 	bl	80188d8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	2b00      	cmp	r3, #0
 8012530:	d106      	bne.n	8012540 <tcp_output_segment+0x48>
 8012532:	4b5a      	ldr	r3, [pc, #360]	; (801269c <tcp_output_segment+0x1a4>)
 8012534:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8012538:	495c      	ldr	r1, [pc, #368]	; (80126ac <tcp_output_segment+0x1b4>)
 801253a:	485a      	ldr	r0, [pc, #360]	; (80126a4 <tcp_output_segment+0x1ac>)
 801253c:	f006 f9cc 	bl	80188d8 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8012540:	68f8      	ldr	r0, [r7, #12]
 8012542:	f7ff ffb9 	bl	80124b8 <tcp_output_segment_busy>
 8012546:	4603      	mov	r3, r0
 8012548:	2b00      	cmp	r3, #0
 801254a:	d001      	beq.n	8012550 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801254c:	2300      	movs	r3, #0
 801254e:	e0a0      	b.n	8012692 <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8012550:	68bb      	ldr	r3, [r7, #8]
 8012552:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	68dc      	ldr	r4, [r3, #12]
 8012558:	4610      	mov	r0, r2
 801255a:	f7f9 fec0 	bl	800c2de <lwip_htonl>
 801255e:	4603      	mov	r3, r0
 8012560:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8012562:	68bb      	ldr	r3, [r7, #8]
 8012564:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8012566:	68fb      	ldr	r3, [r7, #12]
 8012568:	68dc      	ldr	r4, [r3, #12]
 801256a:	4610      	mov	r0, r2
 801256c:	f7f9 fea2 	bl	800c2b4 <lwip_htons>
 8012570:	4603      	mov	r3, r0
 8012572:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012574:	68bb      	ldr	r3, [r7, #8]
 8012576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012578:	68ba      	ldr	r2, [r7, #8]
 801257a:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801257c:	441a      	add	r2, r3
 801257e:	68bb      	ldr	r3, [r7, #8]
 8012580:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	68db      	ldr	r3, [r3, #12]
 8012586:	3314      	adds	r3, #20
 8012588:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801258a:	68fb      	ldr	r3, [r7, #12]
 801258c:	7a9b      	ldrb	r3, [r3, #10]
 801258e:	f003 0301 	and.w	r3, r3, #1
 8012592:	2b00      	cmp	r3, #0
 8012594:	d015      	beq.n	80125c2 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8012596:	68bb      	ldr	r3, [r7, #8]
 8012598:	3304      	adds	r3, #4
 801259a:	461a      	mov	r2, r3
 801259c:	6879      	ldr	r1, [r7, #4]
 801259e:	f44f 70e6 	mov.w	r0, #460	; 0x1cc
 80125a2:	f7fc fe8d 	bl	800f2c0 <tcp_eff_send_mss_netif>
 80125a6:	4603      	mov	r3, r0
 80125a8:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80125aa:	8b7b      	ldrh	r3, [r7, #26]
 80125ac:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 80125b0:	4618      	mov	r0, r3
 80125b2:	f7f9 fe94 	bl	800c2de <lwip_htonl>
 80125b6:	4602      	mov	r2, r0
 80125b8:	69fb      	ldr	r3, [r7, #28]
 80125ba:	601a      	str	r2, [r3, #0]
    opts += 1;
 80125bc:	69fb      	ldr	r3, [r7, #28]
 80125be:	3304      	adds	r3, #4
 80125c0:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80125c2:	68bb      	ldr	r3, [r7, #8]
 80125c4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	da02      	bge.n	80125d2 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80125cc:	68bb      	ldr	r3, [r7, #8]
 80125ce:	2200      	movs	r2, #0
 80125d0:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 80125d2:	68bb      	ldr	r3, [r7, #8]
 80125d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d10c      	bne.n	80125f4 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80125da:	4b35      	ldr	r3, [pc, #212]	; (80126b0 <tcp_output_segment+0x1b8>)
 80125dc:	681a      	ldr	r2, [r3, #0]
 80125de:	68bb      	ldr	r3, [r7, #8]
 80125e0:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80125e2:	68fb      	ldr	r3, [r7, #12]
 80125e4:	68db      	ldr	r3, [r3, #12]
 80125e6:	685b      	ldr	r3, [r3, #4]
 80125e8:	4618      	mov	r0, r3
 80125ea:	f7f9 fe78 	bl	800c2de <lwip_htonl>
 80125ee:	4602      	mov	r2, r0
 80125f0:	68bb      	ldr	r3, [r7, #8]
 80125f2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	68db      	ldr	r3, [r3, #12]
 80125f8:	461a      	mov	r2, r3
 80125fa:	68fb      	ldr	r3, [r7, #12]
 80125fc:	685b      	ldr	r3, [r3, #4]
 80125fe:	685b      	ldr	r3, [r3, #4]
 8012600:	1ad3      	subs	r3, r2, r3
 8012602:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	685b      	ldr	r3, [r3, #4]
 8012608:	8959      	ldrh	r1, [r3, #10]
 801260a:	68fb      	ldr	r3, [r7, #12]
 801260c:	685b      	ldr	r3, [r3, #4]
 801260e:	8b3a      	ldrh	r2, [r7, #24]
 8012610:	1a8a      	subs	r2, r1, r2
 8012612:	b292      	uxth	r2, r2
 8012614:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	685b      	ldr	r3, [r3, #4]
 801261a:	8919      	ldrh	r1, [r3, #8]
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	685b      	ldr	r3, [r3, #4]
 8012620:	8b3a      	ldrh	r2, [r7, #24]
 8012622:	1a8a      	subs	r2, r1, r2
 8012624:	b292      	uxth	r2, r2
 8012626:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8012628:	68fb      	ldr	r3, [r7, #12]
 801262a:	685b      	ldr	r3, [r3, #4]
 801262c:	68fa      	ldr	r2, [r7, #12]
 801262e:	68d2      	ldr	r2, [r2, #12]
 8012630:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8012632:	68fb      	ldr	r3, [r7, #12]
 8012634:	68db      	ldr	r3, [r3, #12]
 8012636:	2200      	movs	r2, #0
 8012638:	741a      	strb	r2, [r3, #16]
 801263a:	2200      	movs	r2, #0
 801263c:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	68db      	ldr	r3, [r3, #12]
 8012642:	f103 0214 	add.w	r2, r3, #20
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	7a9b      	ldrb	r3, [r3, #10]
 801264a:	009b      	lsls	r3, r3, #2
 801264c:	f003 0304 	and.w	r3, r3, #4
 8012650:	4413      	add	r3, r2
 8012652:	69fa      	ldr	r2, [r7, #28]
 8012654:	429a      	cmp	r2, r3
 8012656:	d006      	beq.n	8012666 <tcp_output_segment+0x16e>
 8012658:	4b10      	ldr	r3, [pc, #64]	; (801269c <tcp_output_segment+0x1a4>)
 801265a:	f240 621c 	movw	r2, #1564	; 0x61c
 801265e:	4915      	ldr	r1, [pc, #84]	; (80126b4 <tcp_output_segment+0x1bc>)
 8012660:	4810      	ldr	r0, [pc, #64]	; (80126a4 <tcp_output_segment+0x1ac>)
 8012662:	f006 f939 	bl	80188d8 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	6858      	ldr	r0, [r3, #4]
 801266a:	68b9      	ldr	r1, [r7, #8]
 801266c:	68bb      	ldr	r3, [r7, #8]
 801266e:	1d1c      	adds	r4, r3, #4
 8012670:	68bb      	ldr	r3, [r7, #8]
 8012672:	7add      	ldrb	r5, [r3, #11]
 8012674:	68bb      	ldr	r3, [r7, #8]
 8012676:	7a9b      	ldrb	r3, [r3, #10]
 8012678:	687a      	ldr	r2, [r7, #4]
 801267a:	9202      	str	r2, [sp, #8]
 801267c:	2206      	movs	r2, #6
 801267e:	9201      	str	r2, [sp, #4]
 8012680:	9300      	str	r3, [sp, #0]
 8012682:	462b      	mov	r3, r5
 8012684:	4622      	mov	r2, r4
 8012686:	f004 fb71 	bl	8016d6c <ip4_output_if>
 801268a:	4603      	mov	r3, r0
 801268c:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801268e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012692:	4618      	mov	r0, r3
 8012694:	3720      	adds	r7, #32
 8012696:	46bd      	mov	sp, r7
 8012698:	bdb0      	pop	{r4, r5, r7, pc}
 801269a:	bf00      	nop
 801269c:	0801f28c 	.word	0x0801f28c
 80126a0:	0801f850 	.word	0x0801f850
 80126a4:	0801f2e0 	.word	0x0801f2e0
 80126a8:	0801f870 	.word	0x0801f870
 80126ac:	0801f890 	.word	0x0801f890
 80126b0:	2000714c 	.word	0x2000714c
 80126b4:	0801f8b4 	.word	0x0801f8b4

080126b8 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80126b8:	b5b0      	push	{r4, r5, r7, lr}
 80126ba:	b084      	sub	sp, #16
 80126bc:	af00      	add	r7, sp, #0
 80126be:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	d106      	bne.n	80126d4 <tcp_rexmit_rto_prepare+0x1c>
 80126c6:	4b31      	ldr	r3, [pc, #196]	; (801278c <tcp_rexmit_rto_prepare+0xd4>)
 80126c8:	f240 6263 	movw	r2, #1635	; 0x663
 80126cc:	4930      	ldr	r1, [pc, #192]	; (8012790 <tcp_rexmit_rto_prepare+0xd8>)
 80126ce:	4831      	ldr	r0, [pc, #196]	; (8012794 <tcp_rexmit_rto_prepare+0xdc>)
 80126d0:	f006 f902 	bl	80188d8 <iprintf>

  if (pcb->unacked == NULL) {
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d102      	bne.n	80126e2 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80126dc:	f06f 0305 	mvn.w	r3, #5
 80126e0:	e050      	b.n	8012784 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80126e6:	60fb      	str	r3, [r7, #12]
 80126e8:	e00b      	b.n	8012702 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80126ea:	68f8      	ldr	r0, [r7, #12]
 80126ec:	f7ff fee4 	bl	80124b8 <tcp_output_segment_busy>
 80126f0:	4603      	mov	r3, r0
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d002      	beq.n	80126fc <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80126f6:	f06f 0305 	mvn.w	r3, #5
 80126fa:	e043      	b.n	8012784 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80126fc:	68fb      	ldr	r3, [r7, #12]
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	60fb      	str	r3, [r7, #12]
 8012702:	68fb      	ldr	r3, [r7, #12]
 8012704:	681b      	ldr	r3, [r3, #0]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d1ef      	bne.n	80126ea <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801270a:	68f8      	ldr	r0, [r7, #12]
 801270c:	f7ff fed4 	bl	80124b8 <tcp_output_segment_busy>
 8012710:	4603      	mov	r3, r0
 8012712:	2b00      	cmp	r3, #0
 8012714:	d002      	beq.n	801271c <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8012716:	f06f 0305 	mvn.w	r3, #5
 801271a:	e033      	b.n	8012784 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	2200      	movs	r2, #0
 8012730:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	8b5b      	ldrh	r3, [r3, #26]
 8012736:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801273a:	b29a      	uxth	r2, r3
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	68db      	ldr	r3, [r3, #12]
 8012744:	685b      	ldr	r3, [r3, #4]
 8012746:	4618      	mov	r0, r3
 8012748:	f7f9 fdc9 	bl	800c2de <lwip_htonl>
 801274c:	4604      	mov	r4, r0
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	891b      	ldrh	r3, [r3, #8]
 8012752:	461d      	mov	r5, r3
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	68db      	ldr	r3, [r3, #12]
 8012758:	899b      	ldrh	r3, [r3, #12]
 801275a:	b29b      	uxth	r3, r3
 801275c:	4618      	mov	r0, r3
 801275e:	f7f9 fda9 	bl	800c2b4 <lwip_htons>
 8012762:	4603      	mov	r3, r0
 8012764:	b2db      	uxtb	r3, r3
 8012766:	f003 0303 	and.w	r3, r3, #3
 801276a:	2b00      	cmp	r3, #0
 801276c:	d001      	beq.n	8012772 <tcp_rexmit_rto_prepare+0xba>
 801276e:	2301      	movs	r3, #1
 8012770:	e000      	b.n	8012774 <tcp_rexmit_rto_prepare+0xbc>
 8012772:	2300      	movs	r3, #0
 8012774:	442b      	add	r3, r5
 8012776:	18e2      	adds	r2, r4, r3
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	2200      	movs	r2, #0
 8012780:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8012782:	2300      	movs	r3, #0
}
 8012784:	4618      	mov	r0, r3
 8012786:	3710      	adds	r7, #16
 8012788:	46bd      	mov	sp, r7
 801278a:	bdb0      	pop	{r4, r5, r7, pc}
 801278c:	0801f28c 	.word	0x0801f28c
 8012790:	0801f8c8 	.word	0x0801f8c8
 8012794:	0801f2e0 	.word	0x0801f2e0

08012798 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8012798:	b580      	push	{r7, lr}
 801279a:	b082      	sub	sp, #8
 801279c:	af00      	add	r7, sp, #0
 801279e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d106      	bne.n	80127b4 <tcp_rexmit_rto_commit+0x1c>
 80127a6:	4b0d      	ldr	r3, [pc, #52]	; (80127dc <tcp_rexmit_rto_commit+0x44>)
 80127a8:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80127ac:	490c      	ldr	r1, [pc, #48]	; (80127e0 <tcp_rexmit_rto_commit+0x48>)
 80127ae:	480d      	ldr	r0, [pc, #52]	; (80127e4 <tcp_rexmit_rto_commit+0x4c>)
 80127b0:	f006 f892 	bl	80188d8 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80127ba:	2bff      	cmp	r3, #255	; 0xff
 80127bc:	d007      	beq.n	80127ce <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80127c4:	3301      	adds	r3, #1
 80127c6:	b2da      	uxtb	r2, r3
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80127ce:	6878      	ldr	r0, [r7, #4]
 80127d0:	f7ff fc7a 	bl	80120c8 <tcp_output>
}
 80127d4:	bf00      	nop
 80127d6:	3708      	adds	r7, #8
 80127d8:	46bd      	mov	sp, r7
 80127da:	bd80      	pop	{r7, pc}
 80127dc:	0801f28c 	.word	0x0801f28c
 80127e0:	0801f8ec 	.word	0x0801f8ec
 80127e4:	0801f2e0 	.word	0x0801f2e0

080127e8 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80127e8:	b580      	push	{r7, lr}
 80127ea:	b082      	sub	sp, #8
 80127ec:	af00      	add	r7, sp, #0
 80127ee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d106      	bne.n	8012804 <tcp_rexmit_rto+0x1c>
 80127f6:	4b0a      	ldr	r3, [pc, #40]	; (8012820 <tcp_rexmit_rto+0x38>)
 80127f8:	f240 62ad 	movw	r2, #1709	; 0x6ad
 80127fc:	4909      	ldr	r1, [pc, #36]	; (8012824 <tcp_rexmit_rto+0x3c>)
 80127fe:	480a      	ldr	r0, [pc, #40]	; (8012828 <tcp_rexmit_rto+0x40>)
 8012800:	f006 f86a 	bl	80188d8 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8012804:	6878      	ldr	r0, [r7, #4]
 8012806:	f7ff ff57 	bl	80126b8 <tcp_rexmit_rto_prepare>
 801280a:	4603      	mov	r3, r0
 801280c:	2b00      	cmp	r3, #0
 801280e:	d102      	bne.n	8012816 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8012810:	6878      	ldr	r0, [r7, #4]
 8012812:	f7ff ffc1 	bl	8012798 <tcp_rexmit_rto_commit>
  }
}
 8012816:	bf00      	nop
 8012818:	3708      	adds	r7, #8
 801281a:	46bd      	mov	sp, r7
 801281c:	bd80      	pop	{r7, pc}
 801281e:	bf00      	nop
 8012820:	0801f28c 	.word	0x0801f28c
 8012824:	0801f910 	.word	0x0801f910
 8012828:	0801f2e0 	.word	0x0801f2e0

0801282c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801282c:	b590      	push	{r4, r7, lr}
 801282e:	b085      	sub	sp, #20
 8012830:	af00      	add	r7, sp, #0
 8012832:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	2b00      	cmp	r3, #0
 8012838:	d106      	bne.n	8012848 <tcp_rexmit+0x1c>
 801283a:	4b2f      	ldr	r3, [pc, #188]	; (80128f8 <tcp_rexmit+0xcc>)
 801283c:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8012840:	492e      	ldr	r1, [pc, #184]	; (80128fc <tcp_rexmit+0xd0>)
 8012842:	482f      	ldr	r0, [pc, #188]	; (8012900 <tcp_rexmit+0xd4>)
 8012844:	f006 f848 	bl	80188d8 <iprintf>

  if (pcb->unacked == NULL) {
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801284c:	2b00      	cmp	r3, #0
 801284e:	d102      	bne.n	8012856 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8012850:	f06f 0305 	mvn.w	r3, #5
 8012854:	e04c      	b.n	80128f0 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801285a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801285c:	68b8      	ldr	r0, [r7, #8]
 801285e:	f7ff fe2b 	bl	80124b8 <tcp_output_segment_busy>
 8012862:	4603      	mov	r3, r0
 8012864:	2b00      	cmp	r3, #0
 8012866:	d002      	beq.n	801286e <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8012868:	f06f 0305 	mvn.w	r3, #5
 801286c:	e040      	b.n	80128f0 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801286e:	68bb      	ldr	r3, [r7, #8]
 8012870:	681a      	ldr	r2, [r3, #0]
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	336c      	adds	r3, #108	; 0x6c
 801287a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801287c:	e002      	b.n	8012884 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801287e:	68fb      	ldr	r3, [r7, #12]
 8012880:	681b      	ldr	r3, [r3, #0]
 8012882:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012884:	68fb      	ldr	r3, [r7, #12]
 8012886:	681b      	ldr	r3, [r3, #0]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d011      	beq.n	80128b0 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801288c:	68fb      	ldr	r3, [r7, #12]
 801288e:	681b      	ldr	r3, [r3, #0]
 8012890:	68db      	ldr	r3, [r3, #12]
 8012892:	685b      	ldr	r3, [r3, #4]
 8012894:	4618      	mov	r0, r3
 8012896:	f7f9 fd22 	bl	800c2de <lwip_htonl>
 801289a:	4604      	mov	r4, r0
 801289c:	68bb      	ldr	r3, [r7, #8]
 801289e:	68db      	ldr	r3, [r3, #12]
 80128a0:	685b      	ldr	r3, [r3, #4]
 80128a2:	4618      	mov	r0, r3
 80128a4:	f7f9 fd1b 	bl	800c2de <lwip_htonl>
 80128a8:	4603      	mov	r3, r0
 80128aa:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	dbe6      	blt.n	801287e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80128b0:	68fb      	ldr	r3, [r7, #12]
 80128b2:	681a      	ldr	r2, [r3, #0]
 80128b4:	68bb      	ldr	r3, [r7, #8]
 80128b6:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	68ba      	ldr	r2, [r7, #8]
 80128bc:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80128be:	68bb      	ldr	r3, [r7, #8]
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d103      	bne.n	80128ce <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	2200      	movs	r2, #0
 80128ca:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80128d4:	2bff      	cmp	r3, #255	; 0xff
 80128d6:	d007      	beq.n	80128e8 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80128de:	3301      	adds	r3, #1
 80128e0:	b2da      	uxtb	r2, r3
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	2200      	movs	r2, #0
 80128ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80128ee:	2300      	movs	r3, #0
}
 80128f0:	4618      	mov	r0, r3
 80128f2:	3714      	adds	r7, #20
 80128f4:	46bd      	mov	sp, r7
 80128f6:	bd90      	pop	{r4, r7, pc}
 80128f8:	0801f28c 	.word	0x0801f28c
 80128fc:	0801f92c 	.word	0x0801f92c
 8012900:	0801f2e0 	.word	0x0801f2e0

08012904 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8012904:	b580      	push	{r7, lr}
 8012906:	b082      	sub	sp, #8
 8012908:	af00      	add	r7, sp, #0
 801290a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	2b00      	cmp	r3, #0
 8012910:	d106      	bne.n	8012920 <tcp_rexmit_fast+0x1c>
 8012912:	4b2e      	ldr	r3, [pc, #184]	; (80129cc <tcp_rexmit_fast+0xc8>)
 8012914:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8012918:	492d      	ldr	r1, [pc, #180]	; (80129d0 <tcp_rexmit_fast+0xcc>)
 801291a:	482e      	ldr	r0, [pc, #184]	; (80129d4 <tcp_rexmit_fast+0xd0>)
 801291c:	f005 ffdc 	bl	80188d8 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012924:	2b00      	cmp	r3, #0
 8012926:	d04d      	beq.n	80129c4 <tcp_rexmit_fast+0xc0>
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	8b5b      	ldrh	r3, [r3, #26]
 801292c:	f003 0304 	and.w	r3, r3, #4
 8012930:	2b00      	cmp	r3, #0
 8012932:	d147      	bne.n	80129c4 <tcp_rexmit_fast+0xc0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8012934:	6878      	ldr	r0, [r7, #4]
 8012936:	f7ff ff79 	bl	801282c <tcp_rexmit>
 801293a:	4603      	mov	r3, r0
 801293c:	2b00      	cmp	r3, #0
 801293e:	d141      	bne.n	80129c4 <tcp_rexmit_fast+0xc0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801294c:	429a      	cmp	r2, r3
 801294e:	d207      	bcs.n	8012960 <tcp_rexmit_fast+0x5c>
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012956:	0fda      	lsrs	r2, r3, #31
 8012958:	4413      	add	r3, r2
 801295a:	105b      	asrs	r3, r3, #1
 801295c:	b29b      	uxth	r3, r3
 801295e:	e006      	b.n	801296e <tcp_rexmit_fast+0x6a>
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012966:	0fda      	lsrs	r2, r3, #31
 8012968:	4413      	add	r3, r2
 801296a:	105b      	asrs	r3, r3, #1
 801296c:	b29b      	uxth	r3, r3
 801296e:	687a      	ldr	r2, [r7, #4]
 8012970:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801297a:	461a      	mov	r2, r3
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012980:	005b      	lsls	r3, r3, #1
 8012982:	429a      	cmp	r2, r3
 8012984:	d206      	bcs.n	8012994 <tcp_rexmit_fast+0x90>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801298a:	005b      	lsls	r3, r3, #1
 801298c:	b29a      	uxth	r2, r3
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801299e:	4619      	mov	r1, r3
 80129a0:	0049      	lsls	r1, r1, #1
 80129a2:	440b      	add	r3, r1
 80129a4:	b29b      	uxth	r3, r3
 80129a6:	4413      	add	r3, r2
 80129a8:	b29a      	uxth	r2, r3
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	8b5b      	ldrh	r3, [r3, #26]
 80129b4:	f043 0304 	orr.w	r3, r3, #4
 80129b8:	b29a      	uxth	r2, r3
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	2200      	movs	r2, #0
 80129c2:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 80129c4:	bf00      	nop
 80129c6:	3708      	adds	r7, #8
 80129c8:	46bd      	mov	sp, r7
 80129ca:	bd80      	pop	{r7, pc}
 80129cc:	0801f28c 	.word	0x0801f28c
 80129d0:	0801f944 	.word	0x0801f944
 80129d4:	0801f2e0 	.word	0x0801f2e0

080129d8 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80129d8:	b580      	push	{r7, lr}
 80129da:	b086      	sub	sp, #24
 80129dc:	af00      	add	r7, sp, #0
 80129de:	60f8      	str	r0, [r7, #12]
 80129e0:	607b      	str	r3, [r7, #4]
 80129e2:	460b      	mov	r3, r1
 80129e4:	817b      	strh	r3, [r7, #10]
 80129e6:	4613      	mov	r3, r2
 80129e8:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80129ea:	897a      	ldrh	r2, [r7, #10]
 80129ec:	893b      	ldrh	r3, [r7, #8]
 80129ee:	4413      	add	r3, r2
 80129f0:	b29b      	uxth	r3, r3
 80129f2:	3314      	adds	r3, #20
 80129f4:	b29b      	uxth	r3, r3
 80129f6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80129fa:	4619      	mov	r1, r3
 80129fc:	2022      	movs	r0, #34	; 0x22
 80129fe:	f7fa fc11 	bl	800d224 <pbuf_alloc>
 8012a02:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8012a04:	697b      	ldr	r3, [r7, #20]
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d04e      	beq.n	8012aa8 <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8012a0a:	697b      	ldr	r3, [r7, #20]
 8012a0c:	895b      	ldrh	r3, [r3, #10]
 8012a0e:	461a      	mov	r2, r3
 8012a10:	897b      	ldrh	r3, [r7, #10]
 8012a12:	3314      	adds	r3, #20
 8012a14:	429a      	cmp	r2, r3
 8012a16:	da06      	bge.n	8012a26 <tcp_output_alloc_header_common+0x4e>
 8012a18:	4b26      	ldr	r3, [pc, #152]	; (8012ab4 <tcp_output_alloc_header_common+0xdc>)
 8012a1a:	f240 7224 	movw	r2, #1828	; 0x724
 8012a1e:	4926      	ldr	r1, [pc, #152]	; (8012ab8 <tcp_output_alloc_header_common+0xe0>)
 8012a20:	4826      	ldr	r0, [pc, #152]	; (8012abc <tcp_output_alloc_header_common+0xe4>)
 8012a22:	f005 ff59 	bl	80188d8 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8012a26:	697b      	ldr	r3, [r7, #20]
 8012a28:	685b      	ldr	r3, [r3, #4]
 8012a2a:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8012a2c:	8c3b      	ldrh	r3, [r7, #32]
 8012a2e:	4618      	mov	r0, r3
 8012a30:	f7f9 fc40 	bl	800c2b4 <lwip_htons>
 8012a34:	4603      	mov	r3, r0
 8012a36:	461a      	mov	r2, r3
 8012a38:	693b      	ldr	r3, [r7, #16]
 8012a3a:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8012a3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012a3e:	4618      	mov	r0, r3
 8012a40:	f7f9 fc38 	bl	800c2b4 <lwip_htons>
 8012a44:	4603      	mov	r3, r0
 8012a46:	461a      	mov	r2, r3
 8012a48:	693b      	ldr	r3, [r7, #16]
 8012a4a:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8012a4c:	693b      	ldr	r3, [r7, #16]
 8012a4e:	687a      	ldr	r2, [r7, #4]
 8012a50:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8012a52:	68f8      	ldr	r0, [r7, #12]
 8012a54:	f7f9 fc43 	bl	800c2de <lwip_htonl>
 8012a58:	4602      	mov	r2, r0
 8012a5a:	693b      	ldr	r3, [r7, #16]
 8012a5c:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8012a5e:	897b      	ldrh	r3, [r7, #10]
 8012a60:	089b      	lsrs	r3, r3, #2
 8012a62:	b29b      	uxth	r3, r3
 8012a64:	3305      	adds	r3, #5
 8012a66:	b29b      	uxth	r3, r3
 8012a68:	031b      	lsls	r3, r3, #12
 8012a6a:	b29a      	uxth	r2, r3
 8012a6c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8012a70:	b29b      	uxth	r3, r3
 8012a72:	4313      	orrs	r3, r2
 8012a74:	b29b      	uxth	r3, r3
 8012a76:	4618      	mov	r0, r3
 8012a78:	f7f9 fc1c 	bl	800c2b4 <lwip_htons>
 8012a7c:	4603      	mov	r3, r0
 8012a7e:	461a      	mov	r2, r3
 8012a80:	693b      	ldr	r3, [r7, #16]
 8012a82:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8012a84:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8012a86:	4618      	mov	r0, r3
 8012a88:	f7f9 fc14 	bl	800c2b4 <lwip_htons>
 8012a8c:	4603      	mov	r3, r0
 8012a8e:	461a      	mov	r2, r3
 8012a90:	693b      	ldr	r3, [r7, #16]
 8012a92:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8012a94:	693b      	ldr	r3, [r7, #16]
 8012a96:	2200      	movs	r2, #0
 8012a98:	741a      	strb	r2, [r3, #16]
 8012a9a:	2200      	movs	r2, #0
 8012a9c:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8012a9e:	693b      	ldr	r3, [r7, #16]
 8012aa0:	2200      	movs	r2, #0
 8012aa2:	749a      	strb	r2, [r3, #18]
 8012aa4:	2200      	movs	r2, #0
 8012aa6:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8012aa8:	697b      	ldr	r3, [r7, #20]
}
 8012aaa:	4618      	mov	r0, r3
 8012aac:	3718      	adds	r7, #24
 8012aae:	46bd      	mov	sp, r7
 8012ab0:	bd80      	pop	{r7, pc}
 8012ab2:	bf00      	nop
 8012ab4:	0801f28c 	.word	0x0801f28c
 8012ab8:	0801f964 	.word	0x0801f964
 8012abc:	0801f2e0 	.word	0x0801f2e0

08012ac0 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8012ac0:	b5b0      	push	{r4, r5, r7, lr}
 8012ac2:	b08a      	sub	sp, #40	; 0x28
 8012ac4:	af04      	add	r7, sp, #16
 8012ac6:	60f8      	str	r0, [r7, #12]
 8012ac8:	607b      	str	r3, [r7, #4]
 8012aca:	460b      	mov	r3, r1
 8012acc:	817b      	strh	r3, [r7, #10]
 8012ace:	4613      	mov	r3, r2
 8012ad0:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8012ad2:	68fb      	ldr	r3, [r7, #12]
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d106      	bne.n	8012ae6 <tcp_output_alloc_header+0x26>
 8012ad8:	4b15      	ldr	r3, [pc, #84]	; (8012b30 <tcp_output_alloc_header+0x70>)
 8012ada:	f240 7242 	movw	r2, #1858	; 0x742
 8012ade:	4915      	ldr	r1, [pc, #84]	; (8012b34 <tcp_output_alloc_header+0x74>)
 8012ae0:	4815      	ldr	r0, [pc, #84]	; (8012b38 <tcp_output_alloc_header+0x78>)
 8012ae2:	f005 fef9 	bl	80188d8 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8012ae6:	68fb      	ldr	r3, [r7, #12]
 8012ae8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8012aea:	68fb      	ldr	r3, [r7, #12]
 8012aec:	8adb      	ldrh	r3, [r3, #22]
 8012aee:	68fa      	ldr	r2, [r7, #12]
 8012af0:	8b12      	ldrh	r2, [r2, #24]
 8012af2:	68f9      	ldr	r1, [r7, #12]
 8012af4:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8012af6:	893d      	ldrh	r5, [r7, #8]
 8012af8:	897c      	ldrh	r4, [r7, #10]
 8012afa:	9103      	str	r1, [sp, #12]
 8012afc:	2110      	movs	r1, #16
 8012afe:	9102      	str	r1, [sp, #8]
 8012b00:	9201      	str	r2, [sp, #4]
 8012b02:	9300      	str	r3, [sp, #0]
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	462a      	mov	r2, r5
 8012b08:	4621      	mov	r1, r4
 8012b0a:	f7ff ff65 	bl	80129d8 <tcp_output_alloc_header_common>
 8012b0e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8012b10:	697b      	ldr	r3, [r7, #20]
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d006      	beq.n	8012b24 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012b16:	68fb      	ldr	r3, [r7, #12]
 8012b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012b1a:	68fa      	ldr	r2, [r7, #12]
 8012b1c:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8012b1e:	441a      	add	r2, r3
 8012b20:	68fb      	ldr	r3, [r7, #12]
 8012b22:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8012b24:	697b      	ldr	r3, [r7, #20]
}
 8012b26:	4618      	mov	r0, r3
 8012b28:	3718      	adds	r7, #24
 8012b2a:	46bd      	mov	sp, r7
 8012b2c:	bdb0      	pop	{r4, r5, r7, pc}
 8012b2e:	bf00      	nop
 8012b30:	0801f28c 	.word	0x0801f28c
 8012b34:	0801f994 	.word	0x0801f994
 8012b38:	0801f2e0 	.word	0x0801f2e0

08012b3c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8012b3c:	b580      	push	{r7, lr}
 8012b3e:	b088      	sub	sp, #32
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	60f8      	str	r0, [r7, #12]
 8012b44:	60b9      	str	r1, [r7, #8]
 8012b46:	4611      	mov	r1, r2
 8012b48:	461a      	mov	r2, r3
 8012b4a:	460b      	mov	r3, r1
 8012b4c:	71fb      	strb	r3, [r7, #7]
 8012b4e:	4613      	mov	r3, r2
 8012b50:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8012b52:	2300      	movs	r3, #0
 8012b54:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8012b56:	68bb      	ldr	r3, [r7, #8]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d106      	bne.n	8012b6a <tcp_output_fill_options+0x2e>
 8012b5c:	4b13      	ldr	r3, [pc, #76]	; (8012bac <tcp_output_fill_options+0x70>)
 8012b5e:	f240 7256 	movw	r2, #1878	; 0x756
 8012b62:	4913      	ldr	r1, [pc, #76]	; (8012bb0 <tcp_output_fill_options+0x74>)
 8012b64:	4813      	ldr	r0, [pc, #76]	; (8012bb4 <tcp_output_fill_options+0x78>)
 8012b66:	f005 feb7 	bl	80188d8 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8012b6a:	68bb      	ldr	r3, [r7, #8]
 8012b6c:	685b      	ldr	r3, [r3, #4]
 8012b6e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8012b70:	69bb      	ldr	r3, [r7, #24]
 8012b72:	3314      	adds	r3, #20
 8012b74:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8012b76:	69bb      	ldr	r3, [r7, #24]
 8012b78:	f103 0214 	add.w	r2, r3, #20
 8012b7c:	8bfb      	ldrh	r3, [r7, #30]
 8012b7e:	009b      	lsls	r3, r3, #2
 8012b80:	4619      	mov	r1, r3
 8012b82:	79fb      	ldrb	r3, [r7, #7]
 8012b84:	009b      	lsls	r3, r3, #2
 8012b86:	f003 0304 	and.w	r3, r3, #4
 8012b8a:	440b      	add	r3, r1
 8012b8c:	4413      	add	r3, r2
 8012b8e:	697a      	ldr	r2, [r7, #20]
 8012b90:	429a      	cmp	r2, r3
 8012b92:	d006      	beq.n	8012ba2 <tcp_output_fill_options+0x66>
 8012b94:	4b05      	ldr	r3, [pc, #20]	; (8012bac <tcp_output_fill_options+0x70>)
 8012b96:	f240 7275 	movw	r2, #1909	; 0x775
 8012b9a:	4907      	ldr	r1, [pc, #28]	; (8012bb8 <tcp_output_fill_options+0x7c>)
 8012b9c:	4805      	ldr	r0, [pc, #20]	; (8012bb4 <tcp_output_fill_options+0x78>)
 8012b9e:	f005 fe9b 	bl	80188d8 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8012ba2:	bf00      	nop
 8012ba4:	3720      	adds	r7, #32
 8012ba6:	46bd      	mov	sp, r7
 8012ba8:	bd80      	pop	{r7, pc}
 8012baa:	bf00      	nop
 8012bac:	0801f28c 	.word	0x0801f28c
 8012bb0:	0801f9bc 	.word	0x0801f9bc
 8012bb4:	0801f2e0 	.word	0x0801f2e0
 8012bb8:	0801f8b4 	.word	0x0801f8b4

08012bbc <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8012bbc:	b580      	push	{r7, lr}
 8012bbe:	b08a      	sub	sp, #40	; 0x28
 8012bc0:	af04      	add	r7, sp, #16
 8012bc2:	60f8      	str	r0, [r7, #12]
 8012bc4:	60b9      	str	r1, [r7, #8]
 8012bc6:	607a      	str	r2, [r7, #4]
 8012bc8:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8012bca:	68bb      	ldr	r3, [r7, #8]
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d106      	bne.n	8012bde <tcp_output_control_segment+0x22>
 8012bd0:	4b1c      	ldr	r3, [pc, #112]	; (8012c44 <tcp_output_control_segment+0x88>)
 8012bd2:	f240 7287 	movw	r2, #1927	; 0x787
 8012bd6:	491c      	ldr	r1, [pc, #112]	; (8012c48 <tcp_output_control_segment+0x8c>)
 8012bd8:	481c      	ldr	r0, [pc, #112]	; (8012c4c <tcp_output_control_segment+0x90>)
 8012bda:	f005 fe7d 	bl	80188d8 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8012bde:	683a      	ldr	r2, [r7, #0]
 8012be0:	6879      	ldr	r1, [r7, #4]
 8012be2:	68f8      	ldr	r0, [r7, #12]
 8012be4:	f7fe ff30 	bl	8011a48 <tcp_route>
 8012be8:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8012bea:	693b      	ldr	r3, [r7, #16]
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	d102      	bne.n	8012bf6 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8012bf0:	23fc      	movs	r3, #252	; 0xfc
 8012bf2:	75fb      	strb	r3, [r7, #23]
 8012bf4:	e01c      	b.n	8012c30 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8012bf6:	68fb      	ldr	r3, [r7, #12]
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d006      	beq.n	8012c0a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8012bfc:	68fb      	ldr	r3, [r7, #12]
 8012bfe:	7adb      	ldrb	r3, [r3, #11]
 8012c00:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8012c02:	68fb      	ldr	r3, [r7, #12]
 8012c04:	7a9b      	ldrb	r3, [r3, #10]
 8012c06:	757b      	strb	r3, [r7, #21]
 8012c08:	e003      	b.n	8012c12 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8012c0a:	23ff      	movs	r3, #255	; 0xff
 8012c0c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8012c0e:	2300      	movs	r3, #0
 8012c10:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8012c12:	7dba      	ldrb	r2, [r7, #22]
 8012c14:	693b      	ldr	r3, [r7, #16]
 8012c16:	9302      	str	r3, [sp, #8]
 8012c18:	2306      	movs	r3, #6
 8012c1a:	9301      	str	r3, [sp, #4]
 8012c1c:	7d7b      	ldrb	r3, [r7, #21]
 8012c1e:	9300      	str	r3, [sp, #0]
 8012c20:	4613      	mov	r3, r2
 8012c22:	683a      	ldr	r2, [r7, #0]
 8012c24:	6879      	ldr	r1, [r7, #4]
 8012c26:	68b8      	ldr	r0, [r7, #8]
 8012c28:	f004 f8a0 	bl	8016d6c <ip4_output_if>
 8012c2c:	4603      	mov	r3, r0
 8012c2e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8012c30:	68b8      	ldr	r0, [r7, #8]
 8012c32:	f7fa fdd7 	bl	800d7e4 <pbuf_free>
  return err;
 8012c36:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012c3a:	4618      	mov	r0, r3
 8012c3c:	3718      	adds	r7, #24
 8012c3e:	46bd      	mov	sp, r7
 8012c40:	bd80      	pop	{r7, pc}
 8012c42:	bf00      	nop
 8012c44:	0801f28c 	.word	0x0801f28c
 8012c48:	0801f9e4 	.word	0x0801f9e4
 8012c4c:	0801f2e0 	.word	0x0801f2e0

08012c50 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8012c50:	b590      	push	{r4, r7, lr}
 8012c52:	b08b      	sub	sp, #44	; 0x2c
 8012c54:	af04      	add	r7, sp, #16
 8012c56:	60f8      	str	r0, [r7, #12]
 8012c58:	60b9      	str	r1, [r7, #8]
 8012c5a:	607a      	str	r2, [r7, #4]
 8012c5c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8012c5e:	683b      	ldr	r3, [r7, #0]
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d106      	bne.n	8012c72 <tcp_rst+0x22>
 8012c64:	4b1e      	ldr	r3, [pc, #120]	; (8012ce0 <tcp_rst+0x90>)
 8012c66:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8012c6a:	491e      	ldr	r1, [pc, #120]	; (8012ce4 <tcp_rst+0x94>)
 8012c6c:	481e      	ldr	r0, [pc, #120]	; (8012ce8 <tcp_rst+0x98>)
 8012c6e:	f005 fe33 	bl	80188d8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8012c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d106      	bne.n	8012c86 <tcp_rst+0x36>
 8012c78:	4b19      	ldr	r3, [pc, #100]	; (8012ce0 <tcp_rst+0x90>)
 8012c7a:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8012c7e:	491b      	ldr	r1, [pc, #108]	; (8012cec <tcp_rst+0x9c>)
 8012c80:	4819      	ldr	r0, [pc, #100]	; (8012ce8 <tcp_rst+0x98>)
 8012c82:	f005 fe29 	bl	80188d8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012c86:	2300      	movs	r3, #0
 8012c88:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8012c8a:	2308      	movs	r3, #8
 8012c8c:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8012c8e:	7dfb      	ldrb	r3, [r7, #23]
 8012c90:	b29c      	uxth	r4, r3
 8012c92:	68b8      	ldr	r0, [r7, #8]
 8012c94:	f7f9 fb23 	bl	800c2de <lwip_htonl>
 8012c98:	4602      	mov	r2, r0
 8012c9a:	8abb      	ldrh	r3, [r7, #20]
 8012c9c:	9303      	str	r3, [sp, #12]
 8012c9e:	2314      	movs	r3, #20
 8012ca0:	9302      	str	r3, [sp, #8]
 8012ca2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8012ca4:	9301      	str	r3, [sp, #4]
 8012ca6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8012ca8:	9300      	str	r3, [sp, #0]
 8012caa:	4613      	mov	r3, r2
 8012cac:	2200      	movs	r2, #0
 8012cae:	4621      	mov	r1, r4
 8012cb0:	6878      	ldr	r0, [r7, #4]
 8012cb2:	f7ff fe91 	bl	80129d8 <tcp_output_alloc_header_common>
 8012cb6:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8012cb8:	693b      	ldr	r3, [r7, #16]
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d00c      	beq.n	8012cd8 <tcp_rst+0x88>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012cbe:	7dfb      	ldrb	r3, [r7, #23]
 8012cc0:	2200      	movs	r2, #0
 8012cc2:	6939      	ldr	r1, [r7, #16]
 8012cc4:	68f8      	ldr	r0, [r7, #12]
 8012cc6:	f7ff ff39 	bl	8012b3c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8012cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ccc:	683a      	ldr	r2, [r7, #0]
 8012cce:	6939      	ldr	r1, [r7, #16]
 8012cd0:	68f8      	ldr	r0, [r7, #12]
 8012cd2:	f7ff ff73 	bl	8012bbc <tcp_output_control_segment>
 8012cd6:	e000      	b.n	8012cda <tcp_rst+0x8a>
    return;
 8012cd8:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8012cda:	371c      	adds	r7, #28
 8012cdc:	46bd      	mov	sp, r7
 8012cde:	bd90      	pop	{r4, r7, pc}
 8012ce0:	0801f28c 	.word	0x0801f28c
 8012ce4:	0801fa10 	.word	0x0801fa10
 8012ce8:	0801f2e0 	.word	0x0801f2e0
 8012cec:	0801fa2c 	.word	0x0801fa2c

08012cf0 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8012cf0:	b590      	push	{r4, r7, lr}
 8012cf2:	b087      	sub	sp, #28
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8012cf8:	2300      	movs	r3, #0
 8012cfa:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8012cfc:	2300      	movs	r3, #0
 8012cfe:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d106      	bne.n	8012d14 <tcp_send_empty_ack+0x24>
 8012d06:	4b28      	ldr	r3, [pc, #160]	; (8012da8 <tcp_send_empty_ack+0xb8>)
 8012d08:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8012d0c:	4927      	ldr	r1, [pc, #156]	; (8012dac <tcp_send_empty_ack+0xbc>)
 8012d0e:	4828      	ldr	r0, [pc, #160]	; (8012db0 <tcp_send_empty_ack+0xc0>)
 8012d10:	f005 fde2 	bl	80188d8 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8012d14:	7dfb      	ldrb	r3, [r7, #23]
 8012d16:	009b      	lsls	r3, r3, #2
 8012d18:	b2db      	uxtb	r3, r3
 8012d1a:	f003 0304 	and.w	r3, r3, #4
 8012d1e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8012d20:	7d7b      	ldrb	r3, [r7, #21]
 8012d22:	b29c      	uxth	r4, r3
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012d28:	4618      	mov	r0, r3
 8012d2a:	f7f9 fad8 	bl	800c2de <lwip_htonl>
 8012d2e:	4603      	mov	r3, r0
 8012d30:	2200      	movs	r2, #0
 8012d32:	4621      	mov	r1, r4
 8012d34:	6878      	ldr	r0, [r7, #4]
 8012d36:	f7ff fec3 	bl	8012ac0 <tcp_output_alloc_header>
 8012d3a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012d3c:	693b      	ldr	r3, [r7, #16]
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d109      	bne.n	8012d56 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	8b5b      	ldrh	r3, [r3, #26]
 8012d46:	f043 0303 	orr.w	r3, r3, #3
 8012d4a:	b29a      	uxth	r2, r3
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8012d50:	f06f 0301 	mvn.w	r3, #1
 8012d54:	e023      	b.n	8012d9e <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8012d56:	7dbb      	ldrb	r3, [r7, #22]
 8012d58:	7dfa      	ldrb	r2, [r7, #23]
 8012d5a:	6939      	ldr	r1, [r7, #16]
 8012d5c:	6878      	ldr	r0, [r7, #4]
 8012d5e:	f7ff feed 	bl	8012b3c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012d62:	687a      	ldr	r2, [r7, #4]
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	3304      	adds	r3, #4
 8012d68:	6939      	ldr	r1, [r7, #16]
 8012d6a:	6878      	ldr	r0, [r7, #4]
 8012d6c:	f7ff ff26 	bl	8012bbc <tcp_output_control_segment>
 8012d70:	4603      	mov	r3, r0
 8012d72:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8012d74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d007      	beq.n	8012d8c <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	8b5b      	ldrh	r3, [r3, #26]
 8012d80:	f043 0303 	orr.w	r3, r3, #3
 8012d84:	b29a      	uxth	r2, r3
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	835a      	strh	r2, [r3, #26]
 8012d8a:	e006      	b.n	8012d9a <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	8b5b      	ldrh	r3, [r3, #26]
 8012d90:	f023 0303 	bic.w	r3, r3, #3
 8012d94:	b29a      	uxth	r2, r3
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8012d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012d9e:	4618      	mov	r0, r3
 8012da0:	371c      	adds	r7, #28
 8012da2:	46bd      	mov	sp, r7
 8012da4:	bd90      	pop	{r4, r7, pc}
 8012da6:	bf00      	nop
 8012da8:	0801f28c 	.word	0x0801f28c
 8012dac:	0801fa48 	.word	0x0801fa48
 8012db0:	0801f2e0 	.word	0x0801f2e0

08012db4 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8012db4:	b590      	push	{r4, r7, lr}
 8012db6:	b087      	sub	sp, #28
 8012db8:	af00      	add	r7, sp, #0
 8012dba:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012dbc:	2300      	movs	r3, #0
 8012dbe:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d106      	bne.n	8012dd4 <tcp_keepalive+0x20>
 8012dc6:	4b18      	ldr	r3, [pc, #96]	; (8012e28 <tcp_keepalive+0x74>)
 8012dc8:	f640 0224 	movw	r2, #2084	; 0x824
 8012dcc:	4917      	ldr	r1, [pc, #92]	; (8012e2c <tcp_keepalive+0x78>)
 8012dce:	4818      	ldr	r0, [pc, #96]	; (8012e30 <tcp_keepalive+0x7c>)
 8012dd0:	f005 fd82 	bl	80188d8 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8012dd4:	7dfb      	ldrb	r3, [r7, #23]
 8012dd6:	b29c      	uxth	r4, r3
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012ddc:	3b01      	subs	r3, #1
 8012dde:	4618      	mov	r0, r3
 8012de0:	f7f9 fa7d 	bl	800c2de <lwip_htonl>
 8012de4:	4603      	mov	r3, r0
 8012de6:	2200      	movs	r2, #0
 8012de8:	4621      	mov	r1, r4
 8012dea:	6878      	ldr	r0, [r7, #4]
 8012dec:	f7ff fe68 	bl	8012ac0 <tcp_output_alloc_header>
 8012df0:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012df2:	693b      	ldr	r3, [r7, #16]
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d102      	bne.n	8012dfe <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8012df8:	f04f 33ff 	mov.w	r3, #4294967295
 8012dfc:	e010      	b.n	8012e20 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012dfe:	7dfb      	ldrb	r3, [r7, #23]
 8012e00:	2200      	movs	r2, #0
 8012e02:	6939      	ldr	r1, [r7, #16]
 8012e04:	6878      	ldr	r0, [r7, #4]
 8012e06:	f7ff fe99 	bl	8012b3c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012e0a:	687a      	ldr	r2, [r7, #4]
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	3304      	adds	r3, #4
 8012e10:	6939      	ldr	r1, [r7, #16]
 8012e12:	6878      	ldr	r0, [r7, #4]
 8012e14:	f7ff fed2 	bl	8012bbc <tcp_output_control_segment>
 8012e18:	4603      	mov	r3, r0
 8012e1a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012e1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012e20:	4618      	mov	r0, r3
 8012e22:	371c      	adds	r7, #28
 8012e24:	46bd      	mov	sp, r7
 8012e26:	bd90      	pop	{r4, r7, pc}
 8012e28:	0801f28c 	.word	0x0801f28c
 8012e2c:	0801fa68 	.word	0x0801fa68
 8012e30:	0801f2e0 	.word	0x0801f2e0

08012e34 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8012e34:	b590      	push	{r4, r7, lr}
 8012e36:	b08b      	sub	sp, #44	; 0x2c
 8012e38:	af00      	add	r7, sp, #0
 8012e3a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012e3c:	2300      	movs	r3, #0
 8012e3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	d106      	bne.n	8012e56 <tcp_zero_window_probe+0x22>
 8012e48:	4b4c      	ldr	r3, [pc, #304]	; (8012f7c <tcp_zero_window_probe+0x148>)
 8012e4a:	f640 024f 	movw	r2, #2127	; 0x84f
 8012e4e:	494c      	ldr	r1, [pc, #304]	; (8012f80 <tcp_zero_window_probe+0x14c>)
 8012e50:	484c      	ldr	r0, [pc, #304]	; (8012f84 <tcp_zero_window_probe+0x150>)
 8012e52:	f005 fd41 	bl	80188d8 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012e5a:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8012e5c:	6a3b      	ldr	r3, [r7, #32]
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d101      	bne.n	8012e66 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8012e62:	2300      	movs	r3, #0
 8012e64:	e086      	b.n	8012f74 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012e6c:	2bff      	cmp	r3, #255	; 0xff
 8012e6e:	d007      	beq.n	8012e80 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012e76:	3301      	adds	r3, #1
 8012e78:	b2da      	uxtb	r2, r3
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8012e80:	6a3b      	ldr	r3, [r7, #32]
 8012e82:	68db      	ldr	r3, [r3, #12]
 8012e84:	899b      	ldrh	r3, [r3, #12]
 8012e86:	b29b      	uxth	r3, r3
 8012e88:	4618      	mov	r0, r3
 8012e8a:	f7f9 fa13 	bl	800c2b4 <lwip_htons>
 8012e8e:	4603      	mov	r3, r0
 8012e90:	b2db      	uxtb	r3, r3
 8012e92:	f003 0301 	and.w	r3, r3, #1
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d005      	beq.n	8012ea6 <tcp_zero_window_probe+0x72>
 8012e9a:	6a3b      	ldr	r3, [r7, #32]
 8012e9c:	891b      	ldrh	r3, [r3, #8]
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d101      	bne.n	8012ea6 <tcp_zero_window_probe+0x72>
 8012ea2:	2301      	movs	r3, #1
 8012ea4:	e000      	b.n	8012ea8 <tcp_zero_window_probe+0x74>
 8012ea6:	2300      	movs	r3, #0
 8012ea8:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8012eaa:	7ffb      	ldrb	r3, [r7, #31]
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	bf0c      	ite	eq
 8012eb0:	2301      	moveq	r3, #1
 8012eb2:	2300      	movne	r3, #0
 8012eb4:	b2db      	uxtb	r3, r3
 8012eb6:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8012eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012ebc:	b299      	uxth	r1, r3
 8012ebe:	6a3b      	ldr	r3, [r7, #32]
 8012ec0:	68db      	ldr	r3, [r3, #12]
 8012ec2:	685b      	ldr	r3, [r3, #4]
 8012ec4:	8bba      	ldrh	r2, [r7, #28]
 8012ec6:	6878      	ldr	r0, [r7, #4]
 8012ec8:	f7ff fdfa 	bl	8012ac0 <tcp_output_alloc_header>
 8012ecc:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8012ece:	69bb      	ldr	r3, [r7, #24]
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d102      	bne.n	8012eda <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8012ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8012ed8:	e04c      	b.n	8012f74 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8012eda:	69bb      	ldr	r3, [r7, #24]
 8012edc:	685b      	ldr	r3, [r3, #4]
 8012ede:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8012ee0:	7ffb      	ldrb	r3, [r7, #31]
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d011      	beq.n	8012f0a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8012ee6:	697b      	ldr	r3, [r7, #20]
 8012ee8:	899b      	ldrh	r3, [r3, #12]
 8012eea:	b29b      	uxth	r3, r3
 8012eec:	b21b      	sxth	r3, r3
 8012eee:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8012ef2:	b21c      	sxth	r4, r3
 8012ef4:	2011      	movs	r0, #17
 8012ef6:	f7f9 f9dd 	bl	800c2b4 <lwip_htons>
 8012efa:	4603      	mov	r3, r0
 8012efc:	b21b      	sxth	r3, r3
 8012efe:	4323      	orrs	r3, r4
 8012f00:	b21b      	sxth	r3, r3
 8012f02:	b29a      	uxth	r2, r3
 8012f04:	697b      	ldr	r3, [r7, #20]
 8012f06:	819a      	strh	r2, [r3, #12]
 8012f08:	e010      	b.n	8012f2c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8012f0a:	69bb      	ldr	r3, [r7, #24]
 8012f0c:	685b      	ldr	r3, [r3, #4]
 8012f0e:	3314      	adds	r3, #20
 8012f10:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8012f12:	6a3b      	ldr	r3, [r7, #32]
 8012f14:	6858      	ldr	r0, [r3, #4]
 8012f16:	6a3b      	ldr	r3, [r7, #32]
 8012f18:	685b      	ldr	r3, [r3, #4]
 8012f1a:	891a      	ldrh	r2, [r3, #8]
 8012f1c:	6a3b      	ldr	r3, [r7, #32]
 8012f1e:	891b      	ldrh	r3, [r3, #8]
 8012f20:	1ad3      	subs	r3, r2, r3
 8012f22:	b29b      	uxth	r3, r3
 8012f24:	2201      	movs	r2, #1
 8012f26:	6939      	ldr	r1, [r7, #16]
 8012f28:	f7fa fe56 	bl	800dbd8 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8012f2c:	6a3b      	ldr	r3, [r7, #32]
 8012f2e:	68db      	ldr	r3, [r3, #12]
 8012f30:	685b      	ldr	r3, [r3, #4]
 8012f32:	4618      	mov	r0, r3
 8012f34:	f7f9 f9d3 	bl	800c2de <lwip_htonl>
 8012f38:	4603      	mov	r3, r0
 8012f3a:	3301      	adds	r3, #1
 8012f3c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	1ad3      	subs	r3, r2, r3
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	da02      	bge.n	8012f50 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	68fa      	ldr	r2, [r7, #12]
 8012f4e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012f50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012f54:	2200      	movs	r2, #0
 8012f56:	69b9      	ldr	r1, [r7, #24]
 8012f58:	6878      	ldr	r0, [r7, #4]
 8012f5a:	f7ff fdef 	bl	8012b3c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012f5e:	687a      	ldr	r2, [r7, #4]
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	3304      	adds	r3, #4
 8012f64:	69b9      	ldr	r1, [r7, #24]
 8012f66:	6878      	ldr	r0, [r7, #4]
 8012f68:	f7ff fe28 	bl	8012bbc <tcp_output_control_segment>
 8012f6c:	4603      	mov	r3, r0
 8012f6e:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012f70:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8012f74:	4618      	mov	r0, r3
 8012f76:	372c      	adds	r7, #44	; 0x2c
 8012f78:	46bd      	mov	sp, r7
 8012f7a:	bd90      	pop	{r4, r7, pc}
 8012f7c:	0801f28c 	.word	0x0801f28c
 8012f80:	0801fa84 	.word	0x0801fa84
 8012f84:	0801f2e0 	.word	0x0801f2e0

08012f88 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8012f88:	b580      	push	{r7, lr}
 8012f8a:	b082      	sub	sp, #8
 8012f8c:	af00      	add	r7, sp, #0
 8012f8e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8012f90:	f7fa ff10 	bl	800ddb4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8012f94:	4b0a      	ldr	r3, [pc, #40]	; (8012fc0 <tcpip_tcp_timer+0x38>)
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d103      	bne.n	8012fa4 <tcpip_tcp_timer+0x1c>
 8012f9c:	4b09      	ldr	r3, [pc, #36]	; (8012fc4 <tcpip_tcp_timer+0x3c>)
 8012f9e:	681b      	ldr	r3, [r3, #0]
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d005      	beq.n	8012fb0 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	4908      	ldr	r1, [pc, #32]	; (8012fc8 <tcpip_tcp_timer+0x40>)
 8012fa8:	20fa      	movs	r0, #250	; 0xfa
 8012faa:	f000 f8f1 	bl	8013190 <sys_timeout>
 8012fae:	e002      	b.n	8012fb6 <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8012fb0:	4b06      	ldr	r3, [pc, #24]	; (8012fcc <tcpip_tcp_timer+0x44>)
 8012fb2:	2200      	movs	r2, #0
 8012fb4:	601a      	str	r2, [r3, #0]
  }
}
 8012fb6:	bf00      	nop
 8012fb8:	3708      	adds	r7, #8
 8012fba:	46bd      	mov	sp, r7
 8012fbc:	bd80      	pop	{r7, pc}
 8012fbe:	bf00      	nop
 8012fc0:	20007148 	.word	0x20007148
 8012fc4:	20007158 	.word	0x20007158
 8012fc8:	08012f89 	.word	0x08012f89
 8012fcc:	200004d0 	.word	0x200004d0

08012fd0 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8012fd0:	b580      	push	{r7, lr}
 8012fd2:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8012fd4:	4b0a      	ldr	r3, [pc, #40]	; (8013000 <tcp_timer_needed+0x30>)
 8012fd6:	681b      	ldr	r3, [r3, #0]
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d10f      	bne.n	8012ffc <tcp_timer_needed+0x2c>
 8012fdc:	4b09      	ldr	r3, [pc, #36]	; (8013004 <tcp_timer_needed+0x34>)
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d103      	bne.n	8012fec <tcp_timer_needed+0x1c>
 8012fe4:	4b08      	ldr	r3, [pc, #32]	; (8013008 <tcp_timer_needed+0x38>)
 8012fe6:	681b      	ldr	r3, [r3, #0]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d007      	beq.n	8012ffc <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8012fec:	4b04      	ldr	r3, [pc, #16]	; (8013000 <tcp_timer_needed+0x30>)
 8012fee:	2201      	movs	r2, #1
 8012ff0:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012ff2:	2200      	movs	r2, #0
 8012ff4:	4905      	ldr	r1, [pc, #20]	; (801300c <tcp_timer_needed+0x3c>)
 8012ff6:	20fa      	movs	r0, #250	; 0xfa
 8012ff8:	f000 f8ca 	bl	8013190 <sys_timeout>
  }
}
 8012ffc:	bf00      	nop
 8012ffe:	bd80      	pop	{r7, pc}
 8013000:	200004d0 	.word	0x200004d0
 8013004:	20007148 	.word	0x20007148
 8013008:	20007158 	.word	0x20007158
 801300c:	08012f89 	.word	0x08012f89

08013010 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8013010:	b580      	push	{r7, lr}
 8013012:	b086      	sub	sp, #24
 8013014:	af00      	add	r7, sp, #0
 8013016:	60f8      	str	r0, [r7, #12]
 8013018:	60b9      	str	r1, [r7, #8]
 801301a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801301c:	2006      	movs	r0, #6
 801301e:	f7f9 fd9f 	bl	800cb60 <memp_malloc>
 8013022:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8013024:	693b      	ldr	r3, [r7, #16]
 8013026:	2b00      	cmp	r3, #0
 8013028:	d109      	bne.n	801303e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801302a:	693b      	ldr	r3, [r7, #16]
 801302c:	2b00      	cmp	r3, #0
 801302e:	d151      	bne.n	80130d4 <sys_timeout_abs+0xc4>
 8013030:	4b2a      	ldr	r3, [pc, #168]	; (80130dc <sys_timeout_abs+0xcc>)
 8013032:	22be      	movs	r2, #190	; 0xbe
 8013034:	492a      	ldr	r1, [pc, #168]	; (80130e0 <sys_timeout_abs+0xd0>)
 8013036:	482b      	ldr	r0, [pc, #172]	; (80130e4 <sys_timeout_abs+0xd4>)
 8013038:	f005 fc4e 	bl	80188d8 <iprintf>
    return;
 801303c:	e04a      	b.n	80130d4 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801303e:	693b      	ldr	r3, [r7, #16]
 8013040:	2200      	movs	r2, #0
 8013042:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8013044:	693b      	ldr	r3, [r7, #16]
 8013046:	68ba      	ldr	r2, [r7, #8]
 8013048:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801304a:	693b      	ldr	r3, [r7, #16]
 801304c:	687a      	ldr	r2, [r7, #4]
 801304e:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8013050:	693b      	ldr	r3, [r7, #16]
 8013052:	68fa      	ldr	r2, [r7, #12]
 8013054:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8013056:	4b24      	ldr	r3, [pc, #144]	; (80130e8 <sys_timeout_abs+0xd8>)
 8013058:	681b      	ldr	r3, [r3, #0]
 801305a:	2b00      	cmp	r3, #0
 801305c:	d103      	bne.n	8013066 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801305e:	4a22      	ldr	r2, [pc, #136]	; (80130e8 <sys_timeout_abs+0xd8>)
 8013060:	693b      	ldr	r3, [r7, #16]
 8013062:	6013      	str	r3, [r2, #0]
    return;
 8013064:	e037      	b.n	80130d6 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8013066:	693b      	ldr	r3, [r7, #16]
 8013068:	685a      	ldr	r2, [r3, #4]
 801306a:	4b1f      	ldr	r3, [pc, #124]	; (80130e8 <sys_timeout_abs+0xd8>)
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	685b      	ldr	r3, [r3, #4]
 8013070:	1ad3      	subs	r3, r2, r3
 8013072:	0fdb      	lsrs	r3, r3, #31
 8013074:	f003 0301 	and.w	r3, r3, #1
 8013078:	b2db      	uxtb	r3, r3
 801307a:	2b00      	cmp	r3, #0
 801307c:	d007      	beq.n	801308e <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801307e:	4b1a      	ldr	r3, [pc, #104]	; (80130e8 <sys_timeout_abs+0xd8>)
 8013080:	681a      	ldr	r2, [r3, #0]
 8013082:	693b      	ldr	r3, [r7, #16]
 8013084:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8013086:	4a18      	ldr	r2, [pc, #96]	; (80130e8 <sys_timeout_abs+0xd8>)
 8013088:	693b      	ldr	r3, [r7, #16]
 801308a:	6013      	str	r3, [r2, #0]
 801308c:	e023      	b.n	80130d6 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801308e:	4b16      	ldr	r3, [pc, #88]	; (80130e8 <sys_timeout_abs+0xd8>)
 8013090:	681b      	ldr	r3, [r3, #0]
 8013092:	617b      	str	r3, [r7, #20]
 8013094:	e01a      	b.n	80130cc <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8013096:	697b      	ldr	r3, [r7, #20]
 8013098:	681b      	ldr	r3, [r3, #0]
 801309a:	2b00      	cmp	r3, #0
 801309c:	d00b      	beq.n	80130b6 <sys_timeout_abs+0xa6>
 801309e:	693b      	ldr	r3, [r7, #16]
 80130a0:	685a      	ldr	r2, [r3, #4]
 80130a2:	697b      	ldr	r3, [r7, #20]
 80130a4:	681b      	ldr	r3, [r3, #0]
 80130a6:	685b      	ldr	r3, [r3, #4]
 80130a8:	1ad3      	subs	r3, r2, r3
 80130aa:	0fdb      	lsrs	r3, r3, #31
 80130ac:	f003 0301 	and.w	r3, r3, #1
 80130b0:	b2db      	uxtb	r3, r3
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d007      	beq.n	80130c6 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80130b6:	697b      	ldr	r3, [r7, #20]
 80130b8:	681a      	ldr	r2, [r3, #0]
 80130ba:	693b      	ldr	r3, [r7, #16]
 80130bc:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80130be:	697b      	ldr	r3, [r7, #20]
 80130c0:	693a      	ldr	r2, [r7, #16]
 80130c2:	601a      	str	r2, [r3, #0]
        break;
 80130c4:	e007      	b.n	80130d6 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80130c6:	697b      	ldr	r3, [r7, #20]
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	617b      	str	r3, [r7, #20]
 80130cc:	697b      	ldr	r3, [r7, #20]
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d1e1      	bne.n	8013096 <sys_timeout_abs+0x86>
 80130d2:	e000      	b.n	80130d6 <sys_timeout_abs+0xc6>
    return;
 80130d4:	bf00      	nop
      }
    }
  }
}
 80130d6:	3718      	adds	r7, #24
 80130d8:	46bd      	mov	sp, r7
 80130da:	bd80      	pop	{r7, pc}
 80130dc:	0801faa8 	.word	0x0801faa8
 80130e0:	0801fadc 	.word	0x0801fadc
 80130e4:	0801fb1c 	.word	0x0801fb1c
 80130e8:	200004c8 	.word	0x200004c8

080130ec <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 80130ec:	b580      	push	{r7, lr}
 80130ee:	b086      	sub	sp, #24
 80130f0:	af00      	add	r7, sp, #0
 80130f2:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80130f8:	697b      	ldr	r3, [r7, #20]
 80130fa:	685b      	ldr	r3, [r3, #4]
 80130fc:	4798      	blx	r3

  now = sys_now();
 80130fe:	f7f9 f84b 	bl	800c198 <sys_now>
 8013102:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8013104:	697b      	ldr	r3, [r7, #20]
 8013106:	681a      	ldr	r2, [r3, #0]
 8013108:	4b0f      	ldr	r3, [pc, #60]	; (8013148 <lwip_cyclic_timer+0x5c>)
 801310a:	681b      	ldr	r3, [r3, #0]
 801310c:	4413      	add	r3, r2
 801310e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8013110:	68fa      	ldr	r2, [r7, #12]
 8013112:	693b      	ldr	r3, [r7, #16]
 8013114:	1ad3      	subs	r3, r2, r3
 8013116:	0fdb      	lsrs	r3, r3, #31
 8013118:	f003 0301 	and.w	r3, r3, #1
 801311c:	b2db      	uxtb	r3, r3
 801311e:	2b00      	cmp	r3, #0
 8013120:	d009      	beq.n	8013136 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8013122:	697b      	ldr	r3, [r7, #20]
 8013124:	681a      	ldr	r2, [r3, #0]
 8013126:	693b      	ldr	r3, [r7, #16]
 8013128:	4413      	add	r3, r2
 801312a:	687a      	ldr	r2, [r7, #4]
 801312c:	4907      	ldr	r1, [pc, #28]	; (801314c <lwip_cyclic_timer+0x60>)
 801312e:	4618      	mov	r0, r3
 8013130:	f7ff ff6e 	bl	8013010 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8013134:	e004      	b.n	8013140 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8013136:	687a      	ldr	r2, [r7, #4]
 8013138:	4904      	ldr	r1, [pc, #16]	; (801314c <lwip_cyclic_timer+0x60>)
 801313a:	68f8      	ldr	r0, [r7, #12]
 801313c:	f7ff ff68 	bl	8013010 <sys_timeout_abs>
}
 8013140:	bf00      	nop
 8013142:	3718      	adds	r7, #24
 8013144:	46bd      	mov	sp, r7
 8013146:	bd80      	pop	{r7, pc}
 8013148:	200004cc 	.word	0x200004cc
 801314c:	080130ed 	.word	0x080130ed

08013150 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8013150:	b580      	push	{r7, lr}
 8013152:	b082      	sub	sp, #8
 8013154:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8013156:	2301      	movs	r3, #1
 8013158:	607b      	str	r3, [r7, #4]
 801315a:	e00e      	b.n	801317a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801315c:	4a0a      	ldr	r2, [pc, #40]	; (8013188 <sys_timeouts_init+0x38>)
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	00db      	lsls	r3, r3, #3
 8013168:	4a07      	ldr	r2, [pc, #28]	; (8013188 <sys_timeouts_init+0x38>)
 801316a:	4413      	add	r3, r2
 801316c:	461a      	mov	r2, r3
 801316e:	4907      	ldr	r1, [pc, #28]	; (801318c <sys_timeouts_init+0x3c>)
 8013170:	f000 f80e 	bl	8013190 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	3301      	adds	r3, #1
 8013178:	607b      	str	r3, [r7, #4]
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	2b04      	cmp	r3, #4
 801317e:	d9ed      	bls.n	801315c <sys_timeouts_init+0xc>
  }
}
 8013180:	bf00      	nop
 8013182:	3708      	adds	r7, #8
 8013184:	46bd      	mov	sp, r7
 8013186:	bd80      	pop	{r7, pc}
 8013188:	08020a38 	.word	0x08020a38
 801318c:	080130ed 	.word	0x080130ed

08013190 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8013190:	b580      	push	{r7, lr}
 8013192:	b086      	sub	sp, #24
 8013194:	af00      	add	r7, sp, #0
 8013196:	60f8      	str	r0, [r7, #12]
 8013198:	60b9      	str	r1, [r7, #8]
 801319a:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80131a2:	d306      	bcc.n	80131b2 <sys_timeout+0x22>
 80131a4:	4b0a      	ldr	r3, [pc, #40]	; (80131d0 <sys_timeout+0x40>)
 80131a6:	f240 1229 	movw	r2, #297	; 0x129
 80131aa:	490a      	ldr	r1, [pc, #40]	; (80131d4 <sys_timeout+0x44>)
 80131ac:	480a      	ldr	r0, [pc, #40]	; (80131d8 <sys_timeout+0x48>)
 80131ae:	f005 fb93 	bl	80188d8 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80131b2:	f7f8 fff1 	bl	800c198 <sys_now>
 80131b6:	4602      	mov	r2, r0
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	4413      	add	r3, r2
 80131bc:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80131be:	687a      	ldr	r2, [r7, #4]
 80131c0:	68b9      	ldr	r1, [r7, #8]
 80131c2:	6978      	ldr	r0, [r7, #20]
 80131c4:	f7ff ff24 	bl	8013010 <sys_timeout_abs>
#endif
}
 80131c8:	bf00      	nop
 80131ca:	3718      	adds	r7, #24
 80131cc:	46bd      	mov	sp, r7
 80131ce:	bd80      	pop	{r7, pc}
 80131d0:	0801faa8 	.word	0x0801faa8
 80131d4:	0801fb44 	.word	0x0801fb44
 80131d8:	0801fb1c 	.word	0x0801fb1c

080131dc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80131dc:	b580      	push	{r7, lr}
 80131de:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80131e0:	f005 fb92 	bl	8018908 <rand>
 80131e4:	4603      	mov	r3, r0
 80131e6:	b29b      	uxth	r3, r3
 80131e8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80131ec:	b29b      	uxth	r3, r3
 80131ee:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80131f2:	b29a      	uxth	r2, r3
 80131f4:	4b01      	ldr	r3, [pc, #4]	; (80131fc <udp_init+0x20>)
 80131f6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80131f8:	bf00      	nop
 80131fa:	bd80      	pop	{r7, pc}
 80131fc:	2000006c 	.word	0x2000006c

08013200 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8013200:	b480      	push	{r7}
 8013202:	b083      	sub	sp, #12
 8013204:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8013206:	2300      	movs	r3, #0
 8013208:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801320a:	4b17      	ldr	r3, [pc, #92]	; (8013268 <udp_new_port+0x68>)
 801320c:	881b      	ldrh	r3, [r3, #0]
 801320e:	1c5a      	adds	r2, r3, #1
 8013210:	b291      	uxth	r1, r2
 8013212:	4a15      	ldr	r2, [pc, #84]	; (8013268 <udp_new_port+0x68>)
 8013214:	8011      	strh	r1, [r2, #0]
 8013216:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801321a:	4293      	cmp	r3, r2
 801321c:	d103      	bne.n	8013226 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801321e:	4b12      	ldr	r3, [pc, #72]	; (8013268 <udp_new_port+0x68>)
 8013220:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8013224:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013226:	4b11      	ldr	r3, [pc, #68]	; (801326c <udp_new_port+0x6c>)
 8013228:	681b      	ldr	r3, [r3, #0]
 801322a:	603b      	str	r3, [r7, #0]
 801322c:	e011      	b.n	8013252 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801322e:	683b      	ldr	r3, [r7, #0]
 8013230:	8a5a      	ldrh	r2, [r3, #18]
 8013232:	4b0d      	ldr	r3, [pc, #52]	; (8013268 <udp_new_port+0x68>)
 8013234:	881b      	ldrh	r3, [r3, #0]
 8013236:	429a      	cmp	r2, r3
 8013238:	d108      	bne.n	801324c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801323a:	88fb      	ldrh	r3, [r7, #6]
 801323c:	3301      	adds	r3, #1
 801323e:	80fb      	strh	r3, [r7, #6]
 8013240:	88fb      	ldrh	r3, [r7, #6]
 8013242:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8013246:	d3e0      	bcc.n	801320a <udp_new_port+0xa>
        return 0;
 8013248:	2300      	movs	r3, #0
 801324a:	e007      	b.n	801325c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801324c:	683b      	ldr	r3, [r7, #0]
 801324e:	68db      	ldr	r3, [r3, #12]
 8013250:	603b      	str	r3, [r7, #0]
 8013252:	683b      	ldr	r3, [r7, #0]
 8013254:	2b00      	cmp	r3, #0
 8013256:	d1ea      	bne.n	801322e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8013258:	4b03      	ldr	r3, [pc, #12]	; (8013268 <udp_new_port+0x68>)
 801325a:	881b      	ldrh	r3, [r3, #0]
}
 801325c:	4618      	mov	r0, r3
 801325e:	370c      	adds	r7, #12
 8013260:	46bd      	mov	sp, r7
 8013262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013266:	4770      	bx	lr
 8013268:	2000006c 	.word	0x2000006c
 801326c:	20007160 	.word	0x20007160

08013270 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8013270:	b580      	push	{r7, lr}
 8013272:	b084      	sub	sp, #16
 8013274:	af00      	add	r7, sp, #0
 8013276:	60f8      	str	r0, [r7, #12]
 8013278:	60b9      	str	r1, [r7, #8]
 801327a:	4613      	mov	r3, r2
 801327c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801327e:	68fb      	ldr	r3, [r7, #12]
 8013280:	2b00      	cmp	r3, #0
 8013282:	d105      	bne.n	8013290 <udp_input_local_match+0x20>
 8013284:	4b27      	ldr	r3, [pc, #156]	; (8013324 <udp_input_local_match+0xb4>)
 8013286:	2287      	movs	r2, #135	; 0x87
 8013288:	4927      	ldr	r1, [pc, #156]	; (8013328 <udp_input_local_match+0xb8>)
 801328a:	4828      	ldr	r0, [pc, #160]	; (801332c <udp_input_local_match+0xbc>)
 801328c:	f005 fb24 	bl	80188d8 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8013290:	68bb      	ldr	r3, [r7, #8]
 8013292:	2b00      	cmp	r3, #0
 8013294:	d105      	bne.n	80132a2 <udp_input_local_match+0x32>
 8013296:	4b23      	ldr	r3, [pc, #140]	; (8013324 <udp_input_local_match+0xb4>)
 8013298:	2288      	movs	r2, #136	; 0x88
 801329a:	4925      	ldr	r1, [pc, #148]	; (8013330 <udp_input_local_match+0xc0>)
 801329c:	4823      	ldr	r0, [pc, #140]	; (801332c <udp_input_local_match+0xbc>)
 801329e:	f005 fb1b 	bl	80188d8 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80132a2:	68fb      	ldr	r3, [r7, #12]
 80132a4:	7a1b      	ldrb	r3, [r3, #8]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d00b      	beq.n	80132c2 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80132aa:	68fb      	ldr	r3, [r7, #12]
 80132ac:	7a1a      	ldrb	r2, [r3, #8]
 80132ae:	4b21      	ldr	r3, [pc, #132]	; (8013334 <udp_input_local_match+0xc4>)
 80132b0:	685b      	ldr	r3, [r3, #4]
 80132b2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80132b6:	3301      	adds	r3, #1
 80132b8:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80132ba:	429a      	cmp	r2, r3
 80132bc:	d001      	beq.n	80132c2 <udp_input_local_match+0x52>
    return 0;
 80132be:	2300      	movs	r3, #0
 80132c0:	e02b      	b.n	801331a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80132c2:	79fb      	ldrb	r3, [r7, #7]
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	d018      	beq.n	80132fa <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80132c8:	68fb      	ldr	r3, [r7, #12]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d013      	beq.n	80132f6 <udp_input_local_match+0x86>
 80132ce:	68fb      	ldr	r3, [r7, #12]
 80132d0:	681b      	ldr	r3, [r3, #0]
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d00f      	beq.n	80132f6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80132d6:	4b17      	ldr	r3, [pc, #92]	; (8013334 <udp_input_local_match+0xc4>)
 80132d8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80132da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80132de:	d00a      	beq.n	80132f6 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80132e0:	68fb      	ldr	r3, [r7, #12]
 80132e2:	681a      	ldr	r2, [r3, #0]
 80132e4:	4b13      	ldr	r3, [pc, #76]	; (8013334 <udp_input_local_match+0xc4>)
 80132e6:	695b      	ldr	r3, [r3, #20]
 80132e8:	405a      	eors	r2, r3
 80132ea:	68bb      	ldr	r3, [r7, #8]
 80132ec:	3308      	adds	r3, #8
 80132ee:	681b      	ldr	r3, [r3, #0]
 80132f0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d110      	bne.n	8013318 <udp_input_local_match+0xa8>
          return 1;
 80132f6:	2301      	movs	r3, #1
 80132f8:	e00f      	b.n	801331a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80132fa:	68fb      	ldr	r3, [r7, #12]
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	d009      	beq.n	8013314 <udp_input_local_match+0xa4>
 8013300:	68fb      	ldr	r3, [r7, #12]
 8013302:	681b      	ldr	r3, [r3, #0]
 8013304:	2b00      	cmp	r3, #0
 8013306:	d005      	beq.n	8013314 <udp_input_local_match+0xa4>
 8013308:	68fb      	ldr	r3, [r7, #12]
 801330a:	681a      	ldr	r2, [r3, #0]
 801330c:	4b09      	ldr	r3, [pc, #36]	; (8013334 <udp_input_local_match+0xc4>)
 801330e:	695b      	ldr	r3, [r3, #20]
 8013310:	429a      	cmp	r2, r3
 8013312:	d101      	bne.n	8013318 <udp_input_local_match+0xa8>
        return 1;
 8013314:	2301      	movs	r3, #1
 8013316:	e000      	b.n	801331a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8013318:	2300      	movs	r3, #0
}
 801331a:	4618      	mov	r0, r3
 801331c:	3710      	adds	r7, #16
 801331e:	46bd      	mov	sp, r7
 8013320:	bd80      	pop	{r7, pc}
 8013322:	bf00      	nop
 8013324:	0801fb90 	.word	0x0801fb90
 8013328:	0801fbc0 	.word	0x0801fbc0
 801332c:	0801fbe4 	.word	0x0801fbe4
 8013330:	0801fc0c 	.word	0x0801fc0c
 8013334:	20004024 	.word	0x20004024

08013338 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8013338:	b590      	push	{r4, r7, lr}
 801333a:	b08d      	sub	sp, #52	; 0x34
 801333c:	af02      	add	r7, sp, #8
 801333e:	6078      	str	r0, [r7, #4]
 8013340:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8013342:	2300      	movs	r3, #0
 8013344:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	2b00      	cmp	r3, #0
 801334a:	d105      	bne.n	8013358 <udp_input+0x20>
 801334c:	4b7c      	ldr	r3, [pc, #496]	; (8013540 <udp_input+0x208>)
 801334e:	22cf      	movs	r2, #207	; 0xcf
 8013350:	497c      	ldr	r1, [pc, #496]	; (8013544 <udp_input+0x20c>)
 8013352:	487d      	ldr	r0, [pc, #500]	; (8013548 <udp_input+0x210>)
 8013354:	f005 fac0 	bl	80188d8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8013358:	683b      	ldr	r3, [r7, #0]
 801335a:	2b00      	cmp	r3, #0
 801335c:	d105      	bne.n	801336a <udp_input+0x32>
 801335e:	4b78      	ldr	r3, [pc, #480]	; (8013540 <udp_input+0x208>)
 8013360:	22d0      	movs	r2, #208	; 0xd0
 8013362:	497a      	ldr	r1, [pc, #488]	; (801354c <udp_input+0x214>)
 8013364:	4878      	ldr	r0, [pc, #480]	; (8013548 <udp_input+0x210>)
 8013366:	f005 fab7 	bl	80188d8 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	895b      	ldrh	r3, [r3, #10]
 801336e:	2b07      	cmp	r3, #7
 8013370:	d803      	bhi.n	801337a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8013372:	6878      	ldr	r0, [r7, #4]
 8013374:	f7fa fa36 	bl	800d7e4 <pbuf_free>
    goto end;
 8013378:	e0de      	b.n	8013538 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	685b      	ldr	r3, [r3, #4]
 801337e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8013380:	4b73      	ldr	r3, [pc, #460]	; (8013550 <udp_input+0x218>)
 8013382:	695a      	ldr	r2, [r3, #20]
 8013384:	4b72      	ldr	r3, [pc, #456]	; (8013550 <udp_input+0x218>)
 8013386:	681b      	ldr	r3, [r3, #0]
 8013388:	4619      	mov	r1, r3
 801338a:	4610      	mov	r0, r2
 801338c:	f003 fdc6 	bl	8016f1c <ip4_addr_isbroadcast_u32>
 8013390:	4603      	mov	r3, r0
 8013392:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8013394:	697b      	ldr	r3, [r7, #20]
 8013396:	881b      	ldrh	r3, [r3, #0]
 8013398:	b29b      	uxth	r3, r3
 801339a:	4618      	mov	r0, r3
 801339c:	f7f8 ff8a 	bl	800c2b4 <lwip_htons>
 80133a0:	4603      	mov	r3, r0
 80133a2:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80133a4:	697b      	ldr	r3, [r7, #20]
 80133a6:	885b      	ldrh	r3, [r3, #2]
 80133a8:	b29b      	uxth	r3, r3
 80133aa:	4618      	mov	r0, r3
 80133ac:	f7f8 ff82 	bl	800c2b4 <lwip_htons>
 80133b0:	4603      	mov	r3, r0
 80133b2:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80133b4:	2300      	movs	r3, #0
 80133b6:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80133b8:	2300      	movs	r3, #0
 80133ba:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80133bc:	2300      	movs	r3, #0
 80133be:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80133c0:	4b64      	ldr	r3, [pc, #400]	; (8013554 <udp_input+0x21c>)
 80133c2:	681b      	ldr	r3, [r3, #0]
 80133c4:	627b      	str	r3, [r7, #36]	; 0x24
 80133c6:	e054      	b.n	8013472 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80133c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133ca:	8a5b      	ldrh	r3, [r3, #18]
 80133cc:	89fa      	ldrh	r2, [r7, #14]
 80133ce:	429a      	cmp	r2, r3
 80133d0:	d14a      	bne.n	8013468 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80133d2:	7cfb      	ldrb	r3, [r7, #19]
 80133d4:	461a      	mov	r2, r3
 80133d6:	6839      	ldr	r1, [r7, #0]
 80133d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80133da:	f7ff ff49 	bl	8013270 <udp_input_local_match>
 80133de:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d041      	beq.n	8013468 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80133e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133e6:	7c1b      	ldrb	r3, [r3, #16]
 80133e8:	f003 0304 	and.w	r3, r3, #4
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d11d      	bne.n	801342c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80133f0:	69fb      	ldr	r3, [r7, #28]
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d102      	bne.n	80133fc <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80133f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133f8:	61fb      	str	r3, [r7, #28]
 80133fa:	e017      	b.n	801342c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80133fc:	7cfb      	ldrb	r3, [r7, #19]
 80133fe:	2b00      	cmp	r3, #0
 8013400:	d014      	beq.n	801342c <udp_input+0xf4>
 8013402:	4b53      	ldr	r3, [pc, #332]	; (8013550 <udp_input+0x218>)
 8013404:	695b      	ldr	r3, [r3, #20]
 8013406:	f1b3 3fff 	cmp.w	r3, #4294967295
 801340a:	d10f      	bne.n	801342c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801340c:	69fb      	ldr	r3, [r7, #28]
 801340e:	681a      	ldr	r2, [r3, #0]
 8013410:	683b      	ldr	r3, [r7, #0]
 8013412:	3304      	adds	r3, #4
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	429a      	cmp	r2, r3
 8013418:	d008      	beq.n	801342c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801341a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801341c:	681a      	ldr	r2, [r3, #0]
 801341e:	683b      	ldr	r3, [r7, #0]
 8013420:	3304      	adds	r3, #4
 8013422:	681b      	ldr	r3, [r3, #0]
 8013424:	429a      	cmp	r2, r3
 8013426:	d101      	bne.n	801342c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8013428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801342a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801342c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801342e:	8a9b      	ldrh	r3, [r3, #20]
 8013430:	8a3a      	ldrh	r2, [r7, #16]
 8013432:	429a      	cmp	r2, r3
 8013434:	d118      	bne.n	8013468 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8013436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013438:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801343a:	2b00      	cmp	r3, #0
 801343c:	d005      	beq.n	801344a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801343e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013440:	685a      	ldr	r2, [r3, #4]
 8013442:	4b43      	ldr	r3, [pc, #268]	; (8013550 <udp_input+0x218>)
 8013444:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8013446:	429a      	cmp	r2, r3
 8013448:	d10e      	bne.n	8013468 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801344a:	6a3b      	ldr	r3, [r7, #32]
 801344c:	2b00      	cmp	r3, #0
 801344e:	d014      	beq.n	801347a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8013450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013452:	68da      	ldr	r2, [r3, #12]
 8013454:	6a3b      	ldr	r3, [r7, #32]
 8013456:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8013458:	4b3e      	ldr	r3, [pc, #248]	; (8013554 <udp_input+0x21c>)
 801345a:	681a      	ldr	r2, [r3, #0]
 801345c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801345e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8013460:	4a3c      	ldr	r2, [pc, #240]	; (8013554 <udp_input+0x21c>)
 8013462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013464:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8013466:	e008      	b.n	801347a <udp_input+0x142>
      }
    }

    prev = pcb;
 8013468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801346a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801346c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801346e:	68db      	ldr	r3, [r3, #12]
 8013470:	627b      	str	r3, [r7, #36]	; 0x24
 8013472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013474:	2b00      	cmp	r3, #0
 8013476:	d1a7      	bne.n	80133c8 <udp_input+0x90>
 8013478:	e000      	b.n	801347c <udp_input+0x144>
        break;
 801347a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801347c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801347e:	2b00      	cmp	r3, #0
 8013480:	d101      	bne.n	8013486 <udp_input+0x14e>
    pcb = uncon_pcb;
 8013482:	69fb      	ldr	r3, [r7, #28]
 8013484:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8013486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013488:	2b00      	cmp	r3, #0
 801348a:	d002      	beq.n	8013492 <udp_input+0x15a>
    for_us = 1;
 801348c:	2301      	movs	r3, #1
 801348e:	76fb      	strb	r3, [r7, #27]
 8013490:	e00a      	b.n	80134a8 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8013492:	683b      	ldr	r3, [r7, #0]
 8013494:	3304      	adds	r3, #4
 8013496:	681a      	ldr	r2, [r3, #0]
 8013498:	4b2d      	ldr	r3, [pc, #180]	; (8013550 <udp_input+0x218>)
 801349a:	695b      	ldr	r3, [r3, #20]
 801349c:	429a      	cmp	r2, r3
 801349e:	bf0c      	ite	eq
 80134a0:	2301      	moveq	r3, #1
 80134a2:	2300      	movne	r3, #0
 80134a4:	b2db      	uxtb	r3, r3
 80134a6:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80134a8:	7efb      	ldrb	r3, [r7, #27]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d041      	beq.n	8013532 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80134ae:	2108      	movs	r1, #8
 80134b0:	6878      	ldr	r0, [r7, #4]
 80134b2:	f7fa f911 	bl	800d6d8 <pbuf_remove_header>
 80134b6:	4603      	mov	r3, r0
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d00a      	beq.n	80134d2 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80134bc:	4b20      	ldr	r3, [pc, #128]	; (8013540 <udp_input+0x208>)
 80134be:	f44f 72b8 	mov.w	r2, #368	; 0x170
 80134c2:	4925      	ldr	r1, [pc, #148]	; (8013558 <udp_input+0x220>)
 80134c4:	4820      	ldr	r0, [pc, #128]	; (8013548 <udp_input+0x210>)
 80134c6:	f005 fa07 	bl	80188d8 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80134ca:	6878      	ldr	r0, [r7, #4]
 80134cc:	f7fa f98a 	bl	800d7e4 <pbuf_free>
      goto end;
 80134d0:	e032      	b.n	8013538 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80134d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d012      	beq.n	80134fe <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80134d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134da:	699b      	ldr	r3, [r3, #24]
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d00a      	beq.n	80134f6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80134e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134e2:	699c      	ldr	r4, [r3, #24]
 80134e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134e6:	69d8      	ldr	r0, [r3, #28]
 80134e8:	8a3b      	ldrh	r3, [r7, #16]
 80134ea:	9300      	str	r3, [sp, #0]
 80134ec:	4b1b      	ldr	r3, [pc, #108]	; (801355c <udp_input+0x224>)
 80134ee:	687a      	ldr	r2, [r7, #4]
 80134f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80134f2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80134f4:	e021      	b.n	801353a <udp_input+0x202>
        pbuf_free(p);
 80134f6:	6878      	ldr	r0, [r7, #4]
 80134f8:	f7fa f974 	bl	800d7e4 <pbuf_free>
        goto end;
 80134fc:	e01c      	b.n	8013538 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80134fe:	7cfb      	ldrb	r3, [r7, #19]
 8013500:	2b00      	cmp	r3, #0
 8013502:	d112      	bne.n	801352a <udp_input+0x1f2>
 8013504:	4b12      	ldr	r3, [pc, #72]	; (8013550 <udp_input+0x218>)
 8013506:	695b      	ldr	r3, [r3, #20]
 8013508:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801350c:	2be0      	cmp	r3, #224	; 0xe0
 801350e:	d00c      	beq.n	801352a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8013510:	4b0f      	ldr	r3, [pc, #60]	; (8013550 <udp_input+0x218>)
 8013512:	899b      	ldrh	r3, [r3, #12]
 8013514:	3308      	adds	r3, #8
 8013516:	b29b      	uxth	r3, r3
 8013518:	b21b      	sxth	r3, r3
 801351a:	4619      	mov	r1, r3
 801351c:	6878      	ldr	r0, [r7, #4]
 801351e:	f7fa f94e 	bl	800d7be <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8013522:	2103      	movs	r1, #3
 8013524:	6878      	ldr	r0, [r7, #4]
 8013526:	f003 f9bd 	bl	80168a4 <icmp_dest_unreach>
      pbuf_free(p);
 801352a:	6878      	ldr	r0, [r7, #4]
 801352c:	f7fa f95a 	bl	800d7e4 <pbuf_free>
  return;
 8013530:	e003      	b.n	801353a <udp_input+0x202>
    pbuf_free(p);
 8013532:	6878      	ldr	r0, [r7, #4]
 8013534:	f7fa f956 	bl	800d7e4 <pbuf_free>
  return;
 8013538:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801353a:	372c      	adds	r7, #44	; 0x2c
 801353c:	46bd      	mov	sp, r7
 801353e:	bd90      	pop	{r4, r7, pc}
 8013540:	0801fb90 	.word	0x0801fb90
 8013544:	0801fc34 	.word	0x0801fc34
 8013548:	0801fbe4 	.word	0x0801fbe4
 801354c:	0801fc4c 	.word	0x0801fc4c
 8013550:	20004024 	.word	0x20004024
 8013554:	20007160 	.word	0x20007160
 8013558:	0801fc68 	.word	0x0801fc68
 801355c:	20004034 	.word	0x20004034

08013560 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8013560:	b580      	push	{r7, lr}
 8013562:	b088      	sub	sp, #32
 8013564:	af02      	add	r7, sp, #8
 8013566:	60f8      	str	r0, [r7, #12]
 8013568:	60b9      	str	r1, [r7, #8]
 801356a:	607a      	str	r2, [r7, #4]
 801356c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	2b00      	cmp	r3, #0
 8013572:	d109      	bne.n	8013588 <udp_sendto_if+0x28>
 8013574:	4b2e      	ldr	r3, [pc, #184]	; (8013630 <udp_sendto_if+0xd0>)
 8013576:	f44f 7220 	mov.w	r2, #640	; 0x280
 801357a:	492e      	ldr	r1, [pc, #184]	; (8013634 <udp_sendto_if+0xd4>)
 801357c:	482e      	ldr	r0, [pc, #184]	; (8013638 <udp_sendto_if+0xd8>)
 801357e:	f005 f9ab 	bl	80188d8 <iprintf>
 8013582:	f06f 030f 	mvn.w	r3, #15
 8013586:	e04f      	b.n	8013628 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8013588:	68bb      	ldr	r3, [r7, #8]
 801358a:	2b00      	cmp	r3, #0
 801358c:	d109      	bne.n	80135a2 <udp_sendto_if+0x42>
 801358e:	4b28      	ldr	r3, [pc, #160]	; (8013630 <udp_sendto_if+0xd0>)
 8013590:	f240 2281 	movw	r2, #641	; 0x281
 8013594:	4929      	ldr	r1, [pc, #164]	; (801363c <udp_sendto_if+0xdc>)
 8013596:	4828      	ldr	r0, [pc, #160]	; (8013638 <udp_sendto_if+0xd8>)
 8013598:	f005 f99e 	bl	80188d8 <iprintf>
 801359c:	f06f 030f 	mvn.w	r3, #15
 80135a0:	e042      	b.n	8013628 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	2b00      	cmp	r3, #0
 80135a6:	d109      	bne.n	80135bc <udp_sendto_if+0x5c>
 80135a8:	4b21      	ldr	r3, [pc, #132]	; (8013630 <udp_sendto_if+0xd0>)
 80135aa:	f240 2282 	movw	r2, #642	; 0x282
 80135ae:	4924      	ldr	r1, [pc, #144]	; (8013640 <udp_sendto_if+0xe0>)
 80135b0:	4821      	ldr	r0, [pc, #132]	; (8013638 <udp_sendto_if+0xd8>)
 80135b2:	f005 f991 	bl	80188d8 <iprintf>
 80135b6:	f06f 030f 	mvn.w	r3, #15
 80135ba:	e035      	b.n	8013628 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 80135bc:	6a3b      	ldr	r3, [r7, #32]
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d109      	bne.n	80135d6 <udp_sendto_if+0x76>
 80135c2:	4b1b      	ldr	r3, [pc, #108]	; (8013630 <udp_sendto_if+0xd0>)
 80135c4:	f240 2283 	movw	r2, #643	; 0x283
 80135c8:	491e      	ldr	r1, [pc, #120]	; (8013644 <udp_sendto_if+0xe4>)
 80135ca:	481b      	ldr	r0, [pc, #108]	; (8013638 <udp_sendto_if+0xd8>)
 80135cc:	f005 f984 	bl	80188d8 <iprintf>
 80135d0:	f06f 030f 	mvn.w	r3, #15
 80135d4:	e028      	b.n	8013628 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d009      	beq.n	80135f0 <udp_sendto_if+0x90>
 80135dc:	68fb      	ldr	r3, [r7, #12]
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d005      	beq.n	80135f0 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 80135e4:	68fb      	ldr	r3, [r7, #12]
 80135e6:	681b      	ldr	r3, [r3, #0]
 80135e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80135ec:	2be0      	cmp	r3, #224	; 0xe0
 80135ee:	d103      	bne.n	80135f8 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 80135f0:	6a3b      	ldr	r3, [r7, #32]
 80135f2:	3304      	adds	r3, #4
 80135f4:	617b      	str	r3, [r7, #20]
 80135f6:	e00b      	b.n	8013610 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	681a      	ldr	r2, [r3, #0]
 80135fc:	6a3b      	ldr	r3, [r7, #32]
 80135fe:	3304      	adds	r3, #4
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	429a      	cmp	r2, r3
 8013604:	d002      	beq.n	801360c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8013606:	f06f 0303 	mvn.w	r3, #3
 801360a:	e00d      	b.n	8013628 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801360c:	68fb      	ldr	r3, [r7, #12]
 801360e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8013610:	887a      	ldrh	r2, [r7, #2]
 8013612:	697b      	ldr	r3, [r7, #20]
 8013614:	9301      	str	r3, [sp, #4]
 8013616:	6a3b      	ldr	r3, [r7, #32]
 8013618:	9300      	str	r3, [sp, #0]
 801361a:	4613      	mov	r3, r2
 801361c:	687a      	ldr	r2, [r7, #4]
 801361e:	68b9      	ldr	r1, [r7, #8]
 8013620:	68f8      	ldr	r0, [r7, #12]
 8013622:	f000 f811 	bl	8013648 <udp_sendto_if_src>
 8013626:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8013628:	4618      	mov	r0, r3
 801362a:	3718      	adds	r7, #24
 801362c:	46bd      	mov	sp, r7
 801362e:	bd80      	pop	{r7, pc}
 8013630:	0801fb90 	.word	0x0801fb90
 8013634:	0801fd04 	.word	0x0801fd04
 8013638:	0801fbe4 	.word	0x0801fbe4
 801363c:	0801fd20 	.word	0x0801fd20
 8013640:	0801fd3c 	.word	0x0801fd3c
 8013644:	0801fd5c 	.word	0x0801fd5c

08013648 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8013648:	b580      	push	{r7, lr}
 801364a:	b08c      	sub	sp, #48	; 0x30
 801364c:	af04      	add	r7, sp, #16
 801364e:	60f8      	str	r0, [r7, #12]
 8013650:	60b9      	str	r1, [r7, #8]
 8013652:	607a      	str	r2, [r7, #4]
 8013654:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8013656:	68fb      	ldr	r3, [r7, #12]
 8013658:	2b00      	cmp	r3, #0
 801365a:	d109      	bne.n	8013670 <udp_sendto_if_src+0x28>
 801365c:	4b65      	ldr	r3, [pc, #404]	; (80137f4 <udp_sendto_if_src+0x1ac>)
 801365e:	f240 22d1 	movw	r2, #721	; 0x2d1
 8013662:	4965      	ldr	r1, [pc, #404]	; (80137f8 <udp_sendto_if_src+0x1b0>)
 8013664:	4865      	ldr	r0, [pc, #404]	; (80137fc <udp_sendto_if_src+0x1b4>)
 8013666:	f005 f937 	bl	80188d8 <iprintf>
 801366a:	f06f 030f 	mvn.w	r3, #15
 801366e:	e0bc      	b.n	80137ea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8013670:	68bb      	ldr	r3, [r7, #8]
 8013672:	2b00      	cmp	r3, #0
 8013674:	d109      	bne.n	801368a <udp_sendto_if_src+0x42>
 8013676:	4b5f      	ldr	r3, [pc, #380]	; (80137f4 <udp_sendto_if_src+0x1ac>)
 8013678:	f240 22d2 	movw	r2, #722	; 0x2d2
 801367c:	4960      	ldr	r1, [pc, #384]	; (8013800 <udp_sendto_if_src+0x1b8>)
 801367e:	485f      	ldr	r0, [pc, #380]	; (80137fc <udp_sendto_if_src+0x1b4>)
 8013680:	f005 f92a 	bl	80188d8 <iprintf>
 8013684:	f06f 030f 	mvn.w	r3, #15
 8013688:	e0af      	b.n	80137ea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	2b00      	cmp	r3, #0
 801368e:	d109      	bne.n	80136a4 <udp_sendto_if_src+0x5c>
 8013690:	4b58      	ldr	r3, [pc, #352]	; (80137f4 <udp_sendto_if_src+0x1ac>)
 8013692:	f240 22d3 	movw	r2, #723	; 0x2d3
 8013696:	495b      	ldr	r1, [pc, #364]	; (8013804 <udp_sendto_if_src+0x1bc>)
 8013698:	4858      	ldr	r0, [pc, #352]	; (80137fc <udp_sendto_if_src+0x1b4>)
 801369a:	f005 f91d 	bl	80188d8 <iprintf>
 801369e:	f06f 030f 	mvn.w	r3, #15
 80136a2:	e0a2      	b.n	80137ea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80136a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d109      	bne.n	80136be <udp_sendto_if_src+0x76>
 80136aa:	4b52      	ldr	r3, [pc, #328]	; (80137f4 <udp_sendto_if_src+0x1ac>)
 80136ac:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 80136b0:	4955      	ldr	r1, [pc, #340]	; (8013808 <udp_sendto_if_src+0x1c0>)
 80136b2:	4852      	ldr	r0, [pc, #328]	; (80137fc <udp_sendto_if_src+0x1b4>)
 80136b4:	f005 f910 	bl	80188d8 <iprintf>
 80136b8:	f06f 030f 	mvn.w	r3, #15
 80136bc:	e095      	b.n	80137ea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80136be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	d109      	bne.n	80136d8 <udp_sendto_if_src+0x90>
 80136c4:	4b4b      	ldr	r3, [pc, #300]	; (80137f4 <udp_sendto_if_src+0x1ac>)
 80136c6:	f240 22d5 	movw	r2, #725	; 0x2d5
 80136ca:	4950      	ldr	r1, [pc, #320]	; (801380c <udp_sendto_if_src+0x1c4>)
 80136cc:	484b      	ldr	r0, [pc, #300]	; (80137fc <udp_sendto_if_src+0x1b4>)
 80136ce:	f005 f903 	bl	80188d8 <iprintf>
 80136d2:	f06f 030f 	mvn.w	r3, #15
 80136d6:	e088      	b.n	80137ea <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	8a5b      	ldrh	r3, [r3, #18]
 80136dc:	2b00      	cmp	r3, #0
 80136de:	d10f      	bne.n	8013700 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80136e0:	68f9      	ldr	r1, [r7, #12]
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	8a5b      	ldrh	r3, [r3, #18]
 80136e6:	461a      	mov	r2, r3
 80136e8:	68f8      	ldr	r0, [r7, #12]
 80136ea:	f000 f893 	bl	8013814 <udp_bind>
 80136ee:	4603      	mov	r3, r0
 80136f0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 80136f2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d002      	beq.n	8013700 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 80136fa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80136fe:	e074      	b.n	80137ea <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8013700:	68bb      	ldr	r3, [r7, #8]
 8013702:	891b      	ldrh	r3, [r3, #8]
 8013704:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8013708:	4293      	cmp	r3, r2
 801370a:	d902      	bls.n	8013712 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801370c:	f04f 33ff 	mov.w	r3, #4294967295
 8013710:	e06b      	b.n	80137ea <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8013712:	2108      	movs	r1, #8
 8013714:	68b8      	ldr	r0, [r7, #8]
 8013716:	f7f9 ffcf 	bl	800d6b8 <pbuf_add_header>
 801371a:	4603      	mov	r3, r0
 801371c:	2b00      	cmp	r3, #0
 801371e:	d015      	beq.n	801374c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8013720:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013724:	2108      	movs	r1, #8
 8013726:	2022      	movs	r0, #34	; 0x22
 8013728:	f7f9 fd7c 	bl	800d224 <pbuf_alloc>
 801372c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801372e:	69fb      	ldr	r3, [r7, #28]
 8013730:	2b00      	cmp	r3, #0
 8013732:	d102      	bne.n	801373a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8013734:	f04f 33ff 	mov.w	r3, #4294967295
 8013738:	e057      	b.n	80137ea <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801373a:	68bb      	ldr	r3, [r7, #8]
 801373c:	891b      	ldrh	r3, [r3, #8]
 801373e:	2b00      	cmp	r3, #0
 8013740:	d006      	beq.n	8013750 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8013742:	68b9      	ldr	r1, [r7, #8]
 8013744:	69f8      	ldr	r0, [r7, #28]
 8013746:	f7fa f965 	bl	800da14 <pbuf_chain>
 801374a:	e001      	b.n	8013750 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801374c:	68bb      	ldr	r3, [r7, #8]
 801374e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8013750:	69fb      	ldr	r3, [r7, #28]
 8013752:	895b      	ldrh	r3, [r3, #10]
 8013754:	2b07      	cmp	r3, #7
 8013756:	d806      	bhi.n	8013766 <udp_sendto_if_src+0x11e>
 8013758:	4b26      	ldr	r3, [pc, #152]	; (80137f4 <udp_sendto_if_src+0x1ac>)
 801375a:	f240 320e 	movw	r2, #782	; 0x30e
 801375e:	492c      	ldr	r1, [pc, #176]	; (8013810 <udp_sendto_if_src+0x1c8>)
 8013760:	4826      	ldr	r0, [pc, #152]	; (80137fc <udp_sendto_if_src+0x1b4>)
 8013762:	f005 f8b9 	bl	80188d8 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8013766:	69fb      	ldr	r3, [r7, #28]
 8013768:	685b      	ldr	r3, [r3, #4]
 801376a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	8a5b      	ldrh	r3, [r3, #18]
 8013770:	4618      	mov	r0, r3
 8013772:	f7f8 fd9f 	bl	800c2b4 <lwip_htons>
 8013776:	4603      	mov	r3, r0
 8013778:	461a      	mov	r2, r3
 801377a:	697b      	ldr	r3, [r7, #20]
 801377c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801377e:	887b      	ldrh	r3, [r7, #2]
 8013780:	4618      	mov	r0, r3
 8013782:	f7f8 fd97 	bl	800c2b4 <lwip_htons>
 8013786:	4603      	mov	r3, r0
 8013788:	461a      	mov	r2, r3
 801378a:	697b      	ldr	r3, [r7, #20]
 801378c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801378e:	697b      	ldr	r3, [r7, #20]
 8013790:	2200      	movs	r2, #0
 8013792:	719a      	strb	r2, [r3, #6]
 8013794:	2200      	movs	r2, #0
 8013796:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8013798:	69fb      	ldr	r3, [r7, #28]
 801379a:	891b      	ldrh	r3, [r3, #8]
 801379c:	4618      	mov	r0, r3
 801379e:	f7f8 fd89 	bl	800c2b4 <lwip_htons>
 80137a2:	4603      	mov	r3, r0
 80137a4:	461a      	mov	r2, r3
 80137a6:	697b      	ldr	r3, [r7, #20]
 80137a8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 80137aa:	2311      	movs	r3, #17
 80137ac:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 80137ae:	68fb      	ldr	r3, [r7, #12]
 80137b0:	7adb      	ldrb	r3, [r3, #11]
 80137b2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	7a9b      	ldrb	r3, [r3, #10]
 80137b8:	7cb9      	ldrb	r1, [r7, #18]
 80137ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80137bc:	9202      	str	r2, [sp, #8]
 80137be:	7cfa      	ldrb	r2, [r7, #19]
 80137c0:	9201      	str	r2, [sp, #4]
 80137c2:	9300      	str	r3, [sp, #0]
 80137c4:	460b      	mov	r3, r1
 80137c6:	687a      	ldr	r2, [r7, #4]
 80137c8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80137ca:	69f8      	ldr	r0, [r7, #28]
 80137cc:	f003 faf8 	bl	8016dc0 <ip4_output_if_src>
 80137d0:	4603      	mov	r3, r0
 80137d2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 80137d4:	69fa      	ldr	r2, [r7, #28]
 80137d6:	68bb      	ldr	r3, [r7, #8]
 80137d8:	429a      	cmp	r2, r3
 80137da:	d004      	beq.n	80137e6 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 80137dc:	69f8      	ldr	r0, [r7, #28]
 80137de:	f7fa f801 	bl	800d7e4 <pbuf_free>
    q = NULL;
 80137e2:	2300      	movs	r3, #0
 80137e4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 80137e6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 80137ea:	4618      	mov	r0, r3
 80137ec:	3720      	adds	r7, #32
 80137ee:	46bd      	mov	sp, r7
 80137f0:	bd80      	pop	{r7, pc}
 80137f2:	bf00      	nop
 80137f4:	0801fb90 	.word	0x0801fb90
 80137f8:	0801fd7c 	.word	0x0801fd7c
 80137fc:	0801fbe4 	.word	0x0801fbe4
 8013800:	0801fd9c 	.word	0x0801fd9c
 8013804:	0801fdbc 	.word	0x0801fdbc
 8013808:	0801fde0 	.word	0x0801fde0
 801380c:	0801fe04 	.word	0x0801fe04
 8013810:	0801fe28 	.word	0x0801fe28

08013814 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8013814:	b580      	push	{r7, lr}
 8013816:	b086      	sub	sp, #24
 8013818:	af00      	add	r7, sp, #0
 801381a:	60f8      	str	r0, [r7, #12]
 801381c:	60b9      	str	r1, [r7, #8]
 801381e:	4613      	mov	r3, r2
 8013820:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013822:	68bb      	ldr	r3, [r7, #8]
 8013824:	2b00      	cmp	r3, #0
 8013826:	d101      	bne.n	801382c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8013828:	4b39      	ldr	r3, [pc, #228]	; (8013910 <udp_bind+0xfc>)
 801382a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801382c:	68fb      	ldr	r3, [r7, #12]
 801382e:	2b00      	cmp	r3, #0
 8013830:	d109      	bne.n	8013846 <udp_bind+0x32>
 8013832:	4b38      	ldr	r3, [pc, #224]	; (8013914 <udp_bind+0x100>)
 8013834:	f240 32b7 	movw	r2, #951	; 0x3b7
 8013838:	4937      	ldr	r1, [pc, #220]	; (8013918 <udp_bind+0x104>)
 801383a:	4838      	ldr	r0, [pc, #224]	; (801391c <udp_bind+0x108>)
 801383c:	f005 f84c 	bl	80188d8 <iprintf>
 8013840:	f06f 030f 	mvn.w	r3, #15
 8013844:	e060      	b.n	8013908 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8013846:	2300      	movs	r3, #0
 8013848:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801384a:	4b35      	ldr	r3, [pc, #212]	; (8013920 <udp_bind+0x10c>)
 801384c:	681b      	ldr	r3, [r3, #0]
 801384e:	617b      	str	r3, [r7, #20]
 8013850:	e009      	b.n	8013866 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8013852:	68fa      	ldr	r2, [r7, #12]
 8013854:	697b      	ldr	r3, [r7, #20]
 8013856:	429a      	cmp	r2, r3
 8013858:	d102      	bne.n	8013860 <udp_bind+0x4c>
      rebind = 1;
 801385a:	2301      	movs	r3, #1
 801385c:	74fb      	strb	r3, [r7, #19]
      break;
 801385e:	e005      	b.n	801386c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013860:	697b      	ldr	r3, [r7, #20]
 8013862:	68db      	ldr	r3, [r3, #12]
 8013864:	617b      	str	r3, [r7, #20]
 8013866:	697b      	ldr	r3, [r7, #20]
 8013868:	2b00      	cmp	r3, #0
 801386a:	d1f2      	bne.n	8013852 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801386c:	88fb      	ldrh	r3, [r7, #6]
 801386e:	2b00      	cmp	r3, #0
 8013870:	d109      	bne.n	8013886 <udp_bind+0x72>
    port = udp_new_port();
 8013872:	f7ff fcc5 	bl	8013200 <udp_new_port>
 8013876:	4603      	mov	r3, r0
 8013878:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801387a:	88fb      	ldrh	r3, [r7, #6]
 801387c:	2b00      	cmp	r3, #0
 801387e:	d12c      	bne.n	80138da <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8013880:	f06f 0307 	mvn.w	r3, #7
 8013884:	e040      	b.n	8013908 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013886:	4b26      	ldr	r3, [pc, #152]	; (8013920 <udp_bind+0x10c>)
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	617b      	str	r3, [r7, #20]
 801388c:	e022      	b.n	80138d4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801388e:	68fa      	ldr	r2, [r7, #12]
 8013890:	697b      	ldr	r3, [r7, #20]
 8013892:	429a      	cmp	r2, r3
 8013894:	d01b      	beq.n	80138ce <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8013896:	697b      	ldr	r3, [r7, #20]
 8013898:	8a5b      	ldrh	r3, [r3, #18]
 801389a:	88fa      	ldrh	r2, [r7, #6]
 801389c:	429a      	cmp	r2, r3
 801389e:	d116      	bne.n	80138ce <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80138a0:	697b      	ldr	r3, [r7, #20]
 80138a2:	681a      	ldr	r2, [r3, #0]
 80138a4:	68bb      	ldr	r3, [r7, #8]
 80138a6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 80138a8:	429a      	cmp	r2, r3
 80138aa:	d00d      	beq.n	80138c8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80138ac:	68bb      	ldr	r3, [r7, #8]
 80138ae:	2b00      	cmp	r3, #0
 80138b0:	d00a      	beq.n	80138c8 <udp_bind+0xb4>
 80138b2:	68bb      	ldr	r3, [r7, #8]
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d006      	beq.n	80138c8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80138ba:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d003      	beq.n	80138c8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80138c0:	697b      	ldr	r3, [r7, #20]
 80138c2:	681b      	ldr	r3, [r3, #0]
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	d102      	bne.n	80138ce <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 80138c8:	f06f 0307 	mvn.w	r3, #7
 80138cc:	e01c      	b.n	8013908 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80138ce:	697b      	ldr	r3, [r7, #20]
 80138d0:	68db      	ldr	r3, [r3, #12]
 80138d2:	617b      	str	r3, [r7, #20]
 80138d4:	697b      	ldr	r3, [r7, #20]
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d1d9      	bne.n	801388e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80138da:	68bb      	ldr	r3, [r7, #8]
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d002      	beq.n	80138e6 <udp_bind+0xd2>
 80138e0:	68bb      	ldr	r3, [r7, #8]
 80138e2:	681b      	ldr	r3, [r3, #0]
 80138e4:	e000      	b.n	80138e8 <udp_bind+0xd4>
 80138e6:	2300      	movs	r3, #0
 80138e8:	68fa      	ldr	r2, [r7, #12]
 80138ea:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 80138ec:	68fb      	ldr	r3, [r7, #12]
 80138ee:	88fa      	ldrh	r2, [r7, #6]
 80138f0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 80138f2:	7cfb      	ldrb	r3, [r7, #19]
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	d106      	bne.n	8013906 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 80138f8:	4b09      	ldr	r3, [pc, #36]	; (8013920 <udp_bind+0x10c>)
 80138fa:	681a      	ldr	r2, [r3, #0]
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8013900:	4a07      	ldr	r2, [pc, #28]	; (8013920 <udp_bind+0x10c>)
 8013902:	68fb      	ldr	r3, [r7, #12]
 8013904:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8013906:	2300      	movs	r3, #0
}
 8013908:	4618      	mov	r0, r3
 801390a:	3718      	adds	r7, #24
 801390c:	46bd      	mov	sp, r7
 801390e:	bd80      	pop	{r7, pc}
 8013910:	08020a60 	.word	0x08020a60
 8013914:	0801fb90 	.word	0x0801fb90
 8013918:	0801fe58 	.word	0x0801fe58
 801391c:	0801fbe4 	.word	0x0801fbe4
 8013920:	20007160 	.word	0x20007160

08013924 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8013924:	b580      	push	{r7, lr}
 8013926:	b086      	sub	sp, #24
 8013928:	af00      	add	r7, sp, #0
 801392a:	60f8      	str	r0, [r7, #12]
 801392c:	60b9      	str	r1, [r7, #8]
 801392e:	4613      	mov	r3, r2
 8013930:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8013932:	68fb      	ldr	r3, [r7, #12]
 8013934:	2b00      	cmp	r3, #0
 8013936:	d109      	bne.n	801394c <udp_connect+0x28>
 8013938:	4b2c      	ldr	r3, [pc, #176]	; (80139ec <udp_connect+0xc8>)
 801393a:	f240 4235 	movw	r2, #1077	; 0x435
 801393e:	492c      	ldr	r1, [pc, #176]	; (80139f0 <udp_connect+0xcc>)
 8013940:	482c      	ldr	r0, [pc, #176]	; (80139f4 <udp_connect+0xd0>)
 8013942:	f004 ffc9 	bl	80188d8 <iprintf>
 8013946:	f06f 030f 	mvn.w	r3, #15
 801394a:	e04b      	b.n	80139e4 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801394c:	68bb      	ldr	r3, [r7, #8]
 801394e:	2b00      	cmp	r3, #0
 8013950:	d109      	bne.n	8013966 <udp_connect+0x42>
 8013952:	4b26      	ldr	r3, [pc, #152]	; (80139ec <udp_connect+0xc8>)
 8013954:	f240 4236 	movw	r2, #1078	; 0x436
 8013958:	4927      	ldr	r1, [pc, #156]	; (80139f8 <udp_connect+0xd4>)
 801395a:	4826      	ldr	r0, [pc, #152]	; (80139f4 <udp_connect+0xd0>)
 801395c:	f004 ffbc 	bl	80188d8 <iprintf>
 8013960:	f06f 030f 	mvn.w	r3, #15
 8013964:	e03e      	b.n	80139e4 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8013966:	68fb      	ldr	r3, [r7, #12]
 8013968:	8a5b      	ldrh	r3, [r3, #18]
 801396a:	2b00      	cmp	r3, #0
 801396c:	d10f      	bne.n	801398e <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801396e:	68f9      	ldr	r1, [r7, #12]
 8013970:	68fb      	ldr	r3, [r7, #12]
 8013972:	8a5b      	ldrh	r3, [r3, #18]
 8013974:	461a      	mov	r2, r3
 8013976:	68f8      	ldr	r0, [r7, #12]
 8013978:	f7ff ff4c 	bl	8013814 <udp_bind>
 801397c:	4603      	mov	r3, r0
 801397e:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8013980:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013984:	2b00      	cmp	r3, #0
 8013986:	d002      	beq.n	801398e <udp_connect+0x6a>
      return err;
 8013988:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801398c:	e02a      	b.n	80139e4 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801398e:	68bb      	ldr	r3, [r7, #8]
 8013990:	2b00      	cmp	r3, #0
 8013992:	d002      	beq.n	801399a <udp_connect+0x76>
 8013994:	68bb      	ldr	r3, [r7, #8]
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	e000      	b.n	801399c <udp_connect+0x78>
 801399a:	2300      	movs	r3, #0
 801399c:	68fa      	ldr	r2, [r7, #12]
 801399e:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 80139a0:	68fb      	ldr	r3, [r7, #12]
 80139a2:	88fa      	ldrh	r2, [r7, #6]
 80139a4:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	7c1b      	ldrb	r3, [r3, #16]
 80139aa:	f043 0304 	orr.w	r3, r3, #4
 80139ae:	b2da      	uxtb	r2, r3
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80139b4:	4b11      	ldr	r3, [pc, #68]	; (80139fc <udp_connect+0xd8>)
 80139b6:	681b      	ldr	r3, [r3, #0]
 80139b8:	617b      	str	r3, [r7, #20]
 80139ba:	e008      	b.n	80139ce <udp_connect+0xaa>
    if (pcb == ipcb) {
 80139bc:	68fa      	ldr	r2, [r7, #12]
 80139be:	697b      	ldr	r3, [r7, #20]
 80139c0:	429a      	cmp	r2, r3
 80139c2:	d101      	bne.n	80139c8 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 80139c4:	2300      	movs	r3, #0
 80139c6:	e00d      	b.n	80139e4 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80139c8:	697b      	ldr	r3, [r7, #20]
 80139ca:	68db      	ldr	r3, [r3, #12]
 80139cc:	617b      	str	r3, [r7, #20]
 80139ce:	697b      	ldr	r3, [r7, #20]
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d1f3      	bne.n	80139bc <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 80139d4:	4b09      	ldr	r3, [pc, #36]	; (80139fc <udp_connect+0xd8>)
 80139d6:	681a      	ldr	r2, [r3, #0]
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 80139dc:	4a07      	ldr	r2, [pc, #28]	; (80139fc <udp_connect+0xd8>)
 80139de:	68fb      	ldr	r3, [r7, #12]
 80139e0:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 80139e2:	2300      	movs	r3, #0
}
 80139e4:	4618      	mov	r0, r3
 80139e6:	3718      	adds	r7, #24
 80139e8:	46bd      	mov	sp, r7
 80139ea:	bd80      	pop	{r7, pc}
 80139ec:	0801fb90 	.word	0x0801fb90
 80139f0:	0801fe70 	.word	0x0801fe70
 80139f4:	0801fbe4 	.word	0x0801fbe4
 80139f8:	0801fe8c 	.word	0x0801fe8c
 80139fc:	20007160 	.word	0x20007160

08013a00 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8013a00:	b580      	push	{r7, lr}
 8013a02:	b084      	sub	sp, #16
 8013a04:	af00      	add	r7, sp, #0
 8013a06:	60f8      	str	r0, [r7, #12]
 8013a08:	60b9      	str	r1, [r7, #8]
 8013a0a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	d107      	bne.n	8013a22 <udp_recv+0x22>
 8013a12:	4b08      	ldr	r3, [pc, #32]	; (8013a34 <udp_recv+0x34>)
 8013a14:	f240 428a 	movw	r2, #1162	; 0x48a
 8013a18:	4907      	ldr	r1, [pc, #28]	; (8013a38 <udp_recv+0x38>)
 8013a1a:	4808      	ldr	r0, [pc, #32]	; (8013a3c <udp_recv+0x3c>)
 8013a1c:	f004 ff5c 	bl	80188d8 <iprintf>
 8013a20:	e005      	b.n	8013a2e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	68ba      	ldr	r2, [r7, #8]
 8013a26:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8013a28:	68fb      	ldr	r3, [r7, #12]
 8013a2a:	687a      	ldr	r2, [r7, #4]
 8013a2c:	61da      	str	r2, [r3, #28]
}
 8013a2e:	3710      	adds	r7, #16
 8013a30:	46bd      	mov	sp, r7
 8013a32:	bd80      	pop	{r7, pc}
 8013a34:	0801fb90 	.word	0x0801fb90
 8013a38:	0801fec4 	.word	0x0801fec4
 8013a3c:	0801fbe4 	.word	0x0801fbe4

08013a40 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8013a40:	b580      	push	{r7, lr}
 8013a42:	b084      	sub	sp, #16
 8013a44:	af00      	add	r7, sp, #0
 8013a46:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	2b00      	cmp	r3, #0
 8013a4c:	d107      	bne.n	8013a5e <udp_remove+0x1e>
 8013a4e:	4b19      	ldr	r3, [pc, #100]	; (8013ab4 <udp_remove+0x74>)
 8013a50:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8013a54:	4918      	ldr	r1, [pc, #96]	; (8013ab8 <udp_remove+0x78>)
 8013a56:	4819      	ldr	r0, [pc, #100]	; (8013abc <udp_remove+0x7c>)
 8013a58:	f004 ff3e 	bl	80188d8 <iprintf>
 8013a5c:	e026      	b.n	8013aac <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8013a5e:	4b18      	ldr	r3, [pc, #96]	; (8013ac0 <udp_remove+0x80>)
 8013a60:	681b      	ldr	r3, [r3, #0]
 8013a62:	687a      	ldr	r2, [r7, #4]
 8013a64:	429a      	cmp	r2, r3
 8013a66:	d105      	bne.n	8013a74 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8013a68:	4b15      	ldr	r3, [pc, #84]	; (8013ac0 <udp_remove+0x80>)
 8013a6a:	681b      	ldr	r3, [r3, #0]
 8013a6c:	68db      	ldr	r3, [r3, #12]
 8013a6e:	4a14      	ldr	r2, [pc, #80]	; (8013ac0 <udp_remove+0x80>)
 8013a70:	6013      	str	r3, [r2, #0]
 8013a72:	e017      	b.n	8013aa4 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8013a74:	4b12      	ldr	r3, [pc, #72]	; (8013ac0 <udp_remove+0x80>)
 8013a76:	681b      	ldr	r3, [r3, #0]
 8013a78:	60fb      	str	r3, [r7, #12]
 8013a7a:	e010      	b.n	8013a9e <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8013a7c:	68fb      	ldr	r3, [r7, #12]
 8013a7e:	68db      	ldr	r3, [r3, #12]
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d009      	beq.n	8013a98 <udp_remove+0x58>
 8013a84:	68fb      	ldr	r3, [r7, #12]
 8013a86:	68db      	ldr	r3, [r3, #12]
 8013a88:	687a      	ldr	r2, [r7, #4]
 8013a8a:	429a      	cmp	r2, r3
 8013a8c:	d104      	bne.n	8013a98 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	68da      	ldr	r2, [r3, #12]
 8013a92:	68fb      	ldr	r3, [r7, #12]
 8013a94:	60da      	str	r2, [r3, #12]
        break;
 8013a96:	e005      	b.n	8013aa4 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8013a98:	68fb      	ldr	r3, [r7, #12]
 8013a9a:	68db      	ldr	r3, [r3, #12]
 8013a9c:	60fb      	str	r3, [r7, #12]
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d1eb      	bne.n	8013a7c <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8013aa4:	6879      	ldr	r1, [r7, #4]
 8013aa6:	2000      	movs	r0, #0
 8013aa8:	f7f9 f8a6 	bl	800cbf8 <memp_free>
}
 8013aac:	3710      	adds	r7, #16
 8013aae:	46bd      	mov	sp, r7
 8013ab0:	bd80      	pop	{r7, pc}
 8013ab2:	bf00      	nop
 8013ab4:	0801fb90 	.word	0x0801fb90
 8013ab8:	0801fedc 	.word	0x0801fedc
 8013abc:	0801fbe4 	.word	0x0801fbe4
 8013ac0:	20007160 	.word	0x20007160

08013ac4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8013ac4:	b580      	push	{r7, lr}
 8013ac6:	b082      	sub	sp, #8
 8013ac8:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8013aca:	2000      	movs	r0, #0
 8013acc:	f7f9 f848 	bl	800cb60 <memp_malloc>
 8013ad0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d007      	beq.n	8013ae8 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8013ad8:	2220      	movs	r2, #32
 8013ada:	2100      	movs	r1, #0
 8013adc:	6878      	ldr	r0, [r7, #4]
 8013ade:	f004 f9ee 	bl	8017ebe <memset>
    pcb->ttl = UDP_TTL;
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	22ff      	movs	r2, #255	; 0xff
 8013ae6:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8013ae8:	687b      	ldr	r3, [r7, #4]
}
 8013aea:	4618      	mov	r0, r3
 8013aec:	3708      	adds	r7, #8
 8013aee:	46bd      	mov	sp, r7
 8013af0:	bd80      	pop	{r7, pc}
	...

08013af4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013af4:	b480      	push	{r7}
 8013af6:	b085      	sub	sp, #20
 8013af8:	af00      	add	r7, sp, #0
 8013afa:	6078      	str	r0, [r7, #4]
 8013afc:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	2b00      	cmp	r3, #0
 8013b02:	d01e      	beq.n	8013b42 <udp_netif_ip_addr_changed+0x4e>
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d01a      	beq.n	8013b42 <udp_netif_ip_addr_changed+0x4e>
 8013b0c:	683b      	ldr	r3, [r7, #0]
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	d017      	beq.n	8013b42 <udp_netif_ip_addr_changed+0x4e>
 8013b12:	683b      	ldr	r3, [r7, #0]
 8013b14:	681b      	ldr	r3, [r3, #0]
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d013      	beq.n	8013b42 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8013b1a:	4b0d      	ldr	r3, [pc, #52]	; (8013b50 <udp_netif_ip_addr_changed+0x5c>)
 8013b1c:	681b      	ldr	r3, [r3, #0]
 8013b1e:	60fb      	str	r3, [r7, #12]
 8013b20:	e00c      	b.n	8013b3c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	681a      	ldr	r2, [r3, #0]
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	681b      	ldr	r3, [r3, #0]
 8013b2a:	429a      	cmp	r2, r3
 8013b2c:	d103      	bne.n	8013b36 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8013b2e:	683b      	ldr	r3, [r7, #0]
 8013b30:	681a      	ldr	r2, [r3, #0]
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8013b36:	68fb      	ldr	r3, [r7, #12]
 8013b38:	68db      	ldr	r3, [r3, #12]
 8013b3a:	60fb      	str	r3, [r7, #12]
 8013b3c:	68fb      	ldr	r3, [r7, #12]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d1ef      	bne.n	8013b22 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8013b42:	bf00      	nop
 8013b44:	3714      	adds	r7, #20
 8013b46:	46bd      	mov	sp, r7
 8013b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b4c:	4770      	bx	lr
 8013b4e:	bf00      	nop
 8013b50:	20007160 	.word	0x20007160

08013b54 <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 8013b54:	b580      	push	{r7, lr}
 8013b56:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 8013b58:	4b20      	ldr	r3, [pc, #128]	; (8013bdc <dhcp_inc_pcb_refcount+0x88>)
 8013b5a:	781b      	ldrb	r3, [r3, #0]
 8013b5c:	2b00      	cmp	r3, #0
 8013b5e:	d133      	bne.n	8013bc8 <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 8013b60:	4b1f      	ldr	r3, [pc, #124]	; (8013be0 <dhcp_inc_pcb_refcount+0x8c>)
 8013b62:	681b      	ldr	r3, [r3, #0]
 8013b64:	2b00      	cmp	r3, #0
 8013b66:	d005      	beq.n	8013b74 <dhcp_inc_pcb_refcount+0x20>
 8013b68:	4b1e      	ldr	r3, [pc, #120]	; (8013be4 <dhcp_inc_pcb_refcount+0x90>)
 8013b6a:	22e5      	movs	r2, #229	; 0xe5
 8013b6c:	491e      	ldr	r1, [pc, #120]	; (8013be8 <dhcp_inc_pcb_refcount+0x94>)
 8013b6e:	481f      	ldr	r0, [pc, #124]	; (8013bec <dhcp_inc_pcb_refcount+0x98>)
 8013b70:	f004 feb2 	bl	80188d8 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 8013b74:	f7ff ffa6 	bl	8013ac4 <udp_new>
 8013b78:	4602      	mov	r2, r0
 8013b7a:	4b19      	ldr	r3, [pc, #100]	; (8013be0 <dhcp_inc_pcb_refcount+0x8c>)
 8013b7c:	601a      	str	r2, [r3, #0]

    if (dhcp_pcb == NULL) {
 8013b7e:	4b18      	ldr	r3, [pc, #96]	; (8013be0 <dhcp_inc_pcb_refcount+0x8c>)
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d102      	bne.n	8013b8c <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 8013b86:	f04f 33ff 	mov.w	r3, #4294967295
 8013b8a:	e024      	b.n	8013bd6 <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 8013b8c:	4b14      	ldr	r3, [pc, #80]	; (8013be0 <dhcp_inc_pcb_refcount+0x8c>)
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	7a5a      	ldrb	r2, [r3, #9]
 8013b92:	4b13      	ldr	r3, [pc, #76]	; (8013be0 <dhcp_inc_pcb_refcount+0x8c>)
 8013b94:	681b      	ldr	r3, [r3, #0]
 8013b96:	f042 0220 	orr.w	r2, r2, #32
 8013b9a:	b2d2      	uxtb	r2, r2
 8013b9c:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 8013b9e:	4b10      	ldr	r3, [pc, #64]	; (8013be0 <dhcp_inc_pcb_refcount+0x8c>)
 8013ba0:	681b      	ldr	r3, [r3, #0]
 8013ba2:	2244      	movs	r2, #68	; 0x44
 8013ba4:	4912      	ldr	r1, [pc, #72]	; (8013bf0 <dhcp_inc_pcb_refcount+0x9c>)
 8013ba6:	4618      	mov	r0, r3
 8013ba8:	f7ff fe34 	bl	8013814 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 8013bac:	4b0c      	ldr	r3, [pc, #48]	; (8013be0 <dhcp_inc_pcb_refcount+0x8c>)
 8013bae:	681b      	ldr	r3, [r3, #0]
 8013bb0:	2243      	movs	r2, #67	; 0x43
 8013bb2:	490f      	ldr	r1, [pc, #60]	; (8013bf0 <dhcp_inc_pcb_refcount+0x9c>)
 8013bb4:	4618      	mov	r0, r3
 8013bb6:	f7ff feb5 	bl	8013924 <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 8013bba:	4b09      	ldr	r3, [pc, #36]	; (8013be0 <dhcp_inc_pcb_refcount+0x8c>)
 8013bbc:	681b      	ldr	r3, [r3, #0]
 8013bbe:	2200      	movs	r2, #0
 8013bc0:	490c      	ldr	r1, [pc, #48]	; (8013bf4 <dhcp_inc_pcb_refcount+0xa0>)
 8013bc2:	4618      	mov	r0, r3
 8013bc4:	f7ff ff1c 	bl	8013a00 <udp_recv>
  }

  dhcp_pcb_refcount++;
 8013bc8:	4b04      	ldr	r3, [pc, #16]	; (8013bdc <dhcp_inc_pcb_refcount+0x88>)
 8013bca:	781b      	ldrb	r3, [r3, #0]
 8013bcc:	3301      	adds	r3, #1
 8013bce:	b2da      	uxtb	r2, r3
 8013bd0:	4b02      	ldr	r3, [pc, #8]	; (8013bdc <dhcp_inc_pcb_refcount+0x88>)
 8013bd2:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 8013bd4:	2300      	movs	r3, #0
}
 8013bd6:	4618      	mov	r0, r3
 8013bd8:	bd80      	pop	{r7, pc}
 8013bda:	bf00      	nop
 8013bdc:	200004d8 	.word	0x200004d8
 8013be0:	200004d4 	.word	0x200004d4
 8013be4:	0801fef4 	.word	0x0801fef4
 8013be8:	0801ff2c 	.word	0x0801ff2c
 8013bec:	0801ff54 	.word	0x0801ff54
 8013bf0:	08020a60 	.word	0x08020a60
 8013bf4:	08015411 	.word	0x08015411

08013bf8 <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 8013bf8:	b580      	push	{r7, lr}
 8013bfa:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8013bfc:	4b0e      	ldr	r3, [pc, #56]	; (8013c38 <dhcp_dec_pcb_refcount+0x40>)
 8013bfe:	781b      	ldrb	r3, [r3, #0]
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d105      	bne.n	8013c10 <dhcp_dec_pcb_refcount+0x18>
 8013c04:	4b0d      	ldr	r3, [pc, #52]	; (8013c3c <dhcp_dec_pcb_refcount+0x44>)
 8013c06:	22ff      	movs	r2, #255	; 0xff
 8013c08:	490d      	ldr	r1, [pc, #52]	; (8013c40 <dhcp_dec_pcb_refcount+0x48>)
 8013c0a:	480e      	ldr	r0, [pc, #56]	; (8013c44 <dhcp_dec_pcb_refcount+0x4c>)
 8013c0c:	f004 fe64 	bl	80188d8 <iprintf>
  dhcp_pcb_refcount--;
 8013c10:	4b09      	ldr	r3, [pc, #36]	; (8013c38 <dhcp_dec_pcb_refcount+0x40>)
 8013c12:	781b      	ldrb	r3, [r3, #0]
 8013c14:	3b01      	subs	r3, #1
 8013c16:	b2da      	uxtb	r2, r3
 8013c18:	4b07      	ldr	r3, [pc, #28]	; (8013c38 <dhcp_dec_pcb_refcount+0x40>)
 8013c1a:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 8013c1c:	4b06      	ldr	r3, [pc, #24]	; (8013c38 <dhcp_dec_pcb_refcount+0x40>)
 8013c1e:	781b      	ldrb	r3, [r3, #0]
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	d107      	bne.n	8013c34 <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 8013c24:	4b08      	ldr	r3, [pc, #32]	; (8013c48 <dhcp_dec_pcb_refcount+0x50>)
 8013c26:	681b      	ldr	r3, [r3, #0]
 8013c28:	4618      	mov	r0, r3
 8013c2a:	f7ff ff09 	bl	8013a40 <udp_remove>
    dhcp_pcb = NULL;
 8013c2e:	4b06      	ldr	r3, [pc, #24]	; (8013c48 <dhcp_dec_pcb_refcount+0x50>)
 8013c30:	2200      	movs	r2, #0
 8013c32:	601a      	str	r2, [r3, #0]
  }
}
 8013c34:	bf00      	nop
 8013c36:	bd80      	pop	{r7, pc}
 8013c38:	200004d8 	.word	0x200004d8
 8013c3c:	0801fef4 	.word	0x0801fef4
 8013c40:	0801ff7c 	.word	0x0801ff7c
 8013c44:	0801ff54 	.word	0x0801ff54
 8013c48:	200004d4 	.word	0x200004d4

08013c4c <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 8013c4c:	b580      	push	{r7, lr}
 8013c4e:	b084      	sub	sp, #16
 8013c50:	af00      	add	r7, sp, #0
 8013c52:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013c58:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8013c5a:	210c      	movs	r1, #12
 8013c5c:	68f8      	ldr	r0, [r7, #12]
 8013c5e:	f001 f819 	bl	8014c94 <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8013c62:	4b06      	ldr	r3, [pc, #24]	; (8013c7c <dhcp_handle_nak+0x30>)
 8013c64:	4a05      	ldr	r2, [pc, #20]	; (8013c7c <dhcp_handle_nak+0x30>)
 8013c66:	4905      	ldr	r1, [pc, #20]	; (8013c7c <dhcp_handle_nak+0x30>)
 8013c68:	6878      	ldr	r0, [r7, #4]
 8013c6a:	f7f9 f967 	bl	800cf3c <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 8013c6e:	6878      	ldr	r0, [r7, #4]
 8013c70:	f000 fc0c 	bl	801448c <dhcp_discover>
}
 8013c74:	bf00      	nop
 8013c76:	3710      	adds	r7, #16
 8013c78:	46bd      	mov	sp, r7
 8013c7a:	bd80      	pop	{r7, pc}
 8013c7c:	08020a60 	.word	0x08020a60

08013c80 <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 8013c80:	b580      	push	{r7, lr}
 8013c82:	b084      	sub	sp, #16
 8013c84:	af00      	add	r7, sp, #0
 8013c86:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013c8c:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 8013c8e:	2108      	movs	r1, #8
 8013c90:	68f8      	ldr	r0, [r7, #12]
 8013c92:	f000 ffff 	bl	8014c94 <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 8013c96:	68fb      	ldr	r3, [r7, #12]
 8013c98:	331c      	adds	r3, #28
 8013c9a:	2200      	movs	r2, #0
 8013c9c:	4619      	mov	r1, r3
 8013c9e:	6878      	ldr	r0, [r7, #4]
 8013ca0:	f002 fafe 	bl	80162a0 <etharp_query>
 8013ca4:	4603      	mov	r3, r0
 8013ca6:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 8013ca8:	68fb      	ldr	r3, [r7, #12]
 8013caa:	799b      	ldrb	r3, [r3, #6]
 8013cac:	2bff      	cmp	r3, #255	; 0xff
 8013cae:	d005      	beq.n	8013cbc <dhcp_check+0x3c>
    dhcp->tries++;
 8013cb0:	68fb      	ldr	r3, [r7, #12]
 8013cb2:	799b      	ldrb	r3, [r3, #6]
 8013cb4:	3301      	adds	r3, #1
 8013cb6:	b2da      	uxtb	r2, r3
 8013cb8:	68fb      	ldr	r3, [r7, #12]
 8013cba:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 8013cbc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8013cc0:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8013cc2:	893b      	ldrh	r3, [r7, #8]
 8013cc4:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8013cc8:	4a06      	ldr	r2, [pc, #24]	; (8013ce4 <dhcp_check+0x64>)
 8013cca:	fb82 1203 	smull	r1, r2, r2, r3
 8013cce:	1152      	asrs	r2, r2, #5
 8013cd0:	17db      	asrs	r3, r3, #31
 8013cd2:	1ad3      	subs	r3, r2, r3
 8013cd4:	b29a      	uxth	r2, r3
 8013cd6:	68fb      	ldr	r3, [r7, #12]
 8013cd8:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 8013cda:	bf00      	nop
 8013cdc:	3710      	adds	r7, #16
 8013cde:	46bd      	mov	sp, r7
 8013ce0:	bd80      	pop	{r7, pc}
 8013ce2:	bf00      	nop
 8013ce4:	10624dd3 	.word	0x10624dd3

08013ce8 <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 8013ce8:	b580      	push	{r7, lr}
 8013cea:	b084      	sub	sp, #16
 8013cec:	af00      	add	r7, sp, #0
 8013cee:	6078      	str	r0, [r7, #4]
 8013cf0:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013cf6:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 8013cf8:	4b0c      	ldr	r3, [pc, #48]	; (8013d2c <dhcp_handle_offer+0x44>)
 8013cfa:	789b      	ldrb	r3, [r3, #2]
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	d011      	beq.n	8013d24 <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 8013d00:	68fb      	ldr	r3, [r7, #12]
 8013d02:	2200      	movs	r2, #0
 8013d04:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 8013d06:	4b0a      	ldr	r3, [pc, #40]	; (8013d30 <dhcp_handle_offer+0x48>)
 8013d08:	689b      	ldr	r3, [r3, #8]
 8013d0a:	4618      	mov	r0, r3
 8013d0c:	f7f8 fae7 	bl	800c2de <lwip_htonl>
 8013d10:	4602      	mov	r2, r0
 8013d12:	68fb      	ldr	r3, [r7, #12]
 8013d14:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8013d16:	683b      	ldr	r3, [r7, #0]
 8013d18:	691a      	ldr	r2, [r3, #16]
 8013d1a:	68fb      	ldr	r3, [r7, #12]
 8013d1c:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 8013d1e:	6878      	ldr	r0, [r7, #4]
 8013d20:	f000 f808 	bl	8013d34 <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 8013d24:	bf00      	nop
 8013d26:	3710      	adds	r7, #16
 8013d28:	46bd      	mov	sp, r7
 8013d2a:	bd80      	pop	{r7, pc}
 8013d2c:	20007164 	.word	0x20007164
 8013d30:	2000716c 	.word	0x2000716c

08013d34 <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 8013d34:	b5b0      	push	{r4, r5, r7, lr}
 8013d36:	b08a      	sub	sp, #40	; 0x28
 8013d38:	af02      	add	r7, sp, #8
 8013d3a:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	d109      	bne.n	8013d56 <dhcp_select+0x22>
 8013d42:	4b71      	ldr	r3, [pc, #452]	; (8013f08 <dhcp_select+0x1d4>)
 8013d44:	f240 1277 	movw	r2, #375	; 0x177
 8013d48:	4970      	ldr	r1, [pc, #448]	; (8013f0c <dhcp_select+0x1d8>)
 8013d4a:	4871      	ldr	r0, [pc, #452]	; (8013f10 <dhcp_select+0x1dc>)
 8013d4c:	f004 fdc4 	bl	80188d8 <iprintf>
 8013d50:	f06f 030f 	mvn.w	r3, #15
 8013d54:	e0d3      	b.n	8013efe <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d5a:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8013d5c:	69bb      	ldr	r3, [r7, #24]
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d109      	bne.n	8013d76 <dhcp_select+0x42>
 8013d62:	4b69      	ldr	r3, [pc, #420]	; (8013f08 <dhcp_select+0x1d4>)
 8013d64:	f240 1279 	movw	r2, #377	; 0x179
 8013d68:	496a      	ldr	r1, [pc, #424]	; (8013f14 <dhcp_select+0x1e0>)
 8013d6a:	4869      	ldr	r0, [pc, #420]	; (8013f10 <dhcp_select+0x1dc>)
 8013d6c:	f004 fdb4 	bl	80188d8 <iprintf>
 8013d70:	f06f 0305 	mvn.w	r3, #5
 8013d74:	e0c3      	b.n	8013efe <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 8013d76:	2101      	movs	r1, #1
 8013d78:	69b8      	ldr	r0, [r7, #24]
 8013d7a:	f000 ff8b 	bl	8014c94 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8013d7e:	f107 030c 	add.w	r3, r7, #12
 8013d82:	2203      	movs	r2, #3
 8013d84:	69b9      	ldr	r1, [r7, #24]
 8013d86:	6878      	ldr	r0, [r7, #4]
 8013d88:	f001 fc0e 	bl	80155a8 <dhcp_create_msg>
 8013d8c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8013d8e:	697b      	ldr	r3, [r7, #20]
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	f000 8085 	beq.w	8013ea0 <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8013d96:	697b      	ldr	r3, [r7, #20]
 8013d98:	685b      	ldr	r3, [r3, #4]
 8013d9a:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8013d9c:	89b8      	ldrh	r0, [r7, #12]
 8013d9e:	693b      	ldr	r3, [r7, #16]
 8013da0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013da4:	2302      	movs	r3, #2
 8013da6:	2239      	movs	r2, #57	; 0x39
 8013da8:	f000 ff8e 	bl	8014cc8 <dhcp_option>
 8013dac:	4603      	mov	r3, r0
 8013dae:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8013db0:	89b8      	ldrh	r0, [r7, #12]
 8013db2:	693b      	ldr	r3, [r7, #16]
 8013db4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013dbc:	461a      	mov	r2, r3
 8013dbe:	f000 ffdd 	bl	8014d7c <dhcp_option_short>
 8013dc2:	4603      	mov	r3, r0
 8013dc4:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8013dc6:	89b8      	ldrh	r0, [r7, #12]
 8013dc8:	693b      	ldr	r3, [r7, #16]
 8013dca:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013dce:	2304      	movs	r3, #4
 8013dd0:	2232      	movs	r2, #50	; 0x32
 8013dd2:	f000 ff79 	bl	8014cc8 <dhcp_option>
 8013dd6:	4603      	mov	r3, r0
 8013dd8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8013dda:	89bc      	ldrh	r4, [r7, #12]
 8013ddc:	693b      	ldr	r3, [r7, #16]
 8013dde:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8013de2:	69bb      	ldr	r3, [r7, #24]
 8013de4:	69db      	ldr	r3, [r3, #28]
 8013de6:	4618      	mov	r0, r3
 8013de8:	f7f8 fa79 	bl	800c2de <lwip_htonl>
 8013dec:	4603      	mov	r3, r0
 8013dee:	461a      	mov	r2, r3
 8013df0:	4629      	mov	r1, r5
 8013df2:	4620      	mov	r0, r4
 8013df4:	f000 fff4 	bl	8014de0 <dhcp_option_long>
 8013df8:	4603      	mov	r3, r0
 8013dfa:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8013dfc:	89b8      	ldrh	r0, [r7, #12]
 8013dfe:	693b      	ldr	r3, [r7, #16]
 8013e00:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013e04:	2304      	movs	r3, #4
 8013e06:	2236      	movs	r2, #54	; 0x36
 8013e08:	f000 ff5e 	bl	8014cc8 <dhcp_option>
 8013e0c:	4603      	mov	r3, r0
 8013e0e:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8013e10:	89bc      	ldrh	r4, [r7, #12]
 8013e12:	693b      	ldr	r3, [r7, #16]
 8013e14:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8013e18:	69bb      	ldr	r3, [r7, #24]
 8013e1a:	699b      	ldr	r3, [r3, #24]
 8013e1c:	4618      	mov	r0, r3
 8013e1e:	f7f8 fa5e 	bl	800c2de <lwip_htonl>
 8013e22:	4603      	mov	r3, r0
 8013e24:	461a      	mov	r2, r3
 8013e26:	4629      	mov	r1, r5
 8013e28:	4620      	mov	r0, r4
 8013e2a:	f000 ffd9 	bl	8014de0 <dhcp_option_long>
 8013e2e:	4603      	mov	r3, r0
 8013e30:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8013e32:	89b8      	ldrh	r0, [r7, #12]
 8013e34:	693b      	ldr	r3, [r7, #16]
 8013e36:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013e3a:	2303      	movs	r3, #3
 8013e3c:	2237      	movs	r2, #55	; 0x37
 8013e3e:	f000 ff43 	bl	8014cc8 <dhcp_option>
 8013e42:	4603      	mov	r3, r0
 8013e44:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8013e46:	2300      	movs	r3, #0
 8013e48:	77bb      	strb	r3, [r7, #30]
 8013e4a:	e00e      	b.n	8013e6a <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8013e4c:	89b8      	ldrh	r0, [r7, #12]
 8013e4e:	693b      	ldr	r3, [r7, #16]
 8013e50:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8013e54:	7fbb      	ldrb	r3, [r7, #30]
 8013e56:	4a30      	ldr	r2, [pc, #192]	; (8013f18 <dhcp_select+0x1e4>)
 8013e58:	5cd3      	ldrb	r3, [r2, r3]
 8013e5a:	461a      	mov	r2, r3
 8013e5c:	f000 ff68 	bl	8014d30 <dhcp_option_byte>
 8013e60:	4603      	mov	r3, r0
 8013e62:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8013e64:	7fbb      	ldrb	r3, [r7, #30]
 8013e66:	3301      	adds	r3, #1
 8013e68:	77bb      	strb	r3, [r7, #30]
 8013e6a:	7fbb      	ldrb	r3, [r7, #30]
 8013e6c:	2b02      	cmp	r3, #2
 8013e6e:	d9ed      	bls.n	8013e4c <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8013e70:	89b8      	ldrh	r0, [r7, #12]
 8013e72:	693b      	ldr	r3, [r7, #16]
 8013e74:	33f0      	adds	r3, #240	; 0xf0
 8013e76:	697a      	ldr	r2, [r7, #20]
 8013e78:	4619      	mov	r1, r3
 8013e7a:	f001 fc6b 	bl	8015754 <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8013e7e:	4b27      	ldr	r3, [pc, #156]	; (8013f1c <dhcp_select+0x1e8>)
 8013e80:	6818      	ldr	r0, [r3, #0]
 8013e82:	4b27      	ldr	r3, [pc, #156]	; (8013f20 <dhcp_select+0x1ec>)
 8013e84:	9301      	str	r3, [sp, #4]
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	9300      	str	r3, [sp, #0]
 8013e8a:	2343      	movs	r3, #67	; 0x43
 8013e8c:	4a25      	ldr	r2, [pc, #148]	; (8013f24 <dhcp_select+0x1f0>)
 8013e8e:	6979      	ldr	r1, [r7, #20]
 8013e90:	f7ff fbda 	bl	8013648 <udp_sendto_if_src>
 8013e94:	4603      	mov	r3, r0
 8013e96:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8013e98:	6978      	ldr	r0, [r7, #20]
 8013e9a:	f7f9 fca3 	bl	800d7e4 <pbuf_free>
 8013e9e:	e001      	b.n	8013ea4 <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8013ea0:	23ff      	movs	r3, #255	; 0xff
 8013ea2:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8013ea4:	69bb      	ldr	r3, [r7, #24]
 8013ea6:	799b      	ldrb	r3, [r3, #6]
 8013ea8:	2bff      	cmp	r3, #255	; 0xff
 8013eaa:	d005      	beq.n	8013eb8 <dhcp_select+0x184>
    dhcp->tries++;
 8013eac:	69bb      	ldr	r3, [r7, #24]
 8013eae:	799b      	ldrb	r3, [r3, #6]
 8013eb0:	3301      	adds	r3, #1
 8013eb2:	b2da      	uxtb	r2, r3
 8013eb4:	69bb      	ldr	r3, [r7, #24]
 8013eb6:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8013eb8:	69bb      	ldr	r3, [r7, #24]
 8013eba:	799b      	ldrb	r3, [r3, #6]
 8013ebc:	2b05      	cmp	r3, #5
 8013ebe:	d80d      	bhi.n	8013edc <dhcp_select+0x1a8>
 8013ec0:	69bb      	ldr	r3, [r7, #24]
 8013ec2:	799b      	ldrb	r3, [r3, #6]
 8013ec4:	461a      	mov	r2, r3
 8013ec6:	2301      	movs	r3, #1
 8013ec8:	4093      	lsls	r3, r2
 8013eca:	b29b      	uxth	r3, r3
 8013ecc:	461a      	mov	r2, r3
 8013ece:	0152      	lsls	r2, r2, #5
 8013ed0:	1ad2      	subs	r2, r2, r3
 8013ed2:	0092      	lsls	r2, r2, #2
 8013ed4:	4413      	add	r3, r2
 8013ed6:	00db      	lsls	r3, r3, #3
 8013ed8:	b29b      	uxth	r3, r3
 8013eda:	e001      	b.n	8013ee0 <dhcp_select+0x1ac>
 8013edc:	f64e 2360 	movw	r3, #60000	; 0xea60
 8013ee0:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8013ee2:	89fb      	ldrh	r3, [r7, #14]
 8013ee4:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8013ee8:	4a0f      	ldr	r2, [pc, #60]	; (8013f28 <dhcp_select+0x1f4>)
 8013eea:	fb82 1203 	smull	r1, r2, r2, r3
 8013eee:	1152      	asrs	r2, r2, #5
 8013ef0:	17db      	asrs	r3, r3, #31
 8013ef2:	1ad3      	subs	r3, r2, r3
 8013ef4:	b29a      	uxth	r2, r3
 8013ef6:	69bb      	ldr	r3, [r7, #24]
 8013ef8:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8013efa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013efe:	4618      	mov	r0, r3
 8013f00:	3720      	adds	r7, #32
 8013f02:	46bd      	mov	sp, r7
 8013f04:	bdb0      	pop	{r4, r5, r7, pc}
 8013f06:	bf00      	nop
 8013f08:	0801fef4 	.word	0x0801fef4
 8013f0c:	0801ffa0 	.word	0x0801ffa0
 8013f10:	0801ff54 	.word	0x0801ff54
 8013f14:	0801ffbc 	.word	0x0801ffbc
 8013f18:	20000070 	.word	0x20000070
 8013f1c:	200004d4 	.word	0x200004d4
 8013f20:	08020a60 	.word	0x08020a60
 8013f24:	08020a64 	.word	0x08020a64
 8013f28:	10624dd3 	.word	0x10624dd3

08013f2c <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 8013f2c:	b580      	push	{r7, lr}
 8013f2e:	b082      	sub	sp, #8
 8013f30:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 8013f32:	4b27      	ldr	r3, [pc, #156]	; (8013fd0 <dhcp_coarse_tmr+0xa4>)
 8013f34:	681b      	ldr	r3, [r3, #0]
 8013f36:	607b      	str	r3, [r7, #4]
 8013f38:	e042      	b.n	8013fc0 <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f3e:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 8013f40:	683b      	ldr	r3, [r7, #0]
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d039      	beq.n	8013fba <dhcp_coarse_tmr+0x8e>
 8013f46:	683b      	ldr	r3, [r7, #0]
 8013f48:	795b      	ldrb	r3, [r3, #5]
 8013f4a:	2b00      	cmp	r3, #0
 8013f4c:	d035      	beq.n	8013fba <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 8013f4e:	683b      	ldr	r3, [r7, #0]
 8013f50:	8a9b      	ldrh	r3, [r3, #20]
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d012      	beq.n	8013f7c <dhcp_coarse_tmr+0x50>
 8013f56:	683b      	ldr	r3, [r7, #0]
 8013f58:	8a5b      	ldrh	r3, [r3, #18]
 8013f5a:	3301      	adds	r3, #1
 8013f5c:	b29a      	uxth	r2, r3
 8013f5e:	683b      	ldr	r3, [r7, #0]
 8013f60:	825a      	strh	r2, [r3, #18]
 8013f62:	683b      	ldr	r3, [r7, #0]
 8013f64:	8a5a      	ldrh	r2, [r3, #18]
 8013f66:	683b      	ldr	r3, [r7, #0]
 8013f68:	8a9b      	ldrh	r3, [r3, #20]
 8013f6a:	429a      	cmp	r2, r3
 8013f6c:	d106      	bne.n	8013f7c <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 8013f6e:	6878      	ldr	r0, [r7, #4]
 8013f70:	f000 fdf6 	bl	8014b60 <dhcp_release_and_stop>
        dhcp_start(netif);
 8013f74:	6878      	ldr	r0, [r7, #4]
 8013f76:	f000 f969 	bl	801424c <dhcp_start>
 8013f7a:	e01e      	b.n	8013fba <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 8013f7c:	683b      	ldr	r3, [r7, #0]
 8013f7e:	8a1b      	ldrh	r3, [r3, #16]
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d00b      	beq.n	8013f9c <dhcp_coarse_tmr+0x70>
 8013f84:	683b      	ldr	r3, [r7, #0]
 8013f86:	8a1b      	ldrh	r3, [r3, #16]
 8013f88:	1e5a      	subs	r2, r3, #1
 8013f8a:	b291      	uxth	r1, r2
 8013f8c:	683a      	ldr	r2, [r7, #0]
 8013f8e:	8211      	strh	r1, [r2, #16]
 8013f90:	2b01      	cmp	r3, #1
 8013f92:	d103      	bne.n	8013f9c <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 8013f94:	6878      	ldr	r0, [r7, #4]
 8013f96:	f000 f8c6 	bl	8014126 <dhcp_t2_timeout>
 8013f9a:	e00e      	b.n	8013fba <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 8013f9c:	683b      	ldr	r3, [r7, #0]
 8013f9e:	89db      	ldrh	r3, [r3, #14]
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d00a      	beq.n	8013fba <dhcp_coarse_tmr+0x8e>
 8013fa4:	683b      	ldr	r3, [r7, #0]
 8013fa6:	89db      	ldrh	r3, [r3, #14]
 8013fa8:	1e5a      	subs	r2, r3, #1
 8013faa:	b291      	uxth	r1, r2
 8013fac:	683a      	ldr	r2, [r7, #0]
 8013fae:	81d1      	strh	r1, [r2, #14]
 8013fb0:	2b01      	cmp	r3, #1
 8013fb2:	d102      	bne.n	8013fba <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 8013fb4:	6878      	ldr	r0, [r7, #4]
 8013fb6:	f000 f888 	bl	80140ca <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	681b      	ldr	r3, [r3, #0]
 8013fbe:	607b      	str	r3, [r7, #4]
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	2b00      	cmp	r3, #0
 8013fc4:	d1b9      	bne.n	8013f3a <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 8013fc6:	bf00      	nop
 8013fc8:	3708      	adds	r7, #8
 8013fca:	46bd      	mov	sp, r7
 8013fcc:	bd80      	pop	{r7, pc}
 8013fce:	bf00      	nop
 8013fd0:	20007138 	.word	0x20007138

08013fd4 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 8013fd4:	b580      	push	{r7, lr}
 8013fd6:	b082      	sub	sp, #8
 8013fd8:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 8013fda:	4b16      	ldr	r3, [pc, #88]	; (8014034 <dhcp_fine_tmr+0x60>)
 8013fdc:	681b      	ldr	r3, [r3, #0]
 8013fde:	607b      	str	r3, [r7, #4]
 8013fe0:	e020      	b.n	8014024 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013fe6:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 8013fe8:	683b      	ldr	r3, [r7, #0]
 8013fea:	2b00      	cmp	r3, #0
 8013fec:	d017      	beq.n	801401e <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 8013fee:	683b      	ldr	r3, [r7, #0]
 8013ff0:	891b      	ldrh	r3, [r3, #8]
 8013ff2:	2b01      	cmp	r3, #1
 8013ff4:	d906      	bls.n	8014004 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 8013ff6:	683b      	ldr	r3, [r7, #0]
 8013ff8:	891b      	ldrh	r3, [r3, #8]
 8013ffa:	3b01      	subs	r3, #1
 8013ffc:	b29a      	uxth	r2, r3
 8013ffe:	683b      	ldr	r3, [r7, #0]
 8014000:	811a      	strh	r2, [r3, #8]
 8014002:	e00c      	b.n	801401e <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 8014004:	683b      	ldr	r3, [r7, #0]
 8014006:	891b      	ldrh	r3, [r3, #8]
 8014008:	2b01      	cmp	r3, #1
 801400a:	d108      	bne.n	801401e <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 801400c:	683b      	ldr	r3, [r7, #0]
 801400e:	891b      	ldrh	r3, [r3, #8]
 8014010:	3b01      	subs	r3, #1
 8014012:	b29a      	uxth	r2, r3
 8014014:	683b      	ldr	r3, [r7, #0]
 8014016:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 8014018:	6878      	ldr	r0, [r7, #4]
 801401a:	f000 f80d 	bl	8014038 <dhcp_timeout>
  NETIF_FOREACH(netif) {
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	607b      	str	r3, [r7, #4]
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	2b00      	cmp	r3, #0
 8014028:	d1db      	bne.n	8013fe2 <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 801402a:	bf00      	nop
 801402c:	3708      	adds	r7, #8
 801402e:	46bd      	mov	sp, r7
 8014030:	bd80      	pop	{r7, pc}
 8014032:	bf00      	nop
 8014034:	20007138 	.word	0x20007138

08014038 <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 8014038:	b580      	push	{r7, lr}
 801403a:	b084      	sub	sp, #16
 801403c:	af00      	add	r7, sp, #0
 801403e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014044:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	795b      	ldrb	r3, [r3, #5]
 801404a:	2b0c      	cmp	r3, #12
 801404c:	d003      	beq.n	8014056 <dhcp_timeout+0x1e>
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	795b      	ldrb	r3, [r3, #5]
 8014052:	2b06      	cmp	r3, #6
 8014054:	d103      	bne.n	801405e <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 8014056:	6878      	ldr	r0, [r7, #4]
 8014058:	f000 fa18 	bl	801448c <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 801405c:	e031      	b.n	80140c2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 801405e:	68fb      	ldr	r3, [r7, #12]
 8014060:	795b      	ldrb	r3, [r3, #5]
 8014062:	2b01      	cmp	r3, #1
 8014064:	d10e      	bne.n	8014084 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 8014066:	68fb      	ldr	r3, [r7, #12]
 8014068:	799b      	ldrb	r3, [r3, #6]
 801406a:	2b05      	cmp	r3, #5
 801406c:	d803      	bhi.n	8014076 <dhcp_timeout+0x3e>
      dhcp_select(netif);
 801406e:	6878      	ldr	r0, [r7, #4]
 8014070:	f7ff fe60 	bl	8013d34 <dhcp_select>
}
 8014074:	e025      	b.n	80140c2 <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 8014076:	6878      	ldr	r0, [r7, #4]
 8014078:	f000 fd72 	bl	8014b60 <dhcp_release_and_stop>
      dhcp_start(netif);
 801407c:	6878      	ldr	r0, [r7, #4]
 801407e:	f000 f8e5 	bl	801424c <dhcp_start>
}
 8014082:	e01e      	b.n	80140c2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 8014084:	68fb      	ldr	r3, [r7, #12]
 8014086:	795b      	ldrb	r3, [r3, #5]
 8014088:	2b08      	cmp	r3, #8
 801408a:	d10b      	bne.n	80140a4 <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 801408c:	68fb      	ldr	r3, [r7, #12]
 801408e:	799b      	ldrb	r3, [r3, #6]
 8014090:	2b01      	cmp	r3, #1
 8014092:	d803      	bhi.n	801409c <dhcp_timeout+0x64>
      dhcp_check(netif);
 8014094:	6878      	ldr	r0, [r7, #4]
 8014096:	f7ff fdf3 	bl	8013c80 <dhcp_check>
}
 801409a:	e012      	b.n	80140c2 <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 801409c:	6878      	ldr	r0, [r7, #4]
 801409e:	f000 fa97 	bl	80145d0 <dhcp_bind>
}
 80140a2:	e00e      	b.n	80140c2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	795b      	ldrb	r3, [r3, #5]
 80140a8:	2b03      	cmp	r3, #3
 80140aa:	d10a      	bne.n	80140c2 <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 80140ac:	68fb      	ldr	r3, [r7, #12]
 80140ae:	799b      	ldrb	r3, [r3, #6]
 80140b0:	2b01      	cmp	r3, #1
 80140b2:	d803      	bhi.n	80140bc <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 80140b4:	6878      	ldr	r0, [r7, #4]
 80140b6:	f000 fc9d 	bl	80149f4 <dhcp_reboot>
}
 80140ba:	e002      	b.n	80140c2 <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 80140bc:	6878      	ldr	r0, [r7, #4]
 80140be:	f000 f9e5 	bl	801448c <dhcp_discover>
}
 80140c2:	bf00      	nop
 80140c4:	3710      	adds	r7, #16
 80140c6:	46bd      	mov	sp, r7
 80140c8:	bd80      	pop	{r7, pc}

080140ca <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 80140ca:	b580      	push	{r7, lr}
 80140cc:	b084      	sub	sp, #16
 80140ce:	af00      	add	r7, sp, #0
 80140d0:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80140d6:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 80140d8:	68fb      	ldr	r3, [r7, #12]
 80140da:	795b      	ldrb	r3, [r3, #5]
 80140dc:	2b01      	cmp	r3, #1
 80140de:	d007      	beq.n	80140f0 <dhcp_t1_timeout+0x26>
 80140e0:	68fb      	ldr	r3, [r7, #12]
 80140e2:	795b      	ldrb	r3, [r3, #5]
 80140e4:	2b0a      	cmp	r3, #10
 80140e6:	d003      	beq.n	80140f0 <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 80140e8:	68fb      	ldr	r3, [r7, #12]
 80140ea:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 80140ec:	2b05      	cmp	r3, #5
 80140ee:	d116      	bne.n	801411e <dhcp_t1_timeout+0x54>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 80140f0:	6878      	ldr	r0, [r7, #4]
 80140f2:	f000 fb47 	bl	8014784 <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 80140f6:	68fb      	ldr	r3, [r7, #12]
 80140f8:	899b      	ldrh	r3, [r3, #12]
 80140fa:	461a      	mov	r2, r3
 80140fc:	68fb      	ldr	r3, [r7, #12]
 80140fe:	8a5b      	ldrh	r3, [r3, #18]
 8014100:	1ad3      	subs	r3, r2, r3
 8014102:	2b01      	cmp	r3, #1
 8014104:	dd0b      	ble.n	801411e <dhcp_t1_timeout+0x54>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 8014106:	68fb      	ldr	r3, [r7, #12]
 8014108:	899b      	ldrh	r3, [r3, #12]
 801410a:	461a      	mov	r2, r3
 801410c:	68fb      	ldr	r3, [r7, #12]
 801410e:	8a5b      	ldrh	r3, [r3, #18]
 8014110:	1ad3      	subs	r3, r2, r3
 8014112:	0fda      	lsrs	r2, r3, #31
 8014114:	4413      	add	r3, r2
 8014116:	105b      	asrs	r3, r3, #1
 8014118:	b29a      	uxth	r2, r3
 801411a:	68fb      	ldr	r3, [r7, #12]
 801411c:	81da      	strh	r2, [r3, #14]
    }
  }
}
 801411e:	bf00      	nop
 8014120:	3710      	adds	r7, #16
 8014122:	46bd      	mov	sp, r7
 8014124:	bd80      	pop	{r7, pc}

08014126 <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 8014126:	b580      	push	{r7, lr}
 8014128:	b084      	sub	sp, #16
 801412a:	af00      	add	r7, sp, #0
 801412c:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014132:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8014134:	68fb      	ldr	r3, [r7, #12]
 8014136:	795b      	ldrb	r3, [r3, #5]
 8014138:	2b01      	cmp	r3, #1
 801413a:	d00b      	beq.n	8014154 <dhcp_t2_timeout+0x2e>
 801413c:	68fb      	ldr	r3, [r7, #12]
 801413e:	795b      	ldrb	r3, [r3, #5]
 8014140:	2b0a      	cmp	r3, #10
 8014142:	d007      	beq.n	8014154 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8014148:	2b05      	cmp	r3, #5
 801414a:	d003      	beq.n	8014154 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801414c:	68fb      	ldr	r3, [r7, #12]
 801414e:	795b      	ldrb	r3, [r3, #5]
 8014150:	2b04      	cmp	r3, #4
 8014152:	d116      	bne.n	8014182 <dhcp_t2_timeout+0x5c>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 8014154:	6878      	ldr	r0, [r7, #4]
 8014156:	f000 fbb1 	bl	80148bc <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801415a:	68fb      	ldr	r3, [r7, #12]
 801415c:	8a9b      	ldrh	r3, [r3, #20]
 801415e:	461a      	mov	r2, r3
 8014160:	68fb      	ldr	r3, [r7, #12]
 8014162:	8a5b      	ldrh	r3, [r3, #18]
 8014164:	1ad3      	subs	r3, r2, r3
 8014166:	2b01      	cmp	r3, #1
 8014168:	dd0b      	ble.n	8014182 <dhcp_t2_timeout+0x5c>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 801416a:	68fb      	ldr	r3, [r7, #12]
 801416c:	8a9b      	ldrh	r3, [r3, #20]
 801416e:	461a      	mov	r2, r3
 8014170:	68fb      	ldr	r3, [r7, #12]
 8014172:	8a5b      	ldrh	r3, [r3, #18]
 8014174:	1ad3      	subs	r3, r2, r3
 8014176:	0fda      	lsrs	r2, r3, #31
 8014178:	4413      	add	r3, r2
 801417a:	105b      	asrs	r3, r3, #1
 801417c:	b29a      	uxth	r2, r3
 801417e:	68fb      	ldr	r3, [r7, #12]
 8014180:	821a      	strh	r2, [r3, #16]
    }
  }
}
 8014182:	bf00      	nop
 8014184:	3710      	adds	r7, #16
 8014186:	46bd      	mov	sp, r7
 8014188:	bd80      	pop	{r7, pc}
	...

0801418c <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 801418c:	b580      	push	{r7, lr}
 801418e:	b084      	sub	sp, #16
 8014190:	af00      	add	r7, sp, #0
 8014192:	6078      	str	r0, [r7, #4]
 8014194:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801419a:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801419c:	68fb      	ldr	r3, [r7, #12]
 801419e:	2200      	movs	r2, #0
 80141a0:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 80141a2:	68fb      	ldr	r3, [r7, #12]
 80141a4:	2200      	movs	r2, #0
 80141a6:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 80141a8:	4b26      	ldr	r3, [pc, #152]	; (8014244 <dhcp_handle_ack+0xb8>)
 80141aa:	78db      	ldrb	r3, [r3, #3]
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d003      	beq.n	80141b8 <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 80141b0:	4b25      	ldr	r3, [pc, #148]	; (8014248 <dhcp_handle_ack+0xbc>)
 80141b2:	68da      	ldr	r2, [r3, #12]
 80141b4:	68fb      	ldr	r3, [r7, #12]
 80141b6:	629a      	str	r2, [r3, #40]	; 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 80141b8:	4b22      	ldr	r3, [pc, #136]	; (8014244 <dhcp_handle_ack+0xb8>)
 80141ba:	791b      	ldrb	r3, [r3, #4]
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d004      	beq.n	80141ca <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 80141c0:	4b21      	ldr	r3, [pc, #132]	; (8014248 <dhcp_handle_ack+0xbc>)
 80141c2:	691a      	ldr	r2, [r3, #16]
 80141c4:	68fb      	ldr	r3, [r7, #12]
 80141c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80141c8:	e004      	b.n	80141d4 <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80141ce:	085a      	lsrs	r2, r3, #1
 80141d0:	68fb      	ldr	r3, [r7, #12]
 80141d2:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 80141d4:	4b1b      	ldr	r3, [pc, #108]	; (8014244 <dhcp_handle_ack+0xb8>)
 80141d6:	795b      	ldrb	r3, [r3, #5]
 80141d8:	2b00      	cmp	r3, #0
 80141da:	d004      	beq.n	80141e6 <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 80141dc:	4b1a      	ldr	r3, [pc, #104]	; (8014248 <dhcp_handle_ack+0xbc>)
 80141de:	695a      	ldr	r2, [r3, #20]
 80141e0:	68fb      	ldr	r3, [r7, #12]
 80141e2:	631a      	str	r2, [r3, #48]	; 0x30
 80141e4:	e007      	b.n	80141f6 <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 80141e6:	68fb      	ldr	r3, [r7, #12]
 80141e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80141ea:	4613      	mov	r3, r2
 80141ec:	00db      	lsls	r3, r3, #3
 80141ee:	1a9b      	subs	r3, r3, r2
 80141f0:	08da      	lsrs	r2, r3, #3
 80141f2:	68fb      	ldr	r3, [r7, #12]
 80141f4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 80141f6:	683b      	ldr	r3, [r7, #0]
 80141f8:	691a      	ldr	r2, [r3, #16]
 80141fa:	68fb      	ldr	r3, [r7, #12]
 80141fc:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 80141fe:	4b11      	ldr	r3, [pc, #68]	; (8014244 <dhcp_handle_ack+0xb8>)
 8014200:	799b      	ldrb	r3, [r3, #6]
 8014202:	2b00      	cmp	r3, #0
 8014204:	d00b      	beq.n	801421e <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8014206:	4b10      	ldr	r3, [pc, #64]	; (8014248 <dhcp_handle_ack+0xbc>)
 8014208:	699b      	ldr	r3, [r3, #24]
 801420a:	4618      	mov	r0, r3
 801420c:	f7f8 f867 	bl	800c2de <lwip_htonl>
 8014210:	4602      	mov	r2, r0
 8014212:	68fb      	ldr	r3, [r7, #12]
 8014214:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	2201      	movs	r2, #1
 801421a:	71da      	strb	r2, [r3, #7]
 801421c:	e002      	b.n	8014224 <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 801421e:	68fb      	ldr	r3, [r7, #12]
 8014220:	2200      	movs	r2, #0
 8014222:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8014224:	4b07      	ldr	r3, [pc, #28]	; (8014244 <dhcp_handle_ack+0xb8>)
 8014226:	79db      	ldrb	r3, [r3, #7]
 8014228:	2b00      	cmp	r3, #0
 801422a:	d007      	beq.n	801423c <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 801422c:	4b06      	ldr	r3, [pc, #24]	; (8014248 <dhcp_handle_ack+0xbc>)
 801422e:	69db      	ldr	r3, [r3, #28]
 8014230:	4618      	mov	r0, r3
 8014232:	f7f8 f854 	bl	800c2de <lwip_htonl>
 8014236:	4602      	mov	r2, r0
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	625a      	str	r2, [r3, #36]	; 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 801423c:	bf00      	nop
 801423e:	3710      	adds	r7, #16
 8014240:	46bd      	mov	sp, r7
 8014242:	bd80      	pop	{r7, pc}
 8014244:	20007164 	.word	0x20007164
 8014248:	2000716c 	.word	0x2000716c

0801424c <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 801424c:	b580      	push	{r7, lr}
 801424e:	b084      	sub	sp, #16
 8014250:	af00      	add	r7, sp, #0
 8014252:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	2b00      	cmp	r3, #0
 8014258:	d109      	bne.n	801426e <dhcp_start+0x22>
 801425a:	4b37      	ldr	r3, [pc, #220]	; (8014338 <dhcp_start+0xec>)
 801425c:	f240 22e7 	movw	r2, #743	; 0x2e7
 8014260:	4936      	ldr	r1, [pc, #216]	; (801433c <dhcp_start+0xf0>)
 8014262:	4837      	ldr	r0, [pc, #220]	; (8014340 <dhcp_start+0xf4>)
 8014264:	f004 fb38 	bl	80188d8 <iprintf>
 8014268:	f06f 030f 	mvn.w	r3, #15
 801426c:	e060      	b.n	8014330 <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8014274:	f003 0301 	and.w	r3, r3, #1
 8014278:	2b00      	cmp	r3, #0
 801427a:	d109      	bne.n	8014290 <dhcp_start+0x44>
 801427c:	4b2e      	ldr	r3, [pc, #184]	; (8014338 <dhcp_start+0xec>)
 801427e:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 8014282:	4930      	ldr	r1, [pc, #192]	; (8014344 <dhcp_start+0xf8>)
 8014284:	482e      	ldr	r0, [pc, #184]	; (8014340 <dhcp_start+0xf4>)
 8014286:	f004 fb27 	bl	80188d8 <iprintf>
 801428a:	f06f 030f 	mvn.w	r3, #15
 801428e:	e04f      	b.n	8014330 <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014294:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801429a:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 801429e:	d202      	bcs.n	80142a6 <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 80142a0:	f04f 33ff 	mov.w	r3, #4294967295
 80142a4:	e044      	b.n	8014330 <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 80142a6:	68fb      	ldr	r3, [r7, #12]
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d10d      	bne.n	80142c8 <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 80142ac:	2034      	movs	r0, #52	; 0x34
 80142ae:	f7f8 fae9 	bl	800c884 <mem_malloc>
 80142b2:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 80142b4:	68fb      	ldr	r3, [r7, #12]
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d102      	bne.n	80142c0 <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 80142ba:	f04f 33ff 	mov.w	r3, #4294967295
 80142be:	e037      	b.n	8014330 <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	68fa      	ldr	r2, [r7, #12]
 80142c4:	625a      	str	r2, [r3, #36]	; 0x24
 80142c6:	e005      	b.n	80142d4 <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	791b      	ldrb	r3, [r3, #4]
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d001      	beq.n	80142d4 <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 80142d0:	f7ff fc92 	bl	8013bf8 <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 80142d4:	2234      	movs	r2, #52	; 0x34
 80142d6:	2100      	movs	r1, #0
 80142d8:	68f8      	ldr	r0, [r7, #12]
 80142da:	f003 fdf0 	bl	8017ebe <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 80142de:	f7ff fc39 	bl	8013b54 <dhcp_inc_pcb_refcount>
 80142e2:	4603      	mov	r3, r0
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d002      	beq.n	80142ee <dhcp_start+0xa2>
    return ERR_MEM;
 80142e8:	f04f 33ff 	mov.w	r3, #4294967295
 80142ec:	e020      	b.n	8014330 <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 80142ee:	68fb      	ldr	r3, [r7, #12]
 80142f0:	2201      	movs	r2, #1
 80142f2:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80142fa:	f003 0304 	and.w	r3, r3, #4
 80142fe:	2b00      	cmp	r3, #0
 8014300:	d105      	bne.n	801430e <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 8014302:	2102      	movs	r1, #2
 8014304:	68f8      	ldr	r0, [r7, #12]
 8014306:	f000 fcc5 	bl	8014c94 <dhcp_set_state>
    return ERR_OK;
 801430a:	2300      	movs	r3, #0
 801430c:	e010      	b.n	8014330 <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 801430e:	6878      	ldr	r0, [r7, #4]
 8014310:	f000 f8bc 	bl	801448c <dhcp_discover>
 8014314:	4603      	mov	r3, r0
 8014316:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 8014318:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801431c:	2b00      	cmp	r3, #0
 801431e:	d005      	beq.n	801432c <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 8014320:	6878      	ldr	r0, [r7, #4]
 8014322:	f000 fc1d 	bl	8014b60 <dhcp_release_and_stop>
    return ERR_MEM;
 8014326:	f04f 33ff 	mov.w	r3, #4294967295
 801432a:	e001      	b.n	8014330 <dhcp_start+0xe4>
  }
  return result;
 801432c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8014330:	4618      	mov	r0, r3
 8014332:	3710      	adds	r7, #16
 8014334:	46bd      	mov	sp, r7
 8014336:	bd80      	pop	{r7, pc}
 8014338:	0801fef4 	.word	0x0801fef4
 801433c:	0801ffd8 	.word	0x0801ffd8
 8014340:	0801ff54 	.word	0x0801ff54
 8014344:	0802001c 	.word	0x0802001c

08014348 <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 8014348:	b580      	push	{r7, lr}
 801434a:	b084      	sub	sp, #16
 801434c:	af00      	add	r7, sp, #0
 801434e:	6078      	str	r0, [r7, #4]
 8014350:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	2b00      	cmp	r3, #0
 8014356:	d107      	bne.n	8014368 <dhcp_arp_reply+0x20>
 8014358:	4b0e      	ldr	r3, [pc, #56]	; (8014394 <dhcp_arp_reply+0x4c>)
 801435a:	f240 328b 	movw	r2, #907	; 0x38b
 801435e:	490e      	ldr	r1, [pc, #56]	; (8014398 <dhcp_arp_reply+0x50>)
 8014360:	480e      	ldr	r0, [pc, #56]	; (801439c <dhcp_arp_reply+0x54>)
 8014362:	f004 fab9 	bl	80188d8 <iprintf>
 8014366:	e012      	b.n	801438e <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801436c:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 801436e:	68fb      	ldr	r3, [r7, #12]
 8014370:	2b00      	cmp	r3, #0
 8014372:	d00c      	beq.n	801438e <dhcp_arp_reply+0x46>
 8014374:	68fb      	ldr	r3, [r7, #12]
 8014376:	795b      	ldrb	r3, [r3, #5]
 8014378:	2b08      	cmp	r3, #8
 801437a:	d108      	bne.n	801438e <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 801437c:	683b      	ldr	r3, [r7, #0]
 801437e:	681a      	ldr	r2, [r3, #0]
 8014380:	68fb      	ldr	r3, [r7, #12]
 8014382:	69db      	ldr	r3, [r3, #28]
 8014384:	429a      	cmp	r2, r3
 8014386:	d102      	bne.n	801438e <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 8014388:	6878      	ldr	r0, [r7, #4]
 801438a:	f000 f809 	bl	80143a0 <dhcp_decline>
    }
  }
}
 801438e:	3710      	adds	r7, #16
 8014390:	46bd      	mov	sp, r7
 8014392:	bd80      	pop	{r7, pc}
 8014394:	0801fef4 	.word	0x0801fef4
 8014398:	0801ffd8 	.word	0x0801ffd8
 801439c:	0801ff54 	.word	0x0801ff54

080143a0 <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 80143a0:	b5b0      	push	{r4, r5, r7, lr}
 80143a2:	b08a      	sub	sp, #40	; 0x28
 80143a4:	af02      	add	r7, sp, #8
 80143a6:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80143ac:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 80143ae:	210c      	movs	r1, #12
 80143b0:	69b8      	ldr	r0, [r7, #24]
 80143b2:	f000 fc6f 	bl	8014c94 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 80143b6:	f107 030c 	add.w	r3, r7, #12
 80143ba:	2204      	movs	r2, #4
 80143bc:	69b9      	ldr	r1, [r7, #24]
 80143be:	6878      	ldr	r0, [r7, #4]
 80143c0:	f001 f8f2 	bl	80155a8 <dhcp_create_msg>
 80143c4:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 80143c6:	697b      	ldr	r3, [r7, #20]
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	d035      	beq.n	8014438 <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80143cc:	697b      	ldr	r3, [r7, #20]
 80143ce:	685b      	ldr	r3, [r3, #4]
 80143d0:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80143d2:	89b8      	ldrh	r0, [r7, #12]
 80143d4:	693b      	ldr	r3, [r7, #16]
 80143d6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80143da:	2304      	movs	r3, #4
 80143dc:	2232      	movs	r2, #50	; 0x32
 80143de:	f000 fc73 	bl	8014cc8 <dhcp_option>
 80143e2:	4603      	mov	r3, r0
 80143e4:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80143e6:	89bc      	ldrh	r4, [r7, #12]
 80143e8:	693b      	ldr	r3, [r7, #16]
 80143ea:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 80143ee:	69bb      	ldr	r3, [r7, #24]
 80143f0:	69db      	ldr	r3, [r3, #28]
 80143f2:	4618      	mov	r0, r3
 80143f4:	f7f7 ff73 	bl	800c2de <lwip_htonl>
 80143f8:	4603      	mov	r3, r0
 80143fa:	461a      	mov	r2, r3
 80143fc:	4629      	mov	r1, r5
 80143fe:	4620      	mov	r0, r4
 8014400:	f000 fcee 	bl	8014de0 <dhcp_option_long>
 8014404:	4603      	mov	r3, r0
 8014406:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014408:	89b8      	ldrh	r0, [r7, #12]
 801440a:	693b      	ldr	r3, [r7, #16]
 801440c:	33f0      	adds	r3, #240	; 0xf0
 801440e:	697a      	ldr	r2, [r7, #20]
 8014410:	4619      	mov	r1, r3
 8014412:	f001 f99f 	bl	8015754 <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8014416:	4b19      	ldr	r3, [pc, #100]	; (801447c <dhcp_decline+0xdc>)
 8014418:	6818      	ldr	r0, [r3, #0]
 801441a:	4b19      	ldr	r3, [pc, #100]	; (8014480 <dhcp_decline+0xe0>)
 801441c:	9301      	str	r3, [sp, #4]
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	9300      	str	r3, [sp, #0]
 8014422:	2343      	movs	r3, #67	; 0x43
 8014424:	4a17      	ldr	r2, [pc, #92]	; (8014484 <dhcp_decline+0xe4>)
 8014426:	6979      	ldr	r1, [r7, #20]
 8014428:	f7ff f90e 	bl	8013648 <udp_sendto_if_src>
 801442c:	4603      	mov	r3, r0
 801442e:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8014430:	6978      	ldr	r0, [r7, #20]
 8014432:	f7f9 f9d7 	bl	800d7e4 <pbuf_free>
 8014436:	e001      	b.n	801443c <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8014438:	23ff      	movs	r3, #255	; 0xff
 801443a:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801443c:	69bb      	ldr	r3, [r7, #24]
 801443e:	799b      	ldrb	r3, [r3, #6]
 8014440:	2bff      	cmp	r3, #255	; 0xff
 8014442:	d005      	beq.n	8014450 <dhcp_decline+0xb0>
    dhcp->tries++;
 8014444:	69bb      	ldr	r3, [r7, #24]
 8014446:	799b      	ldrb	r3, [r3, #6]
 8014448:	3301      	adds	r3, #1
 801444a:	b2da      	uxtb	r2, r3
 801444c:	69bb      	ldr	r3, [r7, #24]
 801444e:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 8014450:	f242 7310 	movw	r3, #10000	; 0x2710
 8014454:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8014456:	89fb      	ldrh	r3, [r7, #14]
 8014458:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801445c:	4a0a      	ldr	r2, [pc, #40]	; (8014488 <dhcp_decline+0xe8>)
 801445e:	fb82 1203 	smull	r1, r2, r2, r3
 8014462:	1152      	asrs	r2, r2, #5
 8014464:	17db      	asrs	r3, r3, #31
 8014466:	1ad3      	subs	r3, r2, r3
 8014468:	b29a      	uxth	r2, r3
 801446a:	69bb      	ldr	r3, [r7, #24]
 801446c:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801446e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014472:	4618      	mov	r0, r3
 8014474:	3720      	adds	r7, #32
 8014476:	46bd      	mov	sp, r7
 8014478:	bdb0      	pop	{r4, r5, r7, pc}
 801447a:	bf00      	nop
 801447c:	200004d4 	.word	0x200004d4
 8014480:	08020a60 	.word	0x08020a60
 8014484:	08020a64 	.word	0x08020a64
 8014488:	10624dd3 	.word	0x10624dd3

0801448c <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 801448c:	b580      	push	{r7, lr}
 801448e:	b08a      	sub	sp, #40	; 0x28
 8014490:	af02      	add	r7, sp, #8
 8014492:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014498:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 801449a:	2300      	movs	r3, #0
 801449c:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801449e:	69bb      	ldr	r3, [r7, #24]
 80144a0:	2200      	movs	r2, #0
 80144a2:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 80144a4:	2106      	movs	r1, #6
 80144a6:	69b8      	ldr	r0, [r7, #24]
 80144a8:	f000 fbf4 	bl	8014c94 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 80144ac:	f107 0308 	add.w	r3, r7, #8
 80144b0:	2201      	movs	r2, #1
 80144b2:	69b9      	ldr	r1, [r7, #24]
 80144b4:	6878      	ldr	r0, [r7, #4]
 80144b6:	f001 f877 	bl	80155a8 <dhcp_create_msg>
 80144ba:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 80144bc:	693b      	ldr	r3, [r7, #16]
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d04b      	beq.n	801455a <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80144c2:	693b      	ldr	r3, [r7, #16]
 80144c4:	685b      	ldr	r3, [r3, #4]
 80144c6:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80144c8:	8938      	ldrh	r0, [r7, #8]
 80144ca:	68fb      	ldr	r3, [r7, #12]
 80144cc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80144d0:	2302      	movs	r3, #2
 80144d2:	2239      	movs	r2, #57	; 0x39
 80144d4:	f000 fbf8 	bl	8014cc8 <dhcp_option>
 80144d8:	4603      	mov	r3, r0
 80144da:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80144dc:	8938      	ldrh	r0, [r7, #8]
 80144de:	68fb      	ldr	r3, [r7, #12]
 80144e0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80144e8:	461a      	mov	r2, r3
 80144ea:	f000 fc47 	bl	8014d7c <dhcp_option_short>
 80144ee:	4603      	mov	r3, r0
 80144f0:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80144f2:	8938      	ldrh	r0, [r7, #8]
 80144f4:	68fb      	ldr	r3, [r7, #12]
 80144f6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80144fa:	2303      	movs	r3, #3
 80144fc:	2237      	movs	r2, #55	; 0x37
 80144fe:	f000 fbe3 	bl	8014cc8 <dhcp_option>
 8014502:	4603      	mov	r3, r0
 8014504:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014506:	2300      	movs	r3, #0
 8014508:	77fb      	strb	r3, [r7, #31]
 801450a:	e00e      	b.n	801452a <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801450c:	8938      	ldrh	r0, [r7, #8]
 801450e:	68fb      	ldr	r3, [r7, #12]
 8014510:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014514:	7ffb      	ldrb	r3, [r7, #31]
 8014516:	4a29      	ldr	r2, [pc, #164]	; (80145bc <dhcp_discover+0x130>)
 8014518:	5cd3      	ldrb	r3, [r2, r3]
 801451a:	461a      	mov	r2, r3
 801451c:	f000 fc08 	bl	8014d30 <dhcp_option_byte>
 8014520:	4603      	mov	r3, r0
 8014522:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014524:	7ffb      	ldrb	r3, [r7, #31]
 8014526:	3301      	adds	r3, #1
 8014528:	77fb      	strb	r3, [r7, #31]
 801452a:	7ffb      	ldrb	r3, [r7, #31]
 801452c:	2b02      	cmp	r3, #2
 801452e:	d9ed      	bls.n	801450c <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014530:	8938      	ldrh	r0, [r7, #8]
 8014532:	68fb      	ldr	r3, [r7, #12]
 8014534:	33f0      	adds	r3, #240	; 0xf0
 8014536:	693a      	ldr	r2, [r7, #16]
 8014538:	4619      	mov	r1, r3
 801453a:	f001 f90b 	bl	8015754 <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801453e:	4b20      	ldr	r3, [pc, #128]	; (80145c0 <dhcp_discover+0x134>)
 8014540:	6818      	ldr	r0, [r3, #0]
 8014542:	4b20      	ldr	r3, [pc, #128]	; (80145c4 <dhcp_discover+0x138>)
 8014544:	9301      	str	r3, [sp, #4]
 8014546:	687b      	ldr	r3, [r7, #4]
 8014548:	9300      	str	r3, [sp, #0]
 801454a:	2343      	movs	r3, #67	; 0x43
 801454c:	4a1e      	ldr	r2, [pc, #120]	; (80145c8 <dhcp_discover+0x13c>)
 801454e:	6939      	ldr	r1, [r7, #16]
 8014550:	f7ff f87a 	bl	8013648 <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 8014554:	6938      	ldr	r0, [r7, #16]
 8014556:	f7f9 f945 	bl	800d7e4 <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 801455a:	69bb      	ldr	r3, [r7, #24]
 801455c:	799b      	ldrb	r3, [r3, #6]
 801455e:	2bff      	cmp	r3, #255	; 0xff
 8014560:	d005      	beq.n	801456e <dhcp_discover+0xe2>
    dhcp->tries++;
 8014562:	69bb      	ldr	r3, [r7, #24]
 8014564:	799b      	ldrb	r3, [r3, #6]
 8014566:	3301      	adds	r3, #1
 8014568:	b2da      	uxtb	r2, r3
 801456a:	69bb      	ldr	r3, [r7, #24]
 801456c:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801456e:	69bb      	ldr	r3, [r7, #24]
 8014570:	799b      	ldrb	r3, [r3, #6]
 8014572:	2b05      	cmp	r3, #5
 8014574:	d80d      	bhi.n	8014592 <dhcp_discover+0x106>
 8014576:	69bb      	ldr	r3, [r7, #24]
 8014578:	799b      	ldrb	r3, [r3, #6]
 801457a:	461a      	mov	r2, r3
 801457c:	2301      	movs	r3, #1
 801457e:	4093      	lsls	r3, r2
 8014580:	b29b      	uxth	r3, r3
 8014582:	461a      	mov	r2, r3
 8014584:	0152      	lsls	r2, r2, #5
 8014586:	1ad2      	subs	r2, r2, r3
 8014588:	0092      	lsls	r2, r2, #2
 801458a:	4413      	add	r3, r2
 801458c:	00db      	lsls	r3, r3, #3
 801458e:	b29b      	uxth	r3, r3
 8014590:	e001      	b.n	8014596 <dhcp_discover+0x10a>
 8014592:	f64e 2360 	movw	r3, #60000	; 0xea60
 8014596:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8014598:	897b      	ldrh	r3, [r7, #10]
 801459a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801459e:	4a0b      	ldr	r2, [pc, #44]	; (80145cc <dhcp_discover+0x140>)
 80145a0:	fb82 1203 	smull	r1, r2, r2, r3
 80145a4:	1152      	asrs	r2, r2, #5
 80145a6:	17db      	asrs	r3, r3, #31
 80145a8:	1ad3      	subs	r3, r2, r3
 80145aa:	b29a      	uxth	r2, r3
 80145ac:	69bb      	ldr	r3, [r7, #24]
 80145ae:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80145b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80145b4:	4618      	mov	r0, r3
 80145b6:	3720      	adds	r7, #32
 80145b8:	46bd      	mov	sp, r7
 80145ba:	bd80      	pop	{r7, pc}
 80145bc:	20000070 	.word	0x20000070
 80145c0:	200004d4 	.word	0x200004d4
 80145c4:	08020a60 	.word	0x08020a60
 80145c8:	08020a64 	.word	0x08020a64
 80145cc:	10624dd3 	.word	0x10624dd3

080145d0 <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 80145d0:	b580      	push	{r7, lr}
 80145d2:	b088      	sub	sp, #32
 80145d4:	af00      	add	r7, sp, #0
 80145d6:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 80145d8:	687b      	ldr	r3, [r7, #4]
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d107      	bne.n	80145ee <dhcp_bind+0x1e>
 80145de:	4b64      	ldr	r3, [pc, #400]	; (8014770 <dhcp_bind+0x1a0>)
 80145e0:	f240 4215 	movw	r2, #1045	; 0x415
 80145e4:	4963      	ldr	r1, [pc, #396]	; (8014774 <dhcp_bind+0x1a4>)
 80145e6:	4864      	ldr	r0, [pc, #400]	; (8014778 <dhcp_bind+0x1a8>)
 80145e8:	f004 f976 	bl	80188d8 <iprintf>
 80145ec:	e0bc      	b.n	8014768 <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80145f2:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 80145f4:	69bb      	ldr	r3, [r7, #24]
 80145f6:	2b00      	cmp	r3, #0
 80145f8:	d107      	bne.n	801460a <dhcp_bind+0x3a>
 80145fa:	4b5d      	ldr	r3, [pc, #372]	; (8014770 <dhcp_bind+0x1a0>)
 80145fc:	f240 4217 	movw	r2, #1047	; 0x417
 8014600:	495e      	ldr	r1, [pc, #376]	; (801477c <dhcp_bind+0x1ac>)
 8014602:	485d      	ldr	r0, [pc, #372]	; (8014778 <dhcp_bind+0x1a8>)
 8014604:	f004 f968 	bl	80188d8 <iprintf>
 8014608:	e0ae      	b.n	8014768 <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 801460a:	69bb      	ldr	r3, [r7, #24]
 801460c:	2200      	movs	r2, #0
 801460e:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 8014610:	69bb      	ldr	r3, [r7, #24]
 8014612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014618:	d019      	beq.n	801464e <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801461a:	69bb      	ldr	r3, [r7, #24]
 801461c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801461e:	331e      	adds	r3, #30
 8014620:	4a57      	ldr	r2, [pc, #348]	; (8014780 <dhcp_bind+0x1b0>)
 8014622:	fba2 2303 	umull	r2, r3, r2, r3
 8014626:	095b      	lsrs	r3, r3, #5
 8014628:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 801462a:	69fb      	ldr	r3, [r7, #28]
 801462c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014630:	d302      	bcc.n	8014638 <dhcp_bind+0x68>
      timeout = 0xffff;
 8014632:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014636:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 8014638:	69fb      	ldr	r3, [r7, #28]
 801463a:	b29a      	uxth	r2, r3
 801463c:	69bb      	ldr	r3, [r7, #24]
 801463e:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 8014640:	69bb      	ldr	r3, [r7, #24]
 8014642:	8a9b      	ldrh	r3, [r3, #20]
 8014644:	2b00      	cmp	r3, #0
 8014646:	d102      	bne.n	801464e <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 8014648:	69bb      	ldr	r3, [r7, #24]
 801464a:	2201      	movs	r2, #1
 801464c:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801464e:	69bb      	ldr	r3, [r7, #24]
 8014650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014656:	d01d      	beq.n	8014694 <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8014658:	69bb      	ldr	r3, [r7, #24]
 801465a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801465c:	331e      	adds	r3, #30
 801465e:	4a48      	ldr	r2, [pc, #288]	; (8014780 <dhcp_bind+0x1b0>)
 8014660:	fba2 2303 	umull	r2, r3, r2, r3
 8014664:	095b      	lsrs	r3, r3, #5
 8014666:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8014668:	69fb      	ldr	r3, [r7, #28]
 801466a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801466e:	d302      	bcc.n	8014676 <dhcp_bind+0xa6>
      timeout = 0xffff;
 8014670:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014674:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 8014676:	69fb      	ldr	r3, [r7, #28]
 8014678:	b29a      	uxth	r2, r3
 801467a:	69bb      	ldr	r3, [r7, #24]
 801467c:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 801467e:	69bb      	ldr	r3, [r7, #24]
 8014680:	895b      	ldrh	r3, [r3, #10]
 8014682:	2b00      	cmp	r3, #0
 8014684:	d102      	bne.n	801468c <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 8014686:	69bb      	ldr	r3, [r7, #24]
 8014688:	2201      	movs	r2, #1
 801468a:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 801468c:	69bb      	ldr	r3, [r7, #24]
 801468e:	895a      	ldrh	r2, [r3, #10]
 8014690:	69bb      	ldr	r3, [r7, #24]
 8014692:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 8014694:	69bb      	ldr	r3, [r7, #24]
 8014696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014698:	f1b3 3fff 	cmp.w	r3, #4294967295
 801469c:	d01d      	beq.n	80146da <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801469e:	69bb      	ldr	r3, [r7, #24]
 80146a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80146a2:	331e      	adds	r3, #30
 80146a4:	4a36      	ldr	r2, [pc, #216]	; (8014780 <dhcp_bind+0x1b0>)
 80146a6:	fba2 2303 	umull	r2, r3, r2, r3
 80146aa:	095b      	lsrs	r3, r3, #5
 80146ac:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 80146ae:	69fb      	ldr	r3, [r7, #28]
 80146b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80146b4:	d302      	bcc.n	80146bc <dhcp_bind+0xec>
      timeout = 0xffff;
 80146b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80146ba:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 80146bc:	69fb      	ldr	r3, [r7, #28]
 80146be:	b29a      	uxth	r2, r3
 80146c0:	69bb      	ldr	r3, [r7, #24]
 80146c2:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 80146c4:	69bb      	ldr	r3, [r7, #24]
 80146c6:	899b      	ldrh	r3, [r3, #12]
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	d102      	bne.n	80146d2 <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 80146cc:	69bb      	ldr	r3, [r7, #24]
 80146ce:	2201      	movs	r2, #1
 80146d0:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 80146d2:	69bb      	ldr	r3, [r7, #24]
 80146d4:	899a      	ldrh	r2, [r3, #12]
 80146d6:	69bb      	ldr	r3, [r7, #24]
 80146d8:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 80146da:	69bb      	ldr	r3, [r7, #24]
 80146dc:	895a      	ldrh	r2, [r3, #10]
 80146de:	69bb      	ldr	r3, [r7, #24]
 80146e0:	899b      	ldrh	r3, [r3, #12]
 80146e2:	429a      	cmp	r2, r3
 80146e4:	d306      	bcc.n	80146f4 <dhcp_bind+0x124>
 80146e6:	69bb      	ldr	r3, [r7, #24]
 80146e8:	899b      	ldrh	r3, [r3, #12]
 80146ea:	2b00      	cmp	r3, #0
 80146ec:	d002      	beq.n	80146f4 <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 80146ee:	69bb      	ldr	r3, [r7, #24]
 80146f0:	2200      	movs	r2, #0
 80146f2:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 80146f4:	69bb      	ldr	r3, [r7, #24]
 80146f6:	79db      	ldrb	r3, [r3, #7]
 80146f8:	2b00      	cmp	r3, #0
 80146fa:	d003      	beq.n	8014704 <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 80146fc:	69bb      	ldr	r3, [r7, #24]
 80146fe:	6a1b      	ldr	r3, [r3, #32]
 8014700:	613b      	str	r3, [r7, #16]
 8014702:	e014      	b.n	801472e <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 8014704:	69bb      	ldr	r3, [r7, #24]
 8014706:	331c      	adds	r3, #28
 8014708:	781b      	ldrb	r3, [r3, #0]
 801470a:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 801470c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014710:	2b00      	cmp	r3, #0
 8014712:	db02      	blt.n	801471a <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 8014714:	23ff      	movs	r3, #255	; 0xff
 8014716:	613b      	str	r3, [r7, #16]
 8014718:	e009      	b.n	801472e <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 801471a:	7dfb      	ldrb	r3, [r7, #23]
 801471c:	2bbf      	cmp	r3, #191	; 0xbf
 801471e:	d903      	bls.n	8014728 <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 8014720:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8014724:	613b      	str	r3, [r7, #16]
 8014726:	e002      	b.n	801472e <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 8014728:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801472c:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 801472e:	69bb      	ldr	r3, [r7, #24]
 8014730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014732:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 8014734:	68fb      	ldr	r3, [r7, #12]
 8014736:	2b00      	cmp	r3, #0
 8014738:	d108      	bne.n	801474c <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 801473a:	69bb      	ldr	r3, [r7, #24]
 801473c:	69da      	ldr	r2, [r3, #28]
 801473e:	693b      	ldr	r3, [r7, #16]
 8014740:	4013      	ands	r3, r2
 8014742:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801474a:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 801474c:	210a      	movs	r1, #10
 801474e:	69b8      	ldr	r0, [r7, #24]
 8014750:	f000 faa0 	bl	8014c94 <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 8014754:	69bb      	ldr	r3, [r7, #24]
 8014756:	f103 011c 	add.w	r1, r3, #28
 801475a:	f107 030c 	add.w	r3, r7, #12
 801475e:	f107 0210 	add.w	r2, r7, #16
 8014762:	6878      	ldr	r0, [r7, #4]
 8014764:	f7f8 fbea 	bl	800cf3c <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 8014768:	3720      	adds	r7, #32
 801476a:	46bd      	mov	sp, r7
 801476c:	bd80      	pop	{r7, pc}
 801476e:	bf00      	nop
 8014770:	0801fef4 	.word	0x0801fef4
 8014774:	08020054 	.word	0x08020054
 8014778:	0801ff54 	.word	0x0801ff54
 801477c:	08020070 	.word	0x08020070
 8014780:	88888889 	.word	0x88888889

08014784 <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 8014784:	b580      	push	{r7, lr}
 8014786:	b08a      	sub	sp, #40	; 0x28
 8014788:	af02      	add	r7, sp, #8
 801478a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801478c:	687b      	ldr	r3, [r7, #4]
 801478e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014790:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 8014792:	2105      	movs	r1, #5
 8014794:	69b8      	ldr	r0, [r7, #24]
 8014796:	f000 fa7d 	bl	8014c94 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801479a:	f107 030c 	add.w	r3, r7, #12
 801479e:	2203      	movs	r2, #3
 80147a0:	69b9      	ldr	r1, [r7, #24]
 80147a2:	6878      	ldr	r0, [r7, #4]
 80147a4:	f000 ff00 	bl	80155a8 <dhcp_create_msg>
 80147a8:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 80147aa:	697b      	ldr	r3, [r7, #20]
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d04e      	beq.n	801484e <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80147b0:	697b      	ldr	r3, [r7, #20]
 80147b2:	685b      	ldr	r3, [r3, #4]
 80147b4:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80147b6:	89b8      	ldrh	r0, [r7, #12]
 80147b8:	693b      	ldr	r3, [r7, #16]
 80147ba:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80147be:	2302      	movs	r3, #2
 80147c0:	2239      	movs	r2, #57	; 0x39
 80147c2:	f000 fa81 	bl	8014cc8 <dhcp_option>
 80147c6:	4603      	mov	r3, r0
 80147c8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80147ca:	89b8      	ldrh	r0, [r7, #12]
 80147cc:	693b      	ldr	r3, [r7, #16]
 80147ce:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80147d6:	461a      	mov	r2, r3
 80147d8:	f000 fad0 	bl	8014d7c <dhcp_option_short>
 80147dc:	4603      	mov	r3, r0
 80147de:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80147e0:	89b8      	ldrh	r0, [r7, #12]
 80147e2:	693b      	ldr	r3, [r7, #16]
 80147e4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80147e8:	2303      	movs	r3, #3
 80147ea:	2237      	movs	r2, #55	; 0x37
 80147ec:	f000 fa6c 	bl	8014cc8 <dhcp_option>
 80147f0:	4603      	mov	r3, r0
 80147f2:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80147f4:	2300      	movs	r3, #0
 80147f6:	77bb      	strb	r3, [r7, #30]
 80147f8:	e00e      	b.n	8014818 <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80147fa:	89b8      	ldrh	r0, [r7, #12]
 80147fc:	693b      	ldr	r3, [r7, #16]
 80147fe:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014802:	7fbb      	ldrb	r3, [r7, #30]
 8014804:	4a2a      	ldr	r2, [pc, #168]	; (80148b0 <dhcp_renew+0x12c>)
 8014806:	5cd3      	ldrb	r3, [r2, r3]
 8014808:	461a      	mov	r2, r3
 801480a:	f000 fa91 	bl	8014d30 <dhcp_option_byte>
 801480e:	4603      	mov	r3, r0
 8014810:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014812:	7fbb      	ldrb	r3, [r7, #30]
 8014814:	3301      	adds	r3, #1
 8014816:	77bb      	strb	r3, [r7, #30]
 8014818:	7fbb      	ldrb	r3, [r7, #30]
 801481a:	2b02      	cmp	r3, #2
 801481c:	d9ed      	bls.n	80147fa <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801481e:	89b8      	ldrh	r0, [r7, #12]
 8014820:	693b      	ldr	r3, [r7, #16]
 8014822:	33f0      	adds	r3, #240	; 0xf0
 8014824:	697a      	ldr	r2, [r7, #20]
 8014826:	4619      	mov	r1, r3
 8014828:	f000 ff94 	bl	8015754 <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801482c:	4b21      	ldr	r3, [pc, #132]	; (80148b4 <dhcp_renew+0x130>)
 801482e:	6818      	ldr	r0, [r3, #0]
 8014830:	69bb      	ldr	r3, [r7, #24]
 8014832:	f103 0218 	add.w	r2, r3, #24
 8014836:	687b      	ldr	r3, [r7, #4]
 8014838:	9300      	str	r3, [sp, #0]
 801483a:	2343      	movs	r3, #67	; 0x43
 801483c:	6979      	ldr	r1, [r7, #20]
 801483e:	f7fe fe8f 	bl	8013560 <udp_sendto_if>
 8014842:	4603      	mov	r3, r0
 8014844:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8014846:	6978      	ldr	r0, [r7, #20]
 8014848:	f7f8 ffcc 	bl	800d7e4 <pbuf_free>
 801484c:	e001      	b.n	8014852 <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801484e:	23ff      	movs	r3, #255	; 0xff
 8014850:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8014852:	69bb      	ldr	r3, [r7, #24]
 8014854:	799b      	ldrb	r3, [r3, #6]
 8014856:	2bff      	cmp	r3, #255	; 0xff
 8014858:	d005      	beq.n	8014866 <dhcp_renew+0xe2>
    dhcp->tries++;
 801485a:	69bb      	ldr	r3, [r7, #24]
 801485c:	799b      	ldrb	r3, [r3, #6]
 801485e:	3301      	adds	r3, #1
 8014860:	b2da      	uxtb	r2, r3
 8014862:	69bb      	ldr	r3, [r7, #24]
 8014864:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 8014866:	69bb      	ldr	r3, [r7, #24]
 8014868:	799b      	ldrb	r3, [r3, #6]
 801486a:	2b09      	cmp	r3, #9
 801486c:	d80a      	bhi.n	8014884 <dhcp_renew+0x100>
 801486e:	69bb      	ldr	r3, [r7, #24]
 8014870:	799b      	ldrb	r3, [r3, #6]
 8014872:	b29b      	uxth	r3, r3
 8014874:	461a      	mov	r2, r3
 8014876:	0152      	lsls	r2, r2, #5
 8014878:	1ad2      	subs	r2, r2, r3
 801487a:	0092      	lsls	r2, r2, #2
 801487c:	4413      	add	r3, r2
 801487e:	011b      	lsls	r3, r3, #4
 8014880:	b29b      	uxth	r3, r3
 8014882:	e001      	b.n	8014888 <dhcp_renew+0x104>
 8014884:	f644 6320 	movw	r3, #20000	; 0x4e20
 8014888:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801488a:	89fb      	ldrh	r3, [r7, #14]
 801488c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014890:	4a09      	ldr	r2, [pc, #36]	; (80148b8 <dhcp_renew+0x134>)
 8014892:	fb82 1203 	smull	r1, r2, r2, r3
 8014896:	1152      	asrs	r2, r2, #5
 8014898:	17db      	asrs	r3, r3, #31
 801489a:	1ad3      	subs	r3, r2, r3
 801489c:	b29a      	uxth	r2, r3
 801489e:	69bb      	ldr	r3, [r7, #24]
 80148a0:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80148a2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80148a6:	4618      	mov	r0, r3
 80148a8:	3720      	adds	r7, #32
 80148aa:	46bd      	mov	sp, r7
 80148ac:	bd80      	pop	{r7, pc}
 80148ae:	bf00      	nop
 80148b0:	20000070 	.word	0x20000070
 80148b4:	200004d4 	.word	0x200004d4
 80148b8:	10624dd3 	.word	0x10624dd3

080148bc <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 80148bc:	b580      	push	{r7, lr}
 80148be:	b08a      	sub	sp, #40	; 0x28
 80148c0:	af02      	add	r7, sp, #8
 80148c2:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148c8:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 80148ca:	2104      	movs	r1, #4
 80148cc:	69b8      	ldr	r0, [r7, #24]
 80148ce:	f000 f9e1 	bl	8014c94 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 80148d2:	f107 030c 	add.w	r3, r7, #12
 80148d6:	2203      	movs	r2, #3
 80148d8:	69b9      	ldr	r1, [r7, #24]
 80148da:	6878      	ldr	r0, [r7, #4]
 80148dc:	f000 fe64 	bl	80155a8 <dhcp_create_msg>
 80148e0:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 80148e2:	697b      	ldr	r3, [r7, #20]
 80148e4:	2b00      	cmp	r3, #0
 80148e6:	d04c      	beq.n	8014982 <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80148e8:	697b      	ldr	r3, [r7, #20]
 80148ea:	685b      	ldr	r3, [r3, #4]
 80148ec:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80148ee:	89b8      	ldrh	r0, [r7, #12]
 80148f0:	693b      	ldr	r3, [r7, #16]
 80148f2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80148f6:	2302      	movs	r3, #2
 80148f8:	2239      	movs	r2, #57	; 0x39
 80148fa:	f000 f9e5 	bl	8014cc8 <dhcp_option>
 80148fe:	4603      	mov	r3, r0
 8014900:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8014902:	89b8      	ldrh	r0, [r7, #12]
 8014904:	693b      	ldr	r3, [r7, #16]
 8014906:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801490e:	461a      	mov	r2, r3
 8014910:	f000 fa34 	bl	8014d7c <dhcp_option_short>
 8014914:	4603      	mov	r3, r0
 8014916:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8014918:	89b8      	ldrh	r0, [r7, #12]
 801491a:	693b      	ldr	r3, [r7, #16]
 801491c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014920:	2303      	movs	r3, #3
 8014922:	2237      	movs	r2, #55	; 0x37
 8014924:	f000 f9d0 	bl	8014cc8 <dhcp_option>
 8014928:	4603      	mov	r3, r0
 801492a:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801492c:	2300      	movs	r3, #0
 801492e:	77bb      	strb	r3, [r7, #30]
 8014930:	e00e      	b.n	8014950 <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8014932:	89b8      	ldrh	r0, [r7, #12]
 8014934:	693b      	ldr	r3, [r7, #16]
 8014936:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801493a:	7fbb      	ldrb	r3, [r7, #30]
 801493c:	4a29      	ldr	r2, [pc, #164]	; (80149e4 <dhcp_rebind+0x128>)
 801493e:	5cd3      	ldrb	r3, [r2, r3]
 8014940:	461a      	mov	r2, r3
 8014942:	f000 f9f5 	bl	8014d30 <dhcp_option_byte>
 8014946:	4603      	mov	r3, r0
 8014948:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801494a:	7fbb      	ldrb	r3, [r7, #30]
 801494c:	3301      	adds	r3, #1
 801494e:	77bb      	strb	r3, [r7, #30]
 8014950:	7fbb      	ldrb	r3, [r7, #30]
 8014952:	2b02      	cmp	r3, #2
 8014954:	d9ed      	bls.n	8014932 <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014956:	89b8      	ldrh	r0, [r7, #12]
 8014958:	693b      	ldr	r3, [r7, #16]
 801495a:	33f0      	adds	r3, #240	; 0xf0
 801495c:	697a      	ldr	r2, [r7, #20]
 801495e:	4619      	mov	r1, r3
 8014960:	f000 fef8 	bl	8015754 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8014964:	4b20      	ldr	r3, [pc, #128]	; (80149e8 <dhcp_rebind+0x12c>)
 8014966:	6818      	ldr	r0, [r3, #0]
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	9300      	str	r3, [sp, #0]
 801496c:	2343      	movs	r3, #67	; 0x43
 801496e:	4a1f      	ldr	r2, [pc, #124]	; (80149ec <dhcp_rebind+0x130>)
 8014970:	6979      	ldr	r1, [r7, #20]
 8014972:	f7fe fdf5 	bl	8013560 <udp_sendto_if>
 8014976:	4603      	mov	r3, r0
 8014978:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801497a:	6978      	ldr	r0, [r7, #20]
 801497c:	f7f8 ff32 	bl	800d7e4 <pbuf_free>
 8014980:	e001      	b.n	8014986 <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8014982:	23ff      	movs	r3, #255	; 0xff
 8014984:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8014986:	69bb      	ldr	r3, [r7, #24]
 8014988:	799b      	ldrb	r3, [r3, #6]
 801498a:	2bff      	cmp	r3, #255	; 0xff
 801498c:	d005      	beq.n	801499a <dhcp_rebind+0xde>
    dhcp->tries++;
 801498e:	69bb      	ldr	r3, [r7, #24]
 8014990:	799b      	ldrb	r3, [r3, #6]
 8014992:	3301      	adds	r3, #1
 8014994:	b2da      	uxtb	r2, r3
 8014996:	69bb      	ldr	r3, [r7, #24]
 8014998:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801499a:	69bb      	ldr	r3, [r7, #24]
 801499c:	799b      	ldrb	r3, [r3, #6]
 801499e:	2b09      	cmp	r3, #9
 80149a0:	d80a      	bhi.n	80149b8 <dhcp_rebind+0xfc>
 80149a2:	69bb      	ldr	r3, [r7, #24]
 80149a4:	799b      	ldrb	r3, [r3, #6]
 80149a6:	b29b      	uxth	r3, r3
 80149a8:	461a      	mov	r2, r3
 80149aa:	0152      	lsls	r2, r2, #5
 80149ac:	1ad2      	subs	r2, r2, r3
 80149ae:	0092      	lsls	r2, r2, #2
 80149b0:	4413      	add	r3, r2
 80149b2:	00db      	lsls	r3, r3, #3
 80149b4:	b29b      	uxth	r3, r3
 80149b6:	e001      	b.n	80149bc <dhcp_rebind+0x100>
 80149b8:	f242 7310 	movw	r3, #10000	; 0x2710
 80149bc:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80149be:	89fb      	ldrh	r3, [r7, #14]
 80149c0:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 80149c4:	4a0a      	ldr	r2, [pc, #40]	; (80149f0 <dhcp_rebind+0x134>)
 80149c6:	fb82 1203 	smull	r1, r2, r2, r3
 80149ca:	1152      	asrs	r2, r2, #5
 80149cc:	17db      	asrs	r3, r3, #31
 80149ce:	1ad3      	subs	r3, r2, r3
 80149d0:	b29a      	uxth	r2, r3
 80149d2:	69bb      	ldr	r3, [r7, #24]
 80149d4:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80149d6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80149da:	4618      	mov	r0, r3
 80149dc:	3720      	adds	r7, #32
 80149de:	46bd      	mov	sp, r7
 80149e0:	bd80      	pop	{r7, pc}
 80149e2:	bf00      	nop
 80149e4:	20000070 	.word	0x20000070
 80149e8:	200004d4 	.word	0x200004d4
 80149ec:	08020a64 	.word	0x08020a64
 80149f0:	10624dd3 	.word	0x10624dd3

080149f4 <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 80149f4:	b5b0      	push	{r4, r5, r7, lr}
 80149f6:	b08a      	sub	sp, #40	; 0x28
 80149f8:	af02      	add	r7, sp, #8
 80149fa:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014a00:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 8014a02:	2103      	movs	r1, #3
 8014a04:	69b8      	ldr	r0, [r7, #24]
 8014a06:	f000 f945 	bl	8014c94 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8014a0a:	f107 030c 	add.w	r3, r7, #12
 8014a0e:	2203      	movs	r2, #3
 8014a10:	69b9      	ldr	r1, [r7, #24]
 8014a12:	6878      	ldr	r0, [r7, #4]
 8014a14:	f000 fdc8 	bl	80155a8 <dhcp_create_msg>
 8014a18:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8014a1a:	697b      	ldr	r3, [r7, #20]
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	d066      	beq.n	8014aee <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8014a20:	697b      	ldr	r3, [r7, #20]
 8014a22:	685b      	ldr	r3, [r3, #4]
 8014a24:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8014a26:	89b8      	ldrh	r0, [r7, #12]
 8014a28:	693b      	ldr	r3, [r7, #16]
 8014a2a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014a2e:	2302      	movs	r3, #2
 8014a30:	2239      	movs	r2, #57	; 0x39
 8014a32:	f000 f949 	bl	8014cc8 <dhcp_option>
 8014a36:	4603      	mov	r3, r0
 8014a38:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 8014a3a:	89b8      	ldrh	r0, [r7, #12]
 8014a3c:	693b      	ldr	r3, [r7, #16]
 8014a3e:	33f0      	adds	r3, #240	; 0xf0
 8014a40:	f44f 7210 	mov.w	r2, #576	; 0x240
 8014a44:	4619      	mov	r1, r3
 8014a46:	f000 f999 	bl	8014d7c <dhcp_option_short>
 8014a4a:	4603      	mov	r3, r0
 8014a4c:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8014a4e:	89b8      	ldrh	r0, [r7, #12]
 8014a50:	693b      	ldr	r3, [r7, #16]
 8014a52:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014a56:	2304      	movs	r3, #4
 8014a58:	2232      	movs	r2, #50	; 0x32
 8014a5a:	f000 f935 	bl	8014cc8 <dhcp_option>
 8014a5e:	4603      	mov	r3, r0
 8014a60:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8014a62:	89bc      	ldrh	r4, [r7, #12]
 8014a64:	693b      	ldr	r3, [r7, #16]
 8014a66:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8014a6a:	69bb      	ldr	r3, [r7, #24]
 8014a6c:	69db      	ldr	r3, [r3, #28]
 8014a6e:	4618      	mov	r0, r3
 8014a70:	f7f7 fc35 	bl	800c2de <lwip_htonl>
 8014a74:	4603      	mov	r3, r0
 8014a76:	461a      	mov	r2, r3
 8014a78:	4629      	mov	r1, r5
 8014a7a:	4620      	mov	r0, r4
 8014a7c:	f000 f9b0 	bl	8014de0 <dhcp_option_long>
 8014a80:	4603      	mov	r3, r0
 8014a82:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8014a84:	89b8      	ldrh	r0, [r7, #12]
 8014a86:	693b      	ldr	r3, [r7, #16]
 8014a88:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014a8c:	2303      	movs	r3, #3
 8014a8e:	2237      	movs	r2, #55	; 0x37
 8014a90:	f000 f91a 	bl	8014cc8 <dhcp_option>
 8014a94:	4603      	mov	r3, r0
 8014a96:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014a98:	2300      	movs	r3, #0
 8014a9a:	77bb      	strb	r3, [r7, #30]
 8014a9c:	e00e      	b.n	8014abc <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8014a9e:	89b8      	ldrh	r0, [r7, #12]
 8014aa0:	693b      	ldr	r3, [r7, #16]
 8014aa2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014aa6:	7fbb      	ldrb	r3, [r7, #30]
 8014aa8:	4a29      	ldr	r2, [pc, #164]	; (8014b50 <dhcp_reboot+0x15c>)
 8014aaa:	5cd3      	ldrb	r3, [r2, r3]
 8014aac:	461a      	mov	r2, r3
 8014aae:	f000 f93f 	bl	8014d30 <dhcp_option_byte>
 8014ab2:	4603      	mov	r3, r0
 8014ab4:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014ab6:	7fbb      	ldrb	r3, [r7, #30]
 8014ab8:	3301      	adds	r3, #1
 8014aba:	77bb      	strb	r3, [r7, #30]
 8014abc:	7fbb      	ldrb	r3, [r7, #30]
 8014abe:	2b02      	cmp	r3, #2
 8014ac0:	d9ed      	bls.n	8014a9e <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014ac2:	89b8      	ldrh	r0, [r7, #12]
 8014ac4:	693b      	ldr	r3, [r7, #16]
 8014ac6:	33f0      	adds	r3, #240	; 0xf0
 8014ac8:	697a      	ldr	r2, [r7, #20]
 8014aca:	4619      	mov	r1, r3
 8014acc:	f000 fe42 	bl	8015754 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8014ad0:	4b20      	ldr	r3, [pc, #128]	; (8014b54 <dhcp_reboot+0x160>)
 8014ad2:	6818      	ldr	r0, [r3, #0]
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	9300      	str	r3, [sp, #0]
 8014ad8:	2343      	movs	r3, #67	; 0x43
 8014ada:	4a1f      	ldr	r2, [pc, #124]	; (8014b58 <dhcp_reboot+0x164>)
 8014adc:	6979      	ldr	r1, [r7, #20]
 8014ade:	f7fe fd3f 	bl	8013560 <udp_sendto_if>
 8014ae2:	4603      	mov	r3, r0
 8014ae4:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8014ae6:	6978      	ldr	r0, [r7, #20]
 8014ae8:	f7f8 fe7c 	bl	800d7e4 <pbuf_free>
 8014aec:	e001      	b.n	8014af2 <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8014aee:	23ff      	movs	r3, #255	; 0xff
 8014af0:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8014af2:	69bb      	ldr	r3, [r7, #24]
 8014af4:	799b      	ldrb	r3, [r3, #6]
 8014af6:	2bff      	cmp	r3, #255	; 0xff
 8014af8:	d005      	beq.n	8014b06 <dhcp_reboot+0x112>
    dhcp->tries++;
 8014afa:	69bb      	ldr	r3, [r7, #24]
 8014afc:	799b      	ldrb	r3, [r3, #6]
 8014afe:	3301      	adds	r3, #1
 8014b00:	b2da      	uxtb	r2, r3
 8014b02:	69bb      	ldr	r3, [r7, #24]
 8014b04:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8014b06:	69bb      	ldr	r3, [r7, #24]
 8014b08:	799b      	ldrb	r3, [r3, #6]
 8014b0a:	2b09      	cmp	r3, #9
 8014b0c:	d80a      	bhi.n	8014b24 <dhcp_reboot+0x130>
 8014b0e:	69bb      	ldr	r3, [r7, #24]
 8014b10:	799b      	ldrb	r3, [r3, #6]
 8014b12:	b29b      	uxth	r3, r3
 8014b14:	461a      	mov	r2, r3
 8014b16:	0152      	lsls	r2, r2, #5
 8014b18:	1ad2      	subs	r2, r2, r3
 8014b1a:	0092      	lsls	r2, r2, #2
 8014b1c:	4413      	add	r3, r2
 8014b1e:	00db      	lsls	r3, r3, #3
 8014b20:	b29b      	uxth	r3, r3
 8014b22:	e001      	b.n	8014b28 <dhcp_reboot+0x134>
 8014b24:	f242 7310 	movw	r3, #10000	; 0x2710
 8014b28:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8014b2a:	89fb      	ldrh	r3, [r7, #14]
 8014b2c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014b30:	4a0a      	ldr	r2, [pc, #40]	; (8014b5c <dhcp_reboot+0x168>)
 8014b32:	fb82 1203 	smull	r1, r2, r2, r3
 8014b36:	1152      	asrs	r2, r2, #5
 8014b38:	17db      	asrs	r3, r3, #31
 8014b3a:	1ad3      	subs	r3, r2, r3
 8014b3c:	b29a      	uxth	r2, r3
 8014b3e:	69bb      	ldr	r3, [r7, #24]
 8014b40:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8014b42:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014b46:	4618      	mov	r0, r3
 8014b48:	3720      	adds	r7, #32
 8014b4a:	46bd      	mov	sp, r7
 8014b4c:	bdb0      	pop	{r4, r5, r7, pc}
 8014b4e:	bf00      	nop
 8014b50:	20000070 	.word	0x20000070
 8014b54:	200004d4 	.word	0x200004d4
 8014b58:	08020a64 	.word	0x08020a64
 8014b5c:	10624dd3 	.word	0x10624dd3

08014b60 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 8014b60:	b5b0      	push	{r4, r5, r7, lr}
 8014b62:	b08a      	sub	sp, #40	; 0x28
 8014b64:	af02      	add	r7, sp, #8
 8014b66:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014b6c:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 8014b6e:	69fb      	ldr	r3, [r7, #28]
 8014b70:	2b00      	cmp	r3, #0
 8014b72:	f000 8084 	beq.w	8014c7e <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 8014b76:	69fb      	ldr	r3, [r7, #28]
 8014b78:	795b      	ldrb	r3, [r3, #5]
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	f000 8081 	beq.w	8014c82 <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8014b80:	69fb      	ldr	r3, [r7, #28]
 8014b82:	699b      	ldr	r3, [r3, #24]
 8014b84:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 8014b86:	69fb      	ldr	r3, [r7, #28]
 8014b88:	2200      	movs	r2, #0
 8014b8a:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 8014b8c:	69fb      	ldr	r3, [r7, #28]
 8014b8e:	2200      	movs	r2, #0
 8014b90:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 8014b92:	69fb      	ldr	r3, [r7, #28]
 8014b94:	2200      	movs	r2, #0
 8014b96:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8014b98:	69fb      	ldr	r3, [r7, #28]
 8014b9a:	2200      	movs	r2, #0
 8014b9c:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 8014b9e:	69fb      	ldr	r3, [r7, #28]
 8014ba0:	2200      	movs	r2, #0
 8014ba2:	631a      	str	r2, [r3, #48]	; 0x30
 8014ba4:	69fb      	ldr	r3, [r7, #28]
 8014ba6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014ba8:	69fb      	ldr	r3, [r7, #28]
 8014baa:	62da      	str	r2, [r3, #44]	; 0x2c
 8014bac:	69fb      	ldr	r3, [r7, #28]
 8014bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014bb0:	69fb      	ldr	r3, [r7, #28]
 8014bb2:	629a      	str	r2, [r3, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 8014bb4:	69fb      	ldr	r3, [r7, #28]
 8014bb6:	2200      	movs	r2, #0
 8014bb8:	829a      	strh	r2, [r3, #20]
 8014bba:	69fb      	ldr	r3, [r7, #28]
 8014bbc:	8a9a      	ldrh	r2, [r3, #20]
 8014bbe:	69fb      	ldr	r3, [r7, #28]
 8014bc0:	825a      	strh	r2, [r3, #18]
 8014bc2:	69fb      	ldr	r3, [r7, #28]
 8014bc4:	8a5a      	ldrh	r2, [r3, #18]
 8014bc6:	69fb      	ldr	r3, [r7, #28]
 8014bc8:	821a      	strh	r2, [r3, #16]
 8014bca:	69fb      	ldr	r3, [r7, #28]
 8014bcc:	8a1a      	ldrh	r2, [r3, #16]
 8014bce:	69fb      	ldr	r3, [r7, #28]
 8014bd0:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 8014bd2:	6878      	ldr	r0, [r7, #4]
 8014bd4:	f000 fdec 	bl	80157b0 <dhcp_supplied_address>
 8014bd8:	4603      	mov	r3, r0
 8014bda:	2b00      	cmp	r3, #0
 8014bdc:	d03b      	beq.n	8014c56 <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 8014bde:	f107 030e 	add.w	r3, r7, #14
 8014be2:	2207      	movs	r2, #7
 8014be4:	69f9      	ldr	r1, [r7, #28]
 8014be6:	6878      	ldr	r0, [r7, #4]
 8014be8:	f000 fcde 	bl	80155a8 <dhcp_create_msg>
 8014bec:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 8014bee:	69bb      	ldr	r3, [r7, #24]
 8014bf0:	2b00      	cmp	r3, #0
 8014bf2:	d030      	beq.n	8014c56 <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8014bf4:	69bb      	ldr	r3, [r7, #24]
 8014bf6:	685b      	ldr	r3, [r3, #4]
 8014bf8:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8014bfa:	89f8      	ldrh	r0, [r7, #14]
 8014bfc:	697b      	ldr	r3, [r7, #20]
 8014bfe:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014c02:	2304      	movs	r3, #4
 8014c04:	2236      	movs	r2, #54	; 0x36
 8014c06:	f000 f85f 	bl	8014cc8 <dhcp_option>
 8014c0a:	4603      	mov	r3, r0
 8014c0c:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8014c0e:	89fc      	ldrh	r4, [r7, #14]
 8014c10:	697b      	ldr	r3, [r7, #20]
 8014c12:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8014c16:	693b      	ldr	r3, [r7, #16]
 8014c18:	4618      	mov	r0, r3
 8014c1a:	f7f7 fb60 	bl	800c2de <lwip_htonl>
 8014c1e:	4603      	mov	r3, r0
 8014c20:	461a      	mov	r2, r3
 8014c22:	4629      	mov	r1, r5
 8014c24:	4620      	mov	r0, r4
 8014c26:	f000 f8db 	bl	8014de0 <dhcp_option_long>
 8014c2a:	4603      	mov	r3, r0
 8014c2c:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014c2e:	89f8      	ldrh	r0, [r7, #14]
 8014c30:	697b      	ldr	r3, [r7, #20]
 8014c32:	33f0      	adds	r3, #240	; 0xf0
 8014c34:	69ba      	ldr	r2, [r7, #24]
 8014c36:	4619      	mov	r1, r3
 8014c38:	f000 fd8c 	bl	8015754 <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8014c3c:	4b13      	ldr	r3, [pc, #76]	; (8014c8c <dhcp_release_and_stop+0x12c>)
 8014c3e:	6818      	ldr	r0, [r3, #0]
 8014c40:	f107 0210 	add.w	r2, r7, #16
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	9300      	str	r3, [sp, #0]
 8014c48:	2343      	movs	r3, #67	; 0x43
 8014c4a:	69b9      	ldr	r1, [r7, #24]
 8014c4c:	f7fe fc88 	bl	8013560 <udp_sendto_if>
      pbuf_free(p_out);
 8014c50:	69b8      	ldr	r0, [r7, #24]
 8014c52:	f7f8 fdc7 	bl	800d7e4 <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8014c56:	4b0e      	ldr	r3, [pc, #56]	; (8014c90 <dhcp_release_and_stop+0x130>)
 8014c58:	4a0d      	ldr	r2, [pc, #52]	; (8014c90 <dhcp_release_and_stop+0x130>)
 8014c5a:	490d      	ldr	r1, [pc, #52]	; (8014c90 <dhcp_release_and_stop+0x130>)
 8014c5c:	6878      	ldr	r0, [r7, #4]
 8014c5e:	f7f8 f96d 	bl	800cf3c <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 8014c62:	2100      	movs	r1, #0
 8014c64:	69f8      	ldr	r0, [r7, #28]
 8014c66:	f000 f815 	bl	8014c94 <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 8014c6a:	69fb      	ldr	r3, [r7, #28]
 8014c6c:	791b      	ldrb	r3, [r3, #4]
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	d008      	beq.n	8014c84 <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8014c72:	f7fe ffc1 	bl	8013bf8 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 8014c76:	69fb      	ldr	r3, [r7, #28]
 8014c78:	2200      	movs	r2, #0
 8014c7a:	711a      	strb	r2, [r3, #4]
 8014c7c:	e002      	b.n	8014c84 <dhcp_release_and_stop+0x124>
    return;
 8014c7e:	bf00      	nop
 8014c80:	e000      	b.n	8014c84 <dhcp_release_and_stop+0x124>
    return;
 8014c82:	bf00      	nop
  }
}
 8014c84:	3720      	adds	r7, #32
 8014c86:	46bd      	mov	sp, r7
 8014c88:	bdb0      	pop	{r4, r5, r7, pc}
 8014c8a:	bf00      	nop
 8014c8c:	200004d4 	.word	0x200004d4
 8014c90:	08020a60 	.word	0x08020a60

08014c94 <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 8014c94:	b480      	push	{r7}
 8014c96:	b083      	sub	sp, #12
 8014c98:	af00      	add	r7, sp, #0
 8014c9a:	6078      	str	r0, [r7, #4]
 8014c9c:	460b      	mov	r3, r1
 8014c9e:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 8014ca0:	687b      	ldr	r3, [r7, #4]
 8014ca2:	795b      	ldrb	r3, [r3, #5]
 8014ca4:	78fa      	ldrb	r2, [r7, #3]
 8014ca6:	429a      	cmp	r2, r3
 8014ca8:	d008      	beq.n	8014cbc <dhcp_set_state+0x28>
    dhcp->state = new_state;
 8014caa:	687b      	ldr	r3, [r7, #4]
 8014cac:	78fa      	ldrb	r2, [r7, #3]
 8014cae:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	2200      	movs	r2, #0
 8014cb4:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	2200      	movs	r2, #0
 8014cba:	811a      	strh	r2, [r3, #8]
  }
}
 8014cbc:	bf00      	nop
 8014cbe:	370c      	adds	r7, #12
 8014cc0:	46bd      	mov	sp, r7
 8014cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cc6:	4770      	bx	lr

08014cc8 <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 8014cc8:	b580      	push	{r7, lr}
 8014cca:	b082      	sub	sp, #8
 8014ccc:	af00      	add	r7, sp, #0
 8014cce:	6039      	str	r1, [r7, #0]
 8014cd0:	4611      	mov	r1, r2
 8014cd2:	461a      	mov	r2, r3
 8014cd4:	4603      	mov	r3, r0
 8014cd6:	80fb      	strh	r3, [r7, #6]
 8014cd8:	460b      	mov	r3, r1
 8014cda:	717b      	strb	r3, [r7, #5]
 8014cdc:	4613      	mov	r3, r2
 8014cde:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8014ce0:	88fa      	ldrh	r2, [r7, #6]
 8014ce2:	793b      	ldrb	r3, [r7, #4]
 8014ce4:	4413      	add	r3, r2
 8014ce6:	3302      	adds	r3, #2
 8014ce8:	2b44      	cmp	r3, #68	; 0x44
 8014cea:	d906      	bls.n	8014cfa <dhcp_option+0x32>
 8014cec:	4b0d      	ldr	r3, [pc, #52]	; (8014d24 <dhcp_option+0x5c>)
 8014cee:	f240 529a 	movw	r2, #1434	; 0x59a
 8014cf2:	490d      	ldr	r1, [pc, #52]	; (8014d28 <dhcp_option+0x60>)
 8014cf4:	480d      	ldr	r0, [pc, #52]	; (8014d2c <dhcp_option+0x64>)
 8014cf6:	f003 fdef 	bl	80188d8 <iprintf>
  options[options_out_len++] = option_type;
 8014cfa:	88fb      	ldrh	r3, [r7, #6]
 8014cfc:	1c5a      	adds	r2, r3, #1
 8014cfe:	80fa      	strh	r2, [r7, #6]
 8014d00:	461a      	mov	r2, r3
 8014d02:	683b      	ldr	r3, [r7, #0]
 8014d04:	4413      	add	r3, r2
 8014d06:	797a      	ldrb	r2, [r7, #5]
 8014d08:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 8014d0a:	88fb      	ldrh	r3, [r7, #6]
 8014d0c:	1c5a      	adds	r2, r3, #1
 8014d0e:	80fa      	strh	r2, [r7, #6]
 8014d10:	461a      	mov	r2, r3
 8014d12:	683b      	ldr	r3, [r7, #0]
 8014d14:	4413      	add	r3, r2
 8014d16:	793a      	ldrb	r2, [r7, #4]
 8014d18:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8014d1a:	88fb      	ldrh	r3, [r7, #6]
}
 8014d1c:	4618      	mov	r0, r3
 8014d1e:	3708      	adds	r7, #8
 8014d20:	46bd      	mov	sp, r7
 8014d22:	bd80      	pop	{r7, pc}
 8014d24:	0801fef4 	.word	0x0801fef4
 8014d28:	08020088 	.word	0x08020088
 8014d2c:	0801ff54 	.word	0x0801ff54

08014d30 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 8014d30:	b580      	push	{r7, lr}
 8014d32:	b082      	sub	sp, #8
 8014d34:	af00      	add	r7, sp, #0
 8014d36:	4603      	mov	r3, r0
 8014d38:	6039      	str	r1, [r7, #0]
 8014d3a:	80fb      	strh	r3, [r7, #6]
 8014d3c:	4613      	mov	r3, r2
 8014d3e:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8014d40:	88fb      	ldrh	r3, [r7, #6]
 8014d42:	2b43      	cmp	r3, #67	; 0x43
 8014d44:	d906      	bls.n	8014d54 <dhcp_option_byte+0x24>
 8014d46:	4b0a      	ldr	r3, [pc, #40]	; (8014d70 <dhcp_option_byte+0x40>)
 8014d48:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8014d4c:	4909      	ldr	r1, [pc, #36]	; (8014d74 <dhcp_option_byte+0x44>)
 8014d4e:	480a      	ldr	r0, [pc, #40]	; (8014d78 <dhcp_option_byte+0x48>)
 8014d50:	f003 fdc2 	bl	80188d8 <iprintf>
  options[options_out_len++] = value;
 8014d54:	88fb      	ldrh	r3, [r7, #6]
 8014d56:	1c5a      	adds	r2, r3, #1
 8014d58:	80fa      	strh	r2, [r7, #6]
 8014d5a:	461a      	mov	r2, r3
 8014d5c:	683b      	ldr	r3, [r7, #0]
 8014d5e:	4413      	add	r3, r2
 8014d60:	797a      	ldrb	r2, [r7, #5]
 8014d62:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8014d64:	88fb      	ldrh	r3, [r7, #6]
}
 8014d66:	4618      	mov	r0, r3
 8014d68:	3708      	adds	r7, #8
 8014d6a:	46bd      	mov	sp, r7
 8014d6c:	bd80      	pop	{r7, pc}
 8014d6e:	bf00      	nop
 8014d70:	0801fef4 	.word	0x0801fef4
 8014d74:	080200cc 	.word	0x080200cc
 8014d78:	0801ff54 	.word	0x0801ff54

08014d7c <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 8014d7c:	b580      	push	{r7, lr}
 8014d7e:	b082      	sub	sp, #8
 8014d80:	af00      	add	r7, sp, #0
 8014d82:	4603      	mov	r3, r0
 8014d84:	6039      	str	r1, [r7, #0]
 8014d86:	80fb      	strh	r3, [r7, #6]
 8014d88:	4613      	mov	r3, r2
 8014d8a:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8014d8c:	88fb      	ldrh	r3, [r7, #6]
 8014d8e:	3302      	adds	r3, #2
 8014d90:	2b44      	cmp	r3, #68	; 0x44
 8014d92:	d906      	bls.n	8014da2 <dhcp_option_short+0x26>
 8014d94:	4b0f      	ldr	r3, [pc, #60]	; (8014dd4 <dhcp_option_short+0x58>)
 8014d96:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8014d9a:	490f      	ldr	r1, [pc, #60]	; (8014dd8 <dhcp_option_short+0x5c>)
 8014d9c:	480f      	ldr	r0, [pc, #60]	; (8014ddc <dhcp_option_short+0x60>)
 8014d9e:	f003 fd9b 	bl	80188d8 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8014da2:	88bb      	ldrh	r3, [r7, #4]
 8014da4:	0a1b      	lsrs	r3, r3, #8
 8014da6:	b29a      	uxth	r2, r3
 8014da8:	88fb      	ldrh	r3, [r7, #6]
 8014daa:	1c59      	adds	r1, r3, #1
 8014dac:	80f9      	strh	r1, [r7, #6]
 8014dae:	4619      	mov	r1, r3
 8014db0:	683b      	ldr	r3, [r7, #0]
 8014db2:	440b      	add	r3, r1
 8014db4:	b2d2      	uxtb	r2, r2
 8014db6:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8014db8:	88fb      	ldrh	r3, [r7, #6]
 8014dba:	1c5a      	adds	r2, r3, #1
 8014dbc:	80fa      	strh	r2, [r7, #6]
 8014dbe:	461a      	mov	r2, r3
 8014dc0:	683b      	ldr	r3, [r7, #0]
 8014dc2:	4413      	add	r3, r2
 8014dc4:	88ba      	ldrh	r2, [r7, #4]
 8014dc6:	b2d2      	uxtb	r2, r2
 8014dc8:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8014dca:	88fb      	ldrh	r3, [r7, #6]
}
 8014dcc:	4618      	mov	r0, r3
 8014dce:	3708      	adds	r7, #8
 8014dd0:	46bd      	mov	sp, r7
 8014dd2:	bd80      	pop	{r7, pc}
 8014dd4:	0801fef4 	.word	0x0801fef4
 8014dd8:	08020104 	.word	0x08020104
 8014ddc:	0801ff54 	.word	0x0801ff54

08014de0 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 8014de0:	b580      	push	{r7, lr}
 8014de2:	b084      	sub	sp, #16
 8014de4:	af00      	add	r7, sp, #0
 8014de6:	4603      	mov	r3, r0
 8014de8:	60b9      	str	r1, [r7, #8]
 8014dea:	607a      	str	r2, [r7, #4]
 8014dec:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 8014dee:	89fb      	ldrh	r3, [r7, #14]
 8014df0:	3304      	adds	r3, #4
 8014df2:	2b44      	cmp	r3, #68	; 0x44
 8014df4:	d906      	bls.n	8014e04 <dhcp_option_long+0x24>
 8014df6:	4b19      	ldr	r3, [pc, #100]	; (8014e5c <dhcp_option_long+0x7c>)
 8014df8:	f240 52b7 	movw	r2, #1463	; 0x5b7
 8014dfc:	4918      	ldr	r1, [pc, #96]	; (8014e60 <dhcp_option_long+0x80>)
 8014dfe:	4819      	ldr	r0, [pc, #100]	; (8014e64 <dhcp_option_long+0x84>)
 8014e00:	f003 fd6a 	bl	80188d8 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	0e1a      	lsrs	r2, r3, #24
 8014e08:	89fb      	ldrh	r3, [r7, #14]
 8014e0a:	1c59      	adds	r1, r3, #1
 8014e0c:	81f9      	strh	r1, [r7, #14]
 8014e0e:	4619      	mov	r1, r3
 8014e10:	68bb      	ldr	r3, [r7, #8]
 8014e12:	440b      	add	r3, r1
 8014e14:	b2d2      	uxtb	r2, r2
 8014e16:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	0c1a      	lsrs	r2, r3, #16
 8014e1c:	89fb      	ldrh	r3, [r7, #14]
 8014e1e:	1c59      	adds	r1, r3, #1
 8014e20:	81f9      	strh	r1, [r7, #14]
 8014e22:	4619      	mov	r1, r3
 8014e24:	68bb      	ldr	r3, [r7, #8]
 8014e26:	440b      	add	r3, r1
 8014e28:	b2d2      	uxtb	r2, r2
 8014e2a:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	0a1a      	lsrs	r2, r3, #8
 8014e30:	89fb      	ldrh	r3, [r7, #14]
 8014e32:	1c59      	adds	r1, r3, #1
 8014e34:	81f9      	strh	r1, [r7, #14]
 8014e36:	4619      	mov	r1, r3
 8014e38:	68bb      	ldr	r3, [r7, #8]
 8014e3a:	440b      	add	r3, r1
 8014e3c:	b2d2      	uxtb	r2, r2
 8014e3e:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 8014e40:	89fb      	ldrh	r3, [r7, #14]
 8014e42:	1c5a      	adds	r2, r3, #1
 8014e44:	81fa      	strh	r2, [r7, #14]
 8014e46:	461a      	mov	r2, r3
 8014e48:	68bb      	ldr	r3, [r7, #8]
 8014e4a:	4413      	add	r3, r2
 8014e4c:	687a      	ldr	r2, [r7, #4]
 8014e4e:	b2d2      	uxtb	r2, r2
 8014e50:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8014e52:	89fb      	ldrh	r3, [r7, #14]
}
 8014e54:	4618      	mov	r0, r3
 8014e56:	3710      	adds	r7, #16
 8014e58:	46bd      	mov	sp, r7
 8014e5a:	bd80      	pop	{r7, pc}
 8014e5c:	0801fef4 	.word	0x0801fef4
 8014e60:	08020140 	.word	0x08020140
 8014e64:	0801ff54 	.word	0x0801ff54

08014e68 <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 8014e68:	b580      	push	{r7, lr}
 8014e6a:	b090      	sub	sp, #64	; 0x40
 8014e6c:	af00      	add	r7, sp, #0
 8014e6e:	6078      	str	r0, [r7, #4]
 8014e70:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 8014e72:	2300      	movs	r3, #0
 8014e74:	62fb      	str	r3, [r7, #44]	; 0x2c
  int parse_sname_as_options = 0;
 8014e76:	2300      	movs	r3, #0
 8014e78:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 8014e7a:	2208      	movs	r2, #8
 8014e7c:	2100      	movs	r1, #0
 8014e7e:	48be      	ldr	r0, [pc, #760]	; (8015178 <dhcp_parse_reply+0x310>)
 8014e80:	f003 f81d 	bl	8017ebe <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 8014e84:	687b      	ldr	r3, [r7, #4]
 8014e86:	895b      	ldrh	r3, [r3, #10]
 8014e88:	2b2b      	cmp	r3, #43	; 0x2b
 8014e8a:	d802      	bhi.n	8014e92 <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 8014e8c:	f06f 0301 	mvn.w	r3, #1
 8014e90:	e2a8      	b.n	80153e4 <dhcp_parse_reply+0x57c>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 8014e92:	687b      	ldr	r3, [r7, #4]
 8014e94:	685b      	ldr	r3, [r3, #4]
 8014e96:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 8014e98:	23f0      	movs	r3, #240	; 0xf0
 8014e9a:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	891b      	ldrh	r3, [r3, #8]
 8014ea0:	86bb      	strh	r3, [r7, #52]	; 0x34
again:
  q = p;
 8014ea2:	687b      	ldr	r3, [r7, #4]
 8014ea4:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8014ea6:	e00c      	b.n	8014ec2 <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 8014ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014eaa:	895b      	ldrh	r3, [r3, #10]
 8014eac:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8014eae:	1ad3      	subs	r3, r2, r3
 8014eb0:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 8014eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014eb4:	895b      	ldrh	r3, [r3, #10]
 8014eb6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8014eb8:	1ad3      	subs	r3, r2, r3
 8014eba:	86bb      	strh	r3, [r7, #52]	; 0x34
    q = q->next;
 8014ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ebe:	681b      	ldr	r3, [r3, #0]
 8014ec0:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8014ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ec4:	2b00      	cmp	r3, #0
 8014ec6:	d004      	beq.n	8014ed2 <dhcp_parse_reply+0x6a>
 8014ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014eca:	895b      	ldrh	r3, [r3, #10]
 8014ecc:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8014ece:	429a      	cmp	r2, r3
 8014ed0:	d2ea      	bcs.n	8014ea8 <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 8014ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	d102      	bne.n	8014ede <dhcp_parse_reply+0x76>
    return ERR_BUF;
 8014ed8:	f06f 0301 	mvn.w	r3, #1
 8014edc:	e282      	b.n	80153e4 <dhcp_parse_reply+0x57c>
  }
  offset = options_idx;
 8014ede:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8014ee0:	877b      	strh	r3, [r7, #58]	; 0x3a
  offset_max = options_idx_max;
 8014ee2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014ee4:	873b      	strh	r3, [r7, #56]	; 0x38
  options = (u8_t *)q->payload;
 8014ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ee8:	685b      	ldr	r3, [r3, #4]
 8014eea:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8014eec:	e23a      	b.n	8015364 <dhcp_parse_reply+0x4fc>
    u8_t op = options[offset];
 8014eee:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014ef0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014ef2:	4413      	add	r3, r2
 8014ef4:	781b      	ldrb	r3, [r3, #0]
 8014ef6:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 8014ef8:	2300      	movs	r3, #0
 8014efa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int decode_idx = -1;
 8014efe:	f04f 33ff 	mov.w	r3, #4294967295
 8014f02:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 8014f04:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014f06:	3302      	adds	r3, #2
 8014f08:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 8014f0a:	8bfa      	ldrh	r2, [r7, #30]
 8014f0c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014f0e:	429a      	cmp	r2, r3
 8014f10:	d202      	bcs.n	8014f18 <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 8014f12:	f06f 0301 	mvn.w	r3, #1
 8014f16:	e265      	b.n	80153e4 <dhcp_parse_reply+0x57c>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 8014f18:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014f1a:	3301      	adds	r3, #1
 8014f1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014f1e:	8952      	ldrh	r2, [r2, #10]
 8014f20:	4293      	cmp	r3, r2
 8014f22:	da07      	bge.n	8014f34 <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 8014f24:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014f26:	3301      	adds	r3, #1
 8014f28:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014f2a:	4413      	add	r3, r2
 8014f2c:	781b      	ldrb	r3, [r3, #0]
 8014f2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014f32:	e00b      	b.n	8014f4c <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 8014f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f36:	681b      	ldr	r3, [r3, #0]
 8014f38:	2b00      	cmp	r3, #0
 8014f3a:	d004      	beq.n	8014f46 <dhcp_parse_reply+0xde>
 8014f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f3e:	681b      	ldr	r3, [r3, #0]
 8014f40:	685b      	ldr	r3, [r3, #4]
 8014f42:	781b      	ldrb	r3, [r3, #0]
 8014f44:	e000      	b.n	8014f48 <dhcp_parse_reply+0xe0>
 8014f46:	2300      	movs	r3, #0
 8014f48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 8014f4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014f50:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    switch (op) {
 8014f54:	7dfb      	ldrb	r3, [r7, #23]
 8014f56:	2b3b      	cmp	r3, #59	; 0x3b
 8014f58:	f200 812d 	bhi.w	80151b6 <dhcp_parse_reply+0x34e>
 8014f5c:	a201      	add	r2, pc, #4	; (adr r2, 8014f64 <dhcp_parse_reply+0xfc>)
 8014f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014f62:	bf00      	nop
 8014f64:	08015055 	.word	0x08015055
 8014f68:	08015065 	.word	0x08015065
 8014f6c:	080151b7 	.word	0x080151b7
 8014f70:	08015087 	.word	0x08015087
 8014f74:	080151b7 	.word	0x080151b7
 8014f78:	080151b7 	.word	0x080151b7
 8014f7c:	080151b7 	.word	0x080151b7
 8014f80:	080151b7 	.word	0x080151b7
 8014f84:	080151b7 	.word	0x080151b7
 8014f88:	080151b7 	.word	0x080151b7
 8014f8c:	080151b7 	.word	0x080151b7
 8014f90:	080151b7 	.word	0x080151b7
 8014f94:	080151b7 	.word	0x080151b7
 8014f98:	080151b7 	.word	0x080151b7
 8014f9c:	080151b7 	.word	0x080151b7
 8014fa0:	080151b7 	.word	0x080151b7
 8014fa4:	080151b7 	.word	0x080151b7
 8014fa8:	080151b7 	.word	0x080151b7
 8014fac:	080151b7 	.word	0x080151b7
 8014fb0:	080151b7 	.word	0x080151b7
 8014fb4:	080151b7 	.word	0x080151b7
 8014fb8:	080151b7 	.word	0x080151b7
 8014fbc:	080151b7 	.word	0x080151b7
 8014fc0:	080151b7 	.word	0x080151b7
 8014fc4:	080151b7 	.word	0x080151b7
 8014fc8:	080151b7 	.word	0x080151b7
 8014fcc:	080151b7 	.word	0x080151b7
 8014fd0:	080151b7 	.word	0x080151b7
 8014fd4:	080151b7 	.word	0x080151b7
 8014fd8:	080151b7 	.word	0x080151b7
 8014fdc:	080151b7 	.word	0x080151b7
 8014fe0:	080151b7 	.word	0x080151b7
 8014fe4:	080151b7 	.word	0x080151b7
 8014fe8:	080151b7 	.word	0x080151b7
 8014fec:	080151b7 	.word	0x080151b7
 8014ff0:	080151b7 	.word	0x080151b7
 8014ff4:	080151b7 	.word	0x080151b7
 8014ff8:	080151b7 	.word	0x080151b7
 8014ffc:	080151b7 	.word	0x080151b7
 8015000:	080151b7 	.word	0x080151b7
 8015004:	080151b7 	.word	0x080151b7
 8015008:	080151b7 	.word	0x080151b7
 801500c:	080151b7 	.word	0x080151b7
 8015010:	080151b7 	.word	0x080151b7
 8015014:	080151b7 	.word	0x080151b7
 8015018:	080151b7 	.word	0x080151b7
 801501c:	080151b7 	.word	0x080151b7
 8015020:	080151b7 	.word	0x080151b7
 8015024:	080151b7 	.word	0x080151b7
 8015028:	080151b7 	.word	0x080151b7
 801502c:	080151b7 	.word	0x080151b7
 8015030:	080150b3 	.word	0x080150b3
 8015034:	080150d5 	.word	0x080150d5
 8015038:	08015111 	.word	0x08015111
 801503c:	08015133 	.word	0x08015133
 8015040:	080151b7 	.word	0x080151b7
 8015044:	080151b7 	.word	0x080151b7
 8015048:	080151b7 	.word	0x080151b7
 801504c:	08015155 	.word	0x08015155
 8015050:	08015195 	.word	0x08015195
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 8015054:	2300      	movs	r3, #0
 8015056:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801505a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801505e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        /* will be increased below */
        break;
 8015062:	e0ac      	b.n	80151be <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8015064:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015068:	2b04      	cmp	r3, #4
 801506a:	d009      	beq.n	8015080 <dhcp_parse_reply+0x218>
 801506c:	4b43      	ldr	r3, [pc, #268]	; (801517c <dhcp_parse_reply+0x314>)
 801506e:	f240 622e 	movw	r2, #1582	; 0x62e
 8015072:	4943      	ldr	r1, [pc, #268]	; (8015180 <dhcp_parse_reply+0x318>)
 8015074:	4843      	ldr	r0, [pc, #268]	; (8015184 <dhcp_parse_reply+0x31c>)
 8015076:	f003 fc2f 	bl	80188d8 <iprintf>
 801507a:	f06f 0305 	mvn.w	r3, #5
 801507e:	e1b1      	b.n	80153e4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 8015080:	2306      	movs	r3, #6
 8015082:	623b      	str	r3, [r7, #32]
        break;
 8015084:	e09b      	b.n	80151be <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 8015086:	2304      	movs	r3, #4
 8015088:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801508c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8015090:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8015094:	429a      	cmp	r2, r3
 8015096:	d209      	bcs.n	80150ac <dhcp_parse_reply+0x244>
 8015098:	4b38      	ldr	r3, [pc, #224]	; (801517c <dhcp_parse_reply+0x314>)
 801509a:	f240 6233 	movw	r2, #1587	; 0x633
 801509e:	493a      	ldr	r1, [pc, #232]	; (8015188 <dhcp_parse_reply+0x320>)
 80150a0:	4838      	ldr	r0, [pc, #224]	; (8015184 <dhcp_parse_reply+0x31c>)
 80150a2:	f003 fc19 	bl	80188d8 <iprintf>
 80150a6:	f06f 0305 	mvn.w	r3, #5
 80150aa:	e19b      	b.n	80153e4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 80150ac:	2307      	movs	r3, #7
 80150ae:	623b      	str	r3, [r7, #32]
        break;
 80150b0:	e085      	b.n	80151be <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80150b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80150b6:	2b04      	cmp	r3, #4
 80150b8:	d009      	beq.n	80150ce <dhcp_parse_reply+0x266>
 80150ba:	4b30      	ldr	r3, [pc, #192]	; (801517c <dhcp_parse_reply+0x314>)
 80150bc:	f240 6241 	movw	r2, #1601	; 0x641
 80150c0:	492f      	ldr	r1, [pc, #188]	; (8015180 <dhcp_parse_reply+0x318>)
 80150c2:	4830      	ldr	r0, [pc, #192]	; (8015184 <dhcp_parse_reply+0x31c>)
 80150c4:	f003 fc08 	bl	80188d8 <iprintf>
 80150c8:	f06f 0305 	mvn.w	r3, #5
 80150cc:	e18a      	b.n	80153e4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 80150ce:	2303      	movs	r3, #3
 80150d0:	623b      	str	r3, [r7, #32]
        break;
 80150d2:	e074      	b.n	80151be <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 80150d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80150d8:	2b01      	cmp	r3, #1
 80150da:	d009      	beq.n	80150f0 <dhcp_parse_reply+0x288>
 80150dc:	4b27      	ldr	r3, [pc, #156]	; (801517c <dhcp_parse_reply+0x314>)
 80150de:	f240 624f 	movw	r2, #1615	; 0x64f
 80150e2:	492a      	ldr	r1, [pc, #168]	; (801518c <dhcp_parse_reply+0x324>)
 80150e4:	4827      	ldr	r0, [pc, #156]	; (8015184 <dhcp_parse_reply+0x31c>)
 80150e6:	f003 fbf7 	bl	80188d8 <iprintf>
 80150ea:	f06f 0305 	mvn.w	r3, #5
 80150ee:	e179      	b.n	80153e4 <dhcp_parse_reply+0x57c>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 80150f0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80150f2:	2bf0      	cmp	r3, #240	; 0xf0
 80150f4:	d009      	beq.n	801510a <dhcp_parse_reply+0x2a2>
 80150f6:	4b21      	ldr	r3, [pc, #132]	; (801517c <dhcp_parse_reply+0x314>)
 80150f8:	f240 6251 	movw	r2, #1617	; 0x651
 80150fc:	4924      	ldr	r1, [pc, #144]	; (8015190 <dhcp_parse_reply+0x328>)
 80150fe:	4821      	ldr	r0, [pc, #132]	; (8015184 <dhcp_parse_reply+0x31c>)
 8015100:	f003 fbea 	bl	80188d8 <iprintf>
 8015104:	f06f 0305 	mvn.w	r3, #5
 8015108:	e16c      	b.n	80153e4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 801510a:	2300      	movs	r3, #0
 801510c:	623b      	str	r3, [r7, #32]
        break;
 801510e:	e056      	b.n	80151be <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8015110:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015114:	2b01      	cmp	r3, #1
 8015116:	d009      	beq.n	801512c <dhcp_parse_reply+0x2c4>
 8015118:	4b18      	ldr	r3, [pc, #96]	; (801517c <dhcp_parse_reply+0x314>)
 801511a:	f240 6255 	movw	r2, #1621	; 0x655
 801511e:	491b      	ldr	r1, [pc, #108]	; (801518c <dhcp_parse_reply+0x324>)
 8015120:	4818      	ldr	r0, [pc, #96]	; (8015184 <dhcp_parse_reply+0x31c>)
 8015122:	f003 fbd9 	bl	80188d8 <iprintf>
 8015126:	f06f 0305 	mvn.w	r3, #5
 801512a:	e15b      	b.n	80153e4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 801512c:	2301      	movs	r3, #1
 801512e:	623b      	str	r3, [r7, #32]
        break;
 8015130:	e045      	b.n	80151be <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8015132:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015136:	2b04      	cmp	r3, #4
 8015138:	d009      	beq.n	801514e <dhcp_parse_reply+0x2e6>
 801513a:	4b10      	ldr	r3, [pc, #64]	; (801517c <dhcp_parse_reply+0x314>)
 801513c:	f240 6259 	movw	r2, #1625	; 0x659
 8015140:	490f      	ldr	r1, [pc, #60]	; (8015180 <dhcp_parse_reply+0x318>)
 8015142:	4810      	ldr	r0, [pc, #64]	; (8015184 <dhcp_parse_reply+0x31c>)
 8015144:	f003 fbc8 	bl	80188d8 <iprintf>
 8015148:	f06f 0305 	mvn.w	r3, #5
 801514c:	e14a      	b.n	80153e4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 801514e:	2302      	movs	r3, #2
 8015150:	623b      	str	r3, [r7, #32]
        break;
 8015152:	e034      	b.n	80151be <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8015154:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015158:	2b04      	cmp	r3, #4
 801515a:	d009      	beq.n	8015170 <dhcp_parse_reply+0x308>
 801515c:	4b07      	ldr	r3, [pc, #28]	; (801517c <dhcp_parse_reply+0x314>)
 801515e:	f240 625d 	movw	r2, #1629	; 0x65d
 8015162:	4907      	ldr	r1, [pc, #28]	; (8015180 <dhcp_parse_reply+0x318>)
 8015164:	4807      	ldr	r0, [pc, #28]	; (8015184 <dhcp_parse_reply+0x31c>)
 8015166:	f003 fbb7 	bl	80188d8 <iprintf>
 801516a:	f06f 0305 	mvn.w	r3, #5
 801516e:	e139      	b.n	80153e4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T1;
 8015170:	2304      	movs	r3, #4
 8015172:	623b      	str	r3, [r7, #32]
        break;
 8015174:	e023      	b.n	80151be <dhcp_parse_reply+0x356>
 8015176:	bf00      	nop
 8015178:	20007164 	.word	0x20007164
 801517c:	0801fef4 	.word	0x0801fef4
 8015180:	0802017c 	.word	0x0802017c
 8015184:	0801ff54 	.word	0x0801ff54
 8015188:	08020188 	.word	0x08020188
 801518c:	0802019c 	.word	0x0802019c
 8015190:	080201a8 	.word	0x080201a8
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8015194:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015198:	2b04      	cmp	r3, #4
 801519a:	d009      	beq.n	80151b0 <dhcp_parse_reply+0x348>
 801519c:	4b93      	ldr	r3, [pc, #588]	; (80153ec <dhcp_parse_reply+0x584>)
 801519e:	f240 6261 	movw	r2, #1633	; 0x661
 80151a2:	4993      	ldr	r1, [pc, #588]	; (80153f0 <dhcp_parse_reply+0x588>)
 80151a4:	4893      	ldr	r0, [pc, #588]	; (80153f4 <dhcp_parse_reply+0x58c>)
 80151a6:	f003 fb97 	bl	80188d8 <iprintf>
 80151aa:	f06f 0305 	mvn.w	r3, #5
 80151ae:	e119      	b.n	80153e4 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T2;
 80151b0:	2305      	movs	r3, #5
 80151b2:	623b      	str	r3, [r7, #32]
        break;
 80151b4:	e003      	b.n	80151be <dhcp_parse_reply+0x356>
      default:
        decode_len = 0;
 80151b6:	2300      	movs	r3, #0
 80151b8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 80151bc:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 80151be:	7dfb      	ldrb	r3, [r7, #23]
 80151c0:	2b00      	cmp	r3, #0
 80151c2:	d103      	bne.n	80151cc <dhcp_parse_reply+0x364>
      offset++;
 80151c4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80151c6:	3301      	adds	r3, #1
 80151c8:	877b      	strh	r3, [r7, #58]	; 0x3a
 80151ca:	e0a1      	b.n	8015310 <dhcp_parse_reply+0x4a8>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 80151cc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80151ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80151d2:	4413      	add	r3, r2
 80151d4:	3302      	adds	r3, #2
 80151d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80151da:	db02      	blt.n	80151e2 <dhcp_parse_reply+0x37a>
        /* overflow */
        return ERR_BUF;
 80151dc:	f06f 0301 	mvn.w	r3, #1
 80151e0:	e100      	b.n	80153e4 <dhcp_parse_reply+0x57c>
      }
      offset = (u16_t)(offset + len + 2);
 80151e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80151e6:	b29a      	uxth	r2, r3
 80151e8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80151ea:	4413      	add	r3, r2
 80151ec:	b29b      	uxth	r3, r3
 80151ee:	3302      	adds	r3, #2
 80151f0:	877b      	strh	r3, [r7, #58]	; 0x3a
      if (decode_len > 0) {
 80151f2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	f000 808a 	beq.w	8015310 <dhcp_parse_reply+0x4a8>
        u32_t value = 0;
 80151fc:	2300      	movs	r3, #0
 80151fe:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 8015200:	6a3b      	ldr	r3, [r7, #32]
 8015202:	2b00      	cmp	r3, #0
 8015204:	db02      	blt.n	801520c <dhcp_parse_reply+0x3a4>
 8015206:	6a3b      	ldr	r3, [r7, #32]
 8015208:	2b07      	cmp	r3, #7
 801520a:	dd06      	ble.n	801521a <dhcp_parse_reply+0x3b2>
 801520c:	4b77      	ldr	r3, [pc, #476]	; (80153ec <dhcp_parse_reply+0x584>)
 801520e:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 8015212:	4979      	ldr	r1, [pc, #484]	; (80153f8 <dhcp_parse_reply+0x590>)
 8015214:	4877      	ldr	r0, [pc, #476]	; (80153f4 <dhcp_parse_reply+0x58c>)
 8015216:	f003 fb5f 	bl	80188d8 <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801521a:	4a78      	ldr	r2, [pc, #480]	; (80153fc <dhcp_parse_reply+0x594>)
 801521c:	6a3b      	ldr	r3, [r7, #32]
 801521e:	4413      	add	r3, r2
 8015220:	781b      	ldrb	r3, [r3, #0]
 8015222:	2b00      	cmp	r3, #0
 8015224:	d174      	bne.n	8015310 <dhcp_parse_reply+0x4a8>
          copy_len = LWIP_MIN(decode_len, 4);
 8015226:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801522a:	2b04      	cmp	r3, #4
 801522c:	bf28      	it	cs
 801522e:	2304      	movcs	r3, #4
 8015230:	b2db      	uxtb	r3, r3
 8015232:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 8015234:	8bfb      	ldrh	r3, [r7, #30]
 8015236:	8aba      	ldrh	r2, [r7, #20]
 8015238:	f107 0108 	add.w	r1, r7, #8
 801523c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801523e:	f7f8 fccb 	bl	800dbd8 <pbuf_copy_partial>
 8015242:	4603      	mov	r3, r0
 8015244:	461a      	mov	r2, r3
 8015246:	8abb      	ldrh	r3, [r7, #20]
 8015248:	4293      	cmp	r3, r2
 801524a:	d002      	beq.n	8015252 <dhcp_parse_reply+0x3ea>
            return ERR_BUF;
 801524c:	f06f 0301 	mvn.w	r3, #1
 8015250:	e0c8      	b.n	80153e4 <dhcp_parse_reply+0x57c>
          }
          if (decode_len > 4) {
 8015252:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8015256:	2b04      	cmp	r3, #4
 8015258:	d933      	bls.n	80152c2 <dhcp_parse_reply+0x45a>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801525a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801525e:	f003 0303 	and.w	r3, r3, #3
 8015262:	b2db      	uxtb	r3, r3
 8015264:	2b00      	cmp	r3, #0
 8015266:	d009      	beq.n	801527c <dhcp_parse_reply+0x414>
 8015268:	4b60      	ldr	r3, [pc, #384]	; (80153ec <dhcp_parse_reply+0x584>)
 801526a:	f240 6281 	movw	r2, #1665	; 0x681
 801526e:	4964      	ldr	r1, [pc, #400]	; (8015400 <dhcp_parse_reply+0x598>)
 8015270:	4860      	ldr	r0, [pc, #384]	; (80153f4 <dhcp_parse_reply+0x58c>)
 8015272:	f003 fb31 	bl	80188d8 <iprintf>
 8015276:	f06f 0305 	mvn.w	r3, #5
 801527a:	e0b3      	b.n	80153e4 <dhcp_parse_reply+0x57c>
            dhcp_got_option(dhcp, decode_idx);
 801527c:	4a5f      	ldr	r2, [pc, #380]	; (80153fc <dhcp_parse_reply+0x594>)
 801527e:	6a3b      	ldr	r3, [r7, #32]
 8015280:	4413      	add	r3, r2
 8015282:	2201      	movs	r2, #1
 8015284:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8015286:	68bb      	ldr	r3, [r7, #8]
 8015288:	4618      	mov	r0, r3
 801528a:	f7f7 f828 	bl	800c2de <lwip_htonl>
 801528e:	4601      	mov	r1, r0
 8015290:	4a5c      	ldr	r2, [pc, #368]	; (8015404 <dhcp_parse_reply+0x59c>)
 8015292:	6a3b      	ldr	r3, [r7, #32]
 8015294:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 8015298:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801529c:	3b04      	subs	r3, #4
 801529e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 80152a2:	8bfb      	ldrh	r3, [r7, #30]
 80152a4:	3304      	adds	r3, #4
 80152a6:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 80152a8:	8a7a      	ldrh	r2, [r7, #18]
 80152aa:	8bfb      	ldrh	r3, [r7, #30]
 80152ac:	429a      	cmp	r2, r3
 80152ae:	d202      	bcs.n	80152b6 <dhcp_parse_reply+0x44e>
              /* overflow */
              return ERR_BUF;
 80152b0:	f06f 0301 	mvn.w	r3, #1
 80152b4:	e096      	b.n	80153e4 <dhcp_parse_reply+0x57c>
            }
            val_offset = next_val_offset;
 80152b6:	8a7b      	ldrh	r3, [r7, #18]
 80152b8:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 80152ba:	6a3b      	ldr	r3, [r7, #32]
 80152bc:	3301      	adds	r3, #1
 80152be:	623b      	str	r3, [r7, #32]
            goto decode_next;
 80152c0:	e79e      	b.n	8015200 <dhcp_parse_reply+0x398>
          } else if (decode_len == 4) {
 80152c2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80152c6:	2b04      	cmp	r3, #4
 80152c8:	d106      	bne.n	80152d8 <dhcp_parse_reply+0x470>
            value = lwip_ntohl(value);
 80152ca:	68bb      	ldr	r3, [r7, #8]
 80152cc:	4618      	mov	r0, r3
 80152ce:	f7f7 f806 	bl	800c2de <lwip_htonl>
 80152d2:	4603      	mov	r3, r0
 80152d4:	60bb      	str	r3, [r7, #8]
 80152d6:	e011      	b.n	80152fc <dhcp_parse_reply+0x494>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 80152d8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80152dc:	2b01      	cmp	r3, #1
 80152de:	d009      	beq.n	80152f4 <dhcp_parse_reply+0x48c>
 80152e0:	4b42      	ldr	r3, [pc, #264]	; (80153ec <dhcp_parse_reply+0x584>)
 80152e2:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 80152e6:	4948      	ldr	r1, [pc, #288]	; (8015408 <dhcp_parse_reply+0x5a0>)
 80152e8:	4842      	ldr	r0, [pc, #264]	; (80153f4 <dhcp_parse_reply+0x58c>)
 80152ea:	f003 faf5 	bl	80188d8 <iprintf>
 80152ee:	f06f 0305 	mvn.w	r3, #5
 80152f2:	e077      	b.n	80153e4 <dhcp_parse_reply+0x57c>
            value = ((u8_t *)&value)[0];
 80152f4:	f107 0308 	add.w	r3, r7, #8
 80152f8:	781b      	ldrb	r3, [r3, #0]
 80152fa:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 80152fc:	4a3f      	ldr	r2, [pc, #252]	; (80153fc <dhcp_parse_reply+0x594>)
 80152fe:	6a3b      	ldr	r3, [r7, #32]
 8015300:	4413      	add	r3, r2
 8015302:	2201      	movs	r2, #1
 8015304:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 8015306:	68ba      	ldr	r2, [r7, #8]
 8015308:	493e      	ldr	r1, [pc, #248]	; (8015404 <dhcp_parse_reply+0x59c>)
 801530a:	6a3b      	ldr	r3, [r7, #32]
 801530c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 8015310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015312:	895b      	ldrh	r3, [r3, #10]
 8015314:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015316:	429a      	cmp	r2, r3
 8015318:	d324      	bcc.n	8015364 <dhcp_parse_reply+0x4fc>
      offset = (u16_t)(offset - q->len);
 801531a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801531c:	895b      	ldrh	r3, [r3, #10]
 801531e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015320:	1ad3      	subs	r3, r2, r3
 8015322:	877b      	strh	r3, [r7, #58]	; 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 8015324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015326:	895b      	ldrh	r3, [r3, #10]
 8015328:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 801532a:	1ad3      	subs	r3, r2, r3
 801532c:	873b      	strh	r3, [r7, #56]	; 0x38
      if (offset < offset_max) {
 801532e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015330:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8015332:	429a      	cmp	r2, r3
 8015334:	d213      	bcs.n	801535e <dhcp_parse_reply+0x4f6>
        q = q->next;
 8015336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015338:	681b      	ldr	r3, [r3, #0]
 801533a:	633b      	str	r3, [r7, #48]	; 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801533c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801533e:	2b00      	cmp	r3, #0
 8015340:	d109      	bne.n	8015356 <dhcp_parse_reply+0x4ee>
 8015342:	4b2a      	ldr	r3, [pc, #168]	; (80153ec <dhcp_parse_reply+0x584>)
 8015344:	f240 629d 	movw	r2, #1693	; 0x69d
 8015348:	4930      	ldr	r1, [pc, #192]	; (801540c <dhcp_parse_reply+0x5a4>)
 801534a:	482a      	ldr	r0, [pc, #168]	; (80153f4 <dhcp_parse_reply+0x58c>)
 801534c:	f003 fac4 	bl	80188d8 <iprintf>
 8015350:	f06f 0305 	mvn.w	r3, #5
 8015354:	e046      	b.n	80153e4 <dhcp_parse_reply+0x57c>
        options = (u8_t *)q->payload;
 8015356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015358:	685b      	ldr	r3, [r3, #4]
 801535a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801535c:	e002      	b.n	8015364 <dhcp_parse_reply+0x4fc>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 801535e:	f06f 0301 	mvn.w	r3, #1
 8015362:	e03f      	b.n	80153e4 <dhcp_parse_reply+0x57c>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8015364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015366:	2b00      	cmp	r3, #0
 8015368:	d00a      	beq.n	8015380 <dhcp_parse_reply+0x518>
 801536a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801536c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801536e:	429a      	cmp	r2, r3
 8015370:	d206      	bcs.n	8015380 <dhcp_parse_reply+0x518>
 8015372:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8015374:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8015376:	4413      	add	r3, r2
 8015378:	781b      	ldrb	r3, [r3, #0]
 801537a:	2bff      	cmp	r3, #255	; 0xff
 801537c:	f47f adb7 	bne.w	8014eee <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 8015380:	4b1e      	ldr	r3, [pc, #120]	; (80153fc <dhcp_parse_reply+0x594>)
 8015382:	781b      	ldrb	r3, [r3, #0]
 8015384:	2b00      	cmp	r3, #0
 8015386:	d018      	beq.n	80153ba <dhcp_parse_reply+0x552>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8015388:	4b1e      	ldr	r3, [pc, #120]	; (8015404 <dhcp_parse_reply+0x59c>)
 801538a:	681b      	ldr	r3, [r3, #0]
 801538c:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801538e:	4b1b      	ldr	r3, [pc, #108]	; (80153fc <dhcp_parse_reply+0x594>)
 8015390:	2200      	movs	r2, #0
 8015392:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 8015394:	68fb      	ldr	r3, [r7, #12]
 8015396:	2b01      	cmp	r3, #1
 8015398:	d102      	bne.n	80153a0 <dhcp_parse_reply+0x538>
      parse_file_as_options = 1;
 801539a:	2301      	movs	r3, #1
 801539c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801539e:	e00c      	b.n	80153ba <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 80153a0:	68fb      	ldr	r3, [r7, #12]
 80153a2:	2b02      	cmp	r3, #2
 80153a4:	d102      	bne.n	80153ac <dhcp_parse_reply+0x544>
      parse_sname_as_options = 1;
 80153a6:	2301      	movs	r3, #1
 80153a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80153aa:	e006      	b.n	80153ba <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 80153ac:	68fb      	ldr	r3, [r7, #12]
 80153ae:	2b03      	cmp	r3, #3
 80153b0:	d103      	bne.n	80153ba <dhcp_parse_reply+0x552>
      parse_sname_as_options = 1;
 80153b2:	2301      	movs	r3, #1
 80153b4:	62bb      	str	r3, [r7, #40]	; 0x28
      parse_file_as_options = 1;
 80153b6:	2301      	movs	r3, #1
 80153b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 80153ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153bc:	2b00      	cmp	r3, #0
 80153be:	d006      	beq.n	80153ce <dhcp_parse_reply+0x566>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 80153c0:	2300      	movs	r3, #0
 80153c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    options_idx = DHCP_FILE_OFS;
 80153c4:	236c      	movs	r3, #108	; 0x6c
 80153c6:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 80153c8:	23ec      	movs	r3, #236	; 0xec
 80153ca:	86bb      	strh	r3, [r7, #52]	; 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 80153cc:	e569      	b.n	8014ea2 <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 80153ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	d006      	beq.n	80153e2 <dhcp_parse_reply+0x57a>
    parse_sname_as_options = 0;
 80153d4:	2300      	movs	r3, #0
 80153d6:	62bb      	str	r3, [r7, #40]	; 0x28
    options_idx = DHCP_SNAME_OFS;
 80153d8:	232c      	movs	r3, #44	; 0x2c
 80153da:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 80153dc:	236c      	movs	r3, #108	; 0x6c
 80153de:	86bb      	strh	r3, [r7, #52]	; 0x34
    goto again;
 80153e0:	e55f      	b.n	8014ea2 <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 80153e2:	2300      	movs	r3, #0
}
 80153e4:	4618      	mov	r0, r3
 80153e6:	3740      	adds	r7, #64	; 0x40
 80153e8:	46bd      	mov	sp, r7
 80153ea:	bd80      	pop	{r7, pc}
 80153ec:	0801fef4 	.word	0x0801fef4
 80153f0:	0802017c 	.word	0x0802017c
 80153f4:	0801ff54 	.word	0x0801ff54
 80153f8:	080201c0 	.word	0x080201c0
 80153fc:	20007164 	.word	0x20007164
 8015400:	080201d4 	.word	0x080201d4
 8015404:	2000716c 	.word	0x2000716c
 8015408:	080201ec 	.word	0x080201ec
 801540c:	08020200 	.word	0x08020200

08015410 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8015410:	b580      	push	{r7, lr}
 8015412:	b08a      	sub	sp, #40	; 0x28
 8015414:	af00      	add	r7, sp, #0
 8015416:	60f8      	str	r0, [r7, #12]
 8015418:	60b9      	str	r1, [r7, #8]
 801541a:	607a      	str	r2, [r7, #4]
 801541c:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 801541e:	4b5f      	ldr	r3, [pc, #380]	; (801559c <dhcp_recv+0x18c>)
 8015420:	685b      	ldr	r3, [r3, #4]
 8015422:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8015424:	6a3b      	ldr	r3, [r7, #32]
 8015426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015428:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	685b      	ldr	r3, [r3, #4]
 801542e:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 8015430:	69fb      	ldr	r3, [r7, #28]
 8015432:	2b00      	cmp	r3, #0
 8015434:	f000 809d 	beq.w	8015572 <dhcp_recv+0x162>
 8015438:	69fb      	ldr	r3, [r7, #28]
 801543a:	791b      	ldrb	r3, [r3, #4]
 801543c:	2b00      	cmp	r3, #0
 801543e:	f000 8098 	beq.w	8015572 <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	895b      	ldrh	r3, [r3, #10]
 8015446:	2b2b      	cmp	r3, #43	; 0x2b
 8015448:	f240 8095 	bls.w	8015576 <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 801544c:	69bb      	ldr	r3, [r7, #24]
 801544e:	781b      	ldrb	r3, [r3, #0]
 8015450:	2b02      	cmp	r3, #2
 8015452:	f040 8092 	bne.w	801557a <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8015456:	2300      	movs	r3, #0
 8015458:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801545c:	e012      	b.n	8015484 <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801545e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015462:	6a3a      	ldr	r2, [r7, #32]
 8015464:	4413      	add	r3, r2
 8015466:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801546a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801546e:	69b9      	ldr	r1, [r7, #24]
 8015470:	440b      	add	r3, r1
 8015472:	7f1b      	ldrb	r3, [r3, #28]
 8015474:	429a      	cmp	r2, r3
 8015476:	f040 8082 	bne.w	801557e <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801547a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801547e:	3301      	adds	r3, #1
 8015480:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015484:	6a3b      	ldr	r3, [r7, #32]
 8015486:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801548a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801548e:	429a      	cmp	r2, r3
 8015490:	d203      	bcs.n	801549a <dhcp_recv+0x8a>
 8015492:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015496:	2b05      	cmp	r3, #5
 8015498:	d9e1      	bls.n	801545e <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 801549a:	69bb      	ldr	r3, [r7, #24]
 801549c:	685b      	ldr	r3, [r3, #4]
 801549e:	4618      	mov	r0, r3
 80154a0:	f7f6 ff1d 	bl	800c2de <lwip_htonl>
 80154a4:	4602      	mov	r2, r0
 80154a6:	69fb      	ldr	r3, [r7, #28]
 80154a8:	681b      	ldr	r3, [r3, #0]
 80154aa:	429a      	cmp	r2, r3
 80154ac:	d169      	bne.n	8015582 <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 80154ae:	69f9      	ldr	r1, [r7, #28]
 80154b0:	6878      	ldr	r0, [r7, #4]
 80154b2:	f7ff fcd9 	bl	8014e68 <dhcp_parse_reply>
 80154b6:	4603      	mov	r3, r0
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	d164      	bne.n	8015586 <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 80154bc:	4b38      	ldr	r3, [pc, #224]	; (80155a0 <dhcp_recv+0x190>)
 80154be:	785b      	ldrb	r3, [r3, #1]
 80154c0:	2b00      	cmp	r3, #0
 80154c2:	d062      	beq.n	801558a <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	685b      	ldr	r3, [r3, #4]
 80154c8:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 80154ca:	4b36      	ldr	r3, [pc, #216]	; (80155a4 <dhcp_recv+0x194>)
 80154cc:	685b      	ldr	r3, [r3, #4]
 80154ce:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 80154d0:	7cfb      	ldrb	r3, [r7, #19]
 80154d2:	2b05      	cmp	r3, #5
 80154d4:	d12a      	bne.n	801552c <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 80154d6:	69fb      	ldr	r3, [r7, #28]
 80154d8:	795b      	ldrb	r3, [r3, #5]
 80154da:	2b01      	cmp	r3, #1
 80154dc:	d112      	bne.n	8015504 <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 80154de:	6979      	ldr	r1, [r7, #20]
 80154e0:	6a38      	ldr	r0, [r7, #32]
 80154e2:	f7fe fe53 	bl	801418c <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 80154e6:	6a3b      	ldr	r3, [r7, #32]
 80154e8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80154ec:	f003 0308 	and.w	r3, r3, #8
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	d003      	beq.n	80154fc <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 80154f4:	6a38      	ldr	r0, [r7, #32]
 80154f6:	f7fe fbc3 	bl	8013c80 <dhcp_check>
 80154fa:	e047      	b.n	801558c <dhcp_recv+0x17c>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 80154fc:	6a38      	ldr	r0, [r7, #32]
 80154fe:	f7ff f867 	bl	80145d0 <dhcp_bind>
 8015502:	e043      	b.n	801558c <dhcp_recv+0x17c>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 8015504:	69fb      	ldr	r3, [r7, #28]
 8015506:	795b      	ldrb	r3, [r3, #5]
 8015508:	2b03      	cmp	r3, #3
 801550a:	d007      	beq.n	801551c <dhcp_recv+0x10c>
 801550c:	69fb      	ldr	r3, [r7, #28]
 801550e:	795b      	ldrb	r3, [r3, #5]
 8015510:	2b04      	cmp	r3, #4
 8015512:	d003      	beq.n	801551c <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 8015514:	69fb      	ldr	r3, [r7, #28]
 8015516:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 8015518:	2b05      	cmp	r3, #5
 801551a:	d137      	bne.n	801558c <dhcp_recv+0x17c>
      dhcp_handle_ack(netif, msg_in);
 801551c:	6979      	ldr	r1, [r7, #20]
 801551e:	6a38      	ldr	r0, [r7, #32]
 8015520:	f7fe fe34 	bl	801418c <dhcp_handle_ack>
      dhcp_bind(netif);
 8015524:	6a38      	ldr	r0, [r7, #32]
 8015526:	f7ff f853 	bl	80145d0 <dhcp_bind>
 801552a:	e02f      	b.n	801558c <dhcp_recv+0x17c>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 801552c:	7cfb      	ldrb	r3, [r7, #19]
 801552e:	2b06      	cmp	r3, #6
 8015530:	d113      	bne.n	801555a <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8015532:	69fb      	ldr	r3, [r7, #28]
 8015534:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 8015536:	2b03      	cmp	r3, #3
 8015538:	d00b      	beq.n	8015552 <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801553a:	69fb      	ldr	r3, [r7, #28]
 801553c:	795b      	ldrb	r3, [r3, #5]
 801553e:	2b01      	cmp	r3, #1
 8015540:	d007      	beq.n	8015552 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8015542:	69fb      	ldr	r3, [r7, #28]
 8015544:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8015546:	2b04      	cmp	r3, #4
 8015548:	d003      	beq.n	8015552 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801554a:	69fb      	ldr	r3, [r7, #28]
 801554c:	795b      	ldrb	r3, [r3, #5]
 801554e:	2b05      	cmp	r3, #5
 8015550:	d103      	bne.n	801555a <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 8015552:	6a38      	ldr	r0, [r7, #32]
 8015554:	f7fe fb7a 	bl	8013c4c <dhcp_handle_nak>
 8015558:	e018      	b.n	801558c <dhcp_recv+0x17c>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801555a:	7cfb      	ldrb	r3, [r7, #19]
 801555c:	2b02      	cmp	r3, #2
 801555e:	d108      	bne.n	8015572 <dhcp_recv+0x162>
 8015560:	69fb      	ldr	r3, [r7, #28]
 8015562:	795b      	ldrb	r3, [r3, #5]
 8015564:	2b06      	cmp	r3, #6
 8015566:	d104      	bne.n	8015572 <dhcp_recv+0x162>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 8015568:	6979      	ldr	r1, [r7, #20]
 801556a:	6a38      	ldr	r0, [r7, #32]
 801556c:	f7fe fbbc 	bl	8013ce8 <dhcp_handle_offer>
 8015570:	e00c      	b.n	801558c <dhcp_recv+0x17c>
  }

free_pbuf_and_return:
 8015572:	bf00      	nop
 8015574:	e00a      	b.n	801558c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8015576:	bf00      	nop
 8015578:	e008      	b.n	801558c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 801557a:	bf00      	nop
 801557c:	e006      	b.n	801558c <dhcp_recv+0x17c>
      goto free_pbuf_and_return;
 801557e:	bf00      	nop
 8015580:	e004      	b.n	801558c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8015582:	bf00      	nop
 8015584:	e002      	b.n	801558c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8015586:	bf00      	nop
 8015588:	e000      	b.n	801558c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 801558a:	bf00      	nop
  pbuf_free(p);
 801558c:	6878      	ldr	r0, [r7, #4]
 801558e:	f7f8 f929 	bl	800d7e4 <pbuf_free>
}
 8015592:	bf00      	nop
 8015594:	3728      	adds	r7, #40	; 0x28
 8015596:	46bd      	mov	sp, r7
 8015598:	bd80      	pop	{r7, pc}
 801559a:	bf00      	nop
 801559c:	20004024 	.word	0x20004024
 80155a0:	20007164 	.word	0x20007164
 80155a4:	2000716c 	.word	0x2000716c

080155a8 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 80155a8:	b580      	push	{r7, lr}
 80155aa:	b088      	sub	sp, #32
 80155ac:	af00      	add	r7, sp, #0
 80155ae:	60f8      	str	r0, [r7, #12]
 80155b0:	60b9      	str	r1, [r7, #8]
 80155b2:	603b      	str	r3, [r7, #0]
 80155b4:	4613      	mov	r3, r2
 80155b6:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 80155b8:	68fb      	ldr	r3, [r7, #12]
 80155ba:	2b00      	cmp	r3, #0
 80155bc:	d108      	bne.n	80155d0 <dhcp_create_msg+0x28>
 80155be:	4b5f      	ldr	r3, [pc, #380]	; (801573c <dhcp_create_msg+0x194>)
 80155c0:	f240 7269 	movw	r2, #1897	; 0x769
 80155c4:	495e      	ldr	r1, [pc, #376]	; (8015740 <dhcp_create_msg+0x198>)
 80155c6:	485f      	ldr	r0, [pc, #380]	; (8015744 <dhcp_create_msg+0x19c>)
 80155c8:	f003 f986 	bl	80188d8 <iprintf>
 80155cc:	2300      	movs	r3, #0
 80155ce:	e0b1      	b.n	8015734 <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 80155d0:	68bb      	ldr	r3, [r7, #8]
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	d108      	bne.n	80155e8 <dhcp_create_msg+0x40>
 80155d6:	4b59      	ldr	r3, [pc, #356]	; (801573c <dhcp_create_msg+0x194>)
 80155d8:	f240 726a 	movw	r2, #1898	; 0x76a
 80155dc:	495a      	ldr	r1, [pc, #360]	; (8015748 <dhcp_create_msg+0x1a0>)
 80155de:	4859      	ldr	r0, [pc, #356]	; (8015744 <dhcp_create_msg+0x19c>)
 80155e0:	f003 f97a 	bl	80188d8 <iprintf>
 80155e4:	2300      	movs	r3, #0
 80155e6:	e0a5      	b.n	8015734 <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 80155e8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80155ec:	f44f 719a 	mov.w	r1, #308	; 0x134
 80155f0:	2036      	movs	r0, #54	; 0x36
 80155f2:	f7f7 fe17 	bl	800d224 <pbuf_alloc>
 80155f6:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 80155f8:	69bb      	ldr	r3, [r7, #24]
 80155fa:	2b00      	cmp	r3, #0
 80155fc:	d101      	bne.n	8015602 <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 80155fe:	2300      	movs	r3, #0
 8015600:	e098      	b.n	8015734 <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 8015602:	69bb      	ldr	r3, [r7, #24]
 8015604:	895b      	ldrh	r3, [r3, #10]
 8015606:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 801560a:	d206      	bcs.n	801561a <dhcp_create_msg+0x72>
 801560c:	4b4b      	ldr	r3, [pc, #300]	; (801573c <dhcp_create_msg+0x194>)
 801560e:	f240 7272 	movw	r2, #1906	; 0x772
 8015612:	494e      	ldr	r1, [pc, #312]	; (801574c <dhcp_create_msg+0x1a4>)
 8015614:	484b      	ldr	r0, [pc, #300]	; (8015744 <dhcp_create_msg+0x19c>)
 8015616:	f003 f95f 	bl	80188d8 <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801561a:	79fb      	ldrb	r3, [r7, #7]
 801561c:	2b03      	cmp	r3, #3
 801561e:	d103      	bne.n	8015628 <dhcp_create_msg+0x80>
 8015620:	68bb      	ldr	r3, [r7, #8]
 8015622:	795b      	ldrb	r3, [r3, #5]
 8015624:	2b03      	cmp	r3, #3
 8015626:	d10d      	bne.n	8015644 <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 8015628:	68bb      	ldr	r3, [r7, #8]
 801562a:	799b      	ldrb	r3, [r3, #6]
 801562c:	2b00      	cmp	r3, #0
 801562e:	d105      	bne.n	801563c <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 8015630:	f003 f96a 	bl	8018908 <rand>
 8015634:	4603      	mov	r3, r0
 8015636:	461a      	mov	r2, r3
 8015638:	4b45      	ldr	r3, [pc, #276]	; (8015750 <dhcp_create_msg+0x1a8>)
 801563a:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 801563c:	4b44      	ldr	r3, [pc, #272]	; (8015750 <dhcp_create_msg+0x1a8>)
 801563e:	681a      	ldr	r2, [r3, #0]
 8015640:	68bb      	ldr	r3, [r7, #8]
 8015642:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 8015644:	69bb      	ldr	r3, [r7, #24]
 8015646:	685b      	ldr	r3, [r3, #4]
 8015648:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801564a:	f44f 729a 	mov.w	r2, #308	; 0x134
 801564e:	2100      	movs	r1, #0
 8015650:	6978      	ldr	r0, [r7, #20]
 8015652:	f002 fc34 	bl	8017ebe <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 8015656:	697b      	ldr	r3, [r7, #20]
 8015658:	2201      	movs	r2, #1
 801565a:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801565c:	697b      	ldr	r3, [r7, #20]
 801565e:	2201      	movs	r2, #1
 8015660:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 8015662:	68fb      	ldr	r3, [r7, #12]
 8015664:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8015668:	697b      	ldr	r3, [r7, #20]
 801566a:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801566c:	68bb      	ldr	r3, [r7, #8]
 801566e:	681b      	ldr	r3, [r3, #0]
 8015670:	4618      	mov	r0, r3
 8015672:	f7f6 fe34 	bl	800c2de <lwip_htonl>
 8015676:	4602      	mov	r2, r0
 8015678:	697b      	ldr	r3, [r7, #20]
 801567a:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801567c:	79fb      	ldrb	r3, [r7, #7]
 801567e:	2b08      	cmp	r3, #8
 8015680:	d010      	beq.n	80156a4 <dhcp_create_msg+0xfc>
 8015682:	79fb      	ldrb	r3, [r7, #7]
 8015684:	2b04      	cmp	r3, #4
 8015686:	d00d      	beq.n	80156a4 <dhcp_create_msg+0xfc>
 8015688:	79fb      	ldrb	r3, [r7, #7]
 801568a:	2b07      	cmp	r3, #7
 801568c:	d00a      	beq.n	80156a4 <dhcp_create_msg+0xfc>
 801568e:	79fb      	ldrb	r3, [r7, #7]
 8015690:	2b03      	cmp	r3, #3
 8015692:	d10c      	bne.n	80156ae <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8015694:	68bb      	ldr	r3, [r7, #8]
 8015696:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 8015698:	2b05      	cmp	r3, #5
 801569a:	d003      	beq.n	80156a4 <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801569c:	68bb      	ldr	r3, [r7, #8]
 801569e:	795b      	ldrb	r3, [r3, #5]
 80156a0:	2b04      	cmp	r3, #4
 80156a2:	d104      	bne.n	80156ae <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 80156a4:	68fb      	ldr	r3, [r7, #12]
 80156a6:	3304      	adds	r3, #4
 80156a8:	681a      	ldr	r2, [r3, #0]
 80156aa:	697b      	ldr	r3, [r7, #20]
 80156ac:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 80156ae:	2300      	movs	r3, #0
 80156b0:	83fb      	strh	r3, [r7, #30]
 80156b2:	e00c      	b.n	80156ce <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 80156b4:	8bfa      	ldrh	r2, [r7, #30]
 80156b6:	8bfb      	ldrh	r3, [r7, #30]
 80156b8:	68f9      	ldr	r1, [r7, #12]
 80156ba:	440a      	add	r2, r1
 80156bc:	f892 102a 	ldrb.w	r1, [r2, #42]	; 0x2a
 80156c0:	697a      	ldr	r2, [r7, #20]
 80156c2:	4413      	add	r3, r2
 80156c4:	460a      	mov	r2, r1
 80156c6:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 80156c8:	8bfb      	ldrh	r3, [r7, #30]
 80156ca:	3301      	adds	r3, #1
 80156cc:	83fb      	strh	r3, [r7, #30]
 80156ce:	8bfb      	ldrh	r3, [r7, #30]
 80156d0:	2b05      	cmp	r3, #5
 80156d2:	d9ef      	bls.n	80156b4 <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 80156d4:	697b      	ldr	r3, [r7, #20]
 80156d6:	2200      	movs	r2, #0
 80156d8:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 80156dc:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 80156e0:	2200      	movs	r2, #0
 80156e2:	f062 027d 	orn	r2, r2, #125	; 0x7d
 80156e6:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 80156ea:	2200      	movs	r2, #0
 80156ec:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80156f0:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 80156f4:	2200      	movs	r2, #0
 80156f6:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 80156fa:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 80156fe:	697b      	ldr	r3, [r7, #20]
 8015700:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8015704:	2301      	movs	r3, #1
 8015706:	2235      	movs	r2, #53	; 0x35
 8015708:	2000      	movs	r0, #0
 801570a:	f7ff fadd 	bl	8014cc8 <dhcp_option>
 801570e:	4603      	mov	r3, r0
 8015710:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 8015712:	697b      	ldr	r3, [r7, #20]
 8015714:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8015718:	79fa      	ldrb	r2, [r7, #7]
 801571a:	8a7b      	ldrh	r3, [r7, #18]
 801571c:	4618      	mov	r0, r3
 801571e:	f7ff fb07 	bl	8014d30 <dhcp_option_byte>
 8015722:	4603      	mov	r3, r0
 8015724:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 8015726:	683b      	ldr	r3, [r7, #0]
 8015728:	2b00      	cmp	r3, #0
 801572a:	d002      	beq.n	8015732 <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 801572c:	683b      	ldr	r3, [r7, #0]
 801572e:	8a7a      	ldrh	r2, [r7, #18]
 8015730:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 8015732:	69bb      	ldr	r3, [r7, #24]
}
 8015734:	4618      	mov	r0, r3
 8015736:	3720      	adds	r7, #32
 8015738:	46bd      	mov	sp, r7
 801573a:	bd80      	pop	{r7, pc}
 801573c:	0801fef4 	.word	0x0801fef4
 8015740:	08020214 	.word	0x08020214
 8015744:	0801ff54 	.word	0x0801ff54
 8015748:	08020234 	.word	0x08020234
 801574c:	08020254 	.word	0x08020254
 8015750:	200004dc 	.word	0x200004dc

08015754 <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 8015754:	b580      	push	{r7, lr}
 8015756:	b084      	sub	sp, #16
 8015758:	af00      	add	r7, sp, #0
 801575a:	4603      	mov	r3, r0
 801575c:	60b9      	str	r1, [r7, #8]
 801575e:	607a      	str	r2, [r7, #4]
 8015760:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 8015762:	89fb      	ldrh	r3, [r7, #14]
 8015764:	1c5a      	adds	r2, r3, #1
 8015766:	81fa      	strh	r2, [r7, #14]
 8015768:	461a      	mov	r2, r3
 801576a:	68bb      	ldr	r3, [r7, #8]
 801576c:	4413      	add	r3, r2
 801576e:	22ff      	movs	r2, #255	; 0xff
 8015770:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8015772:	e007      	b.n	8015784 <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 8015774:	89fb      	ldrh	r3, [r7, #14]
 8015776:	1c5a      	adds	r2, r3, #1
 8015778:	81fa      	strh	r2, [r7, #14]
 801577a:	461a      	mov	r2, r3
 801577c:	68bb      	ldr	r3, [r7, #8]
 801577e:	4413      	add	r3, r2
 8015780:	2200      	movs	r2, #0
 8015782:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8015784:	89fb      	ldrh	r3, [r7, #14]
 8015786:	2b43      	cmp	r3, #67	; 0x43
 8015788:	d904      	bls.n	8015794 <dhcp_option_trailer+0x40>
 801578a:	89fb      	ldrh	r3, [r7, #14]
 801578c:	f003 0303 	and.w	r3, r3, #3
 8015790:	2b00      	cmp	r3, #0
 8015792:	d002      	beq.n	801579a <dhcp_option_trailer+0x46>
 8015794:	89fb      	ldrh	r3, [r7, #14]
 8015796:	2b43      	cmp	r3, #67	; 0x43
 8015798:	d9ec      	bls.n	8015774 <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801579a:	89fb      	ldrh	r3, [r7, #14]
 801579c:	33f0      	adds	r3, #240	; 0xf0
 801579e:	b29b      	uxth	r3, r3
 80157a0:	4619      	mov	r1, r3
 80157a2:	6878      	ldr	r0, [r7, #4]
 80157a4:	f7f7 fe98 	bl	800d4d8 <pbuf_realloc>
}
 80157a8:	bf00      	nop
 80157aa:	3710      	adds	r7, #16
 80157ac:	46bd      	mov	sp, r7
 80157ae:	bd80      	pop	{r7, pc}

080157b0 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 80157b0:	b480      	push	{r7}
 80157b2:	b085      	sub	sp, #20
 80157b4:	af00      	add	r7, sp, #0
 80157b6:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 80157b8:	687b      	ldr	r3, [r7, #4]
 80157ba:	2b00      	cmp	r3, #0
 80157bc:	d017      	beq.n	80157ee <dhcp_supplied_address+0x3e>
 80157be:	687b      	ldr	r3, [r7, #4]
 80157c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80157c2:	2b00      	cmp	r3, #0
 80157c4:	d013      	beq.n	80157ee <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 80157c6:	687b      	ldr	r3, [r7, #4]
 80157c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80157ca:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 80157cc:	68fb      	ldr	r3, [r7, #12]
 80157ce:	795b      	ldrb	r3, [r3, #5]
 80157d0:	2b0a      	cmp	r3, #10
 80157d2:	d007      	beq.n	80157e4 <dhcp_supplied_address+0x34>
 80157d4:	68fb      	ldr	r3, [r7, #12]
 80157d6:	795b      	ldrb	r3, [r3, #5]
 80157d8:	2b05      	cmp	r3, #5
 80157da:	d003      	beq.n	80157e4 <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 80157dc:	68fb      	ldr	r3, [r7, #12]
 80157de:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 80157e0:	2b04      	cmp	r3, #4
 80157e2:	d101      	bne.n	80157e8 <dhcp_supplied_address+0x38>
 80157e4:	2301      	movs	r3, #1
 80157e6:	e000      	b.n	80157ea <dhcp_supplied_address+0x3a>
 80157e8:	2300      	movs	r3, #0
 80157ea:	b2db      	uxtb	r3, r3
 80157ec:	e000      	b.n	80157f0 <dhcp_supplied_address+0x40>
  }
  return 0;
 80157ee:	2300      	movs	r3, #0
}
 80157f0:	4618      	mov	r0, r3
 80157f2:	3714      	adds	r7, #20
 80157f4:	46bd      	mov	sp, r7
 80157f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157fa:	4770      	bx	lr

080157fc <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80157fc:	b580      	push	{r7, lr}
 80157fe:	b082      	sub	sp, #8
 8015800:	af00      	add	r7, sp, #0
 8015802:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8015804:	4915      	ldr	r1, [pc, #84]	; (801585c <etharp_free_entry+0x60>)
 8015806:	687a      	ldr	r2, [r7, #4]
 8015808:	4613      	mov	r3, r2
 801580a:	005b      	lsls	r3, r3, #1
 801580c:	4413      	add	r3, r2
 801580e:	00db      	lsls	r3, r3, #3
 8015810:	440b      	add	r3, r1
 8015812:	681b      	ldr	r3, [r3, #0]
 8015814:	2b00      	cmp	r3, #0
 8015816:	d013      	beq.n	8015840 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8015818:	4910      	ldr	r1, [pc, #64]	; (801585c <etharp_free_entry+0x60>)
 801581a:	687a      	ldr	r2, [r7, #4]
 801581c:	4613      	mov	r3, r2
 801581e:	005b      	lsls	r3, r3, #1
 8015820:	4413      	add	r3, r2
 8015822:	00db      	lsls	r3, r3, #3
 8015824:	440b      	add	r3, r1
 8015826:	681b      	ldr	r3, [r3, #0]
 8015828:	4618      	mov	r0, r3
 801582a:	f7f7 ffdb 	bl	800d7e4 <pbuf_free>
    arp_table[i].q = NULL;
 801582e:	490b      	ldr	r1, [pc, #44]	; (801585c <etharp_free_entry+0x60>)
 8015830:	687a      	ldr	r2, [r7, #4]
 8015832:	4613      	mov	r3, r2
 8015834:	005b      	lsls	r3, r3, #1
 8015836:	4413      	add	r3, r2
 8015838:	00db      	lsls	r3, r3, #3
 801583a:	440b      	add	r3, r1
 801583c:	2200      	movs	r2, #0
 801583e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8015840:	4906      	ldr	r1, [pc, #24]	; (801585c <etharp_free_entry+0x60>)
 8015842:	687a      	ldr	r2, [r7, #4]
 8015844:	4613      	mov	r3, r2
 8015846:	005b      	lsls	r3, r3, #1
 8015848:	4413      	add	r3, r2
 801584a:	00db      	lsls	r3, r3, #3
 801584c:	440b      	add	r3, r1
 801584e:	3314      	adds	r3, #20
 8015850:	2200      	movs	r2, #0
 8015852:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8015854:	bf00      	nop
 8015856:	3708      	adds	r7, #8
 8015858:	46bd      	mov	sp, r7
 801585a:	bd80      	pop	{r7, pc}
 801585c:	200004e0 	.word	0x200004e0

08015860 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8015860:	b580      	push	{r7, lr}
 8015862:	b082      	sub	sp, #8
 8015864:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015866:	2300      	movs	r3, #0
 8015868:	607b      	str	r3, [r7, #4]
 801586a:	e096      	b.n	801599a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801586c:	494f      	ldr	r1, [pc, #316]	; (80159ac <etharp_tmr+0x14c>)
 801586e:	687a      	ldr	r2, [r7, #4]
 8015870:	4613      	mov	r3, r2
 8015872:	005b      	lsls	r3, r3, #1
 8015874:	4413      	add	r3, r2
 8015876:	00db      	lsls	r3, r3, #3
 8015878:	440b      	add	r3, r1
 801587a:	3314      	adds	r3, #20
 801587c:	781b      	ldrb	r3, [r3, #0]
 801587e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8015880:	78fb      	ldrb	r3, [r7, #3]
 8015882:	2b00      	cmp	r3, #0
 8015884:	f000 8086 	beq.w	8015994 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8015888:	4948      	ldr	r1, [pc, #288]	; (80159ac <etharp_tmr+0x14c>)
 801588a:	687a      	ldr	r2, [r7, #4]
 801588c:	4613      	mov	r3, r2
 801588e:	005b      	lsls	r3, r3, #1
 8015890:	4413      	add	r3, r2
 8015892:	00db      	lsls	r3, r3, #3
 8015894:	440b      	add	r3, r1
 8015896:	3312      	adds	r3, #18
 8015898:	881b      	ldrh	r3, [r3, #0]
 801589a:	3301      	adds	r3, #1
 801589c:	b298      	uxth	r0, r3
 801589e:	4943      	ldr	r1, [pc, #268]	; (80159ac <etharp_tmr+0x14c>)
 80158a0:	687a      	ldr	r2, [r7, #4]
 80158a2:	4613      	mov	r3, r2
 80158a4:	005b      	lsls	r3, r3, #1
 80158a6:	4413      	add	r3, r2
 80158a8:	00db      	lsls	r3, r3, #3
 80158aa:	440b      	add	r3, r1
 80158ac:	3312      	adds	r3, #18
 80158ae:	4602      	mov	r2, r0
 80158b0:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80158b2:	493e      	ldr	r1, [pc, #248]	; (80159ac <etharp_tmr+0x14c>)
 80158b4:	687a      	ldr	r2, [r7, #4]
 80158b6:	4613      	mov	r3, r2
 80158b8:	005b      	lsls	r3, r3, #1
 80158ba:	4413      	add	r3, r2
 80158bc:	00db      	lsls	r3, r3, #3
 80158be:	440b      	add	r3, r1
 80158c0:	3312      	adds	r3, #18
 80158c2:	881b      	ldrh	r3, [r3, #0]
 80158c4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80158c8:	d215      	bcs.n	80158f6 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80158ca:	4938      	ldr	r1, [pc, #224]	; (80159ac <etharp_tmr+0x14c>)
 80158cc:	687a      	ldr	r2, [r7, #4]
 80158ce:	4613      	mov	r3, r2
 80158d0:	005b      	lsls	r3, r3, #1
 80158d2:	4413      	add	r3, r2
 80158d4:	00db      	lsls	r3, r3, #3
 80158d6:	440b      	add	r3, r1
 80158d8:	3314      	adds	r3, #20
 80158da:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80158dc:	2b01      	cmp	r3, #1
 80158de:	d10e      	bne.n	80158fe <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80158e0:	4932      	ldr	r1, [pc, #200]	; (80159ac <etharp_tmr+0x14c>)
 80158e2:	687a      	ldr	r2, [r7, #4]
 80158e4:	4613      	mov	r3, r2
 80158e6:	005b      	lsls	r3, r3, #1
 80158e8:	4413      	add	r3, r2
 80158ea:	00db      	lsls	r3, r3, #3
 80158ec:	440b      	add	r3, r1
 80158ee:	3312      	adds	r3, #18
 80158f0:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80158f2:	2b04      	cmp	r3, #4
 80158f4:	d903      	bls.n	80158fe <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80158f6:	6878      	ldr	r0, [r7, #4]
 80158f8:	f7ff ff80 	bl	80157fc <etharp_free_entry>
 80158fc:	e04a      	b.n	8015994 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80158fe:	492b      	ldr	r1, [pc, #172]	; (80159ac <etharp_tmr+0x14c>)
 8015900:	687a      	ldr	r2, [r7, #4]
 8015902:	4613      	mov	r3, r2
 8015904:	005b      	lsls	r3, r3, #1
 8015906:	4413      	add	r3, r2
 8015908:	00db      	lsls	r3, r3, #3
 801590a:	440b      	add	r3, r1
 801590c:	3314      	adds	r3, #20
 801590e:	781b      	ldrb	r3, [r3, #0]
 8015910:	2b03      	cmp	r3, #3
 8015912:	d10a      	bne.n	801592a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8015914:	4925      	ldr	r1, [pc, #148]	; (80159ac <etharp_tmr+0x14c>)
 8015916:	687a      	ldr	r2, [r7, #4]
 8015918:	4613      	mov	r3, r2
 801591a:	005b      	lsls	r3, r3, #1
 801591c:	4413      	add	r3, r2
 801591e:	00db      	lsls	r3, r3, #3
 8015920:	440b      	add	r3, r1
 8015922:	3314      	adds	r3, #20
 8015924:	2204      	movs	r2, #4
 8015926:	701a      	strb	r2, [r3, #0]
 8015928:	e034      	b.n	8015994 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801592a:	4920      	ldr	r1, [pc, #128]	; (80159ac <etharp_tmr+0x14c>)
 801592c:	687a      	ldr	r2, [r7, #4]
 801592e:	4613      	mov	r3, r2
 8015930:	005b      	lsls	r3, r3, #1
 8015932:	4413      	add	r3, r2
 8015934:	00db      	lsls	r3, r3, #3
 8015936:	440b      	add	r3, r1
 8015938:	3314      	adds	r3, #20
 801593a:	781b      	ldrb	r3, [r3, #0]
 801593c:	2b04      	cmp	r3, #4
 801593e:	d10a      	bne.n	8015956 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8015940:	491a      	ldr	r1, [pc, #104]	; (80159ac <etharp_tmr+0x14c>)
 8015942:	687a      	ldr	r2, [r7, #4]
 8015944:	4613      	mov	r3, r2
 8015946:	005b      	lsls	r3, r3, #1
 8015948:	4413      	add	r3, r2
 801594a:	00db      	lsls	r3, r3, #3
 801594c:	440b      	add	r3, r1
 801594e:	3314      	adds	r3, #20
 8015950:	2202      	movs	r2, #2
 8015952:	701a      	strb	r2, [r3, #0]
 8015954:	e01e      	b.n	8015994 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8015956:	4915      	ldr	r1, [pc, #84]	; (80159ac <etharp_tmr+0x14c>)
 8015958:	687a      	ldr	r2, [r7, #4]
 801595a:	4613      	mov	r3, r2
 801595c:	005b      	lsls	r3, r3, #1
 801595e:	4413      	add	r3, r2
 8015960:	00db      	lsls	r3, r3, #3
 8015962:	440b      	add	r3, r1
 8015964:	3314      	adds	r3, #20
 8015966:	781b      	ldrb	r3, [r3, #0]
 8015968:	2b01      	cmp	r3, #1
 801596a:	d113      	bne.n	8015994 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801596c:	490f      	ldr	r1, [pc, #60]	; (80159ac <etharp_tmr+0x14c>)
 801596e:	687a      	ldr	r2, [r7, #4]
 8015970:	4613      	mov	r3, r2
 8015972:	005b      	lsls	r3, r3, #1
 8015974:	4413      	add	r3, r2
 8015976:	00db      	lsls	r3, r3, #3
 8015978:	440b      	add	r3, r1
 801597a:	3308      	adds	r3, #8
 801597c:	6818      	ldr	r0, [r3, #0]
 801597e:	687a      	ldr	r2, [r7, #4]
 8015980:	4613      	mov	r3, r2
 8015982:	005b      	lsls	r3, r3, #1
 8015984:	4413      	add	r3, r2
 8015986:	00db      	lsls	r3, r3, #3
 8015988:	4a08      	ldr	r2, [pc, #32]	; (80159ac <etharp_tmr+0x14c>)
 801598a:	4413      	add	r3, r2
 801598c:	3304      	adds	r3, #4
 801598e:	4619      	mov	r1, r3
 8015990:	f000 fe72 	bl	8016678 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	3301      	adds	r3, #1
 8015998:	607b      	str	r3, [r7, #4]
 801599a:	687b      	ldr	r3, [r7, #4]
 801599c:	2b09      	cmp	r3, #9
 801599e:	f77f af65 	ble.w	801586c <etharp_tmr+0xc>
      }
    }
  }
}
 80159a2:	bf00      	nop
 80159a4:	3708      	adds	r7, #8
 80159a6:	46bd      	mov	sp, r7
 80159a8:	bd80      	pop	{r7, pc}
 80159aa:	bf00      	nop
 80159ac:	200004e0 	.word	0x200004e0

080159b0 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80159b0:	b580      	push	{r7, lr}
 80159b2:	b08a      	sub	sp, #40	; 0x28
 80159b4:	af00      	add	r7, sp, #0
 80159b6:	60f8      	str	r0, [r7, #12]
 80159b8:	460b      	mov	r3, r1
 80159ba:	607a      	str	r2, [r7, #4]
 80159bc:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80159be:	230a      	movs	r3, #10
 80159c0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80159c2:	230a      	movs	r3, #10
 80159c4:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80159c6:	230a      	movs	r3, #10
 80159c8:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 80159ca:	2300      	movs	r3, #0
 80159cc:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80159ce:	230a      	movs	r3, #10
 80159d0:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80159d2:	2300      	movs	r3, #0
 80159d4:	83bb      	strh	r3, [r7, #28]
 80159d6:	2300      	movs	r3, #0
 80159d8:	837b      	strh	r3, [r7, #26]
 80159da:	2300      	movs	r3, #0
 80159dc:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80159de:	2300      	movs	r3, #0
 80159e0:	843b      	strh	r3, [r7, #32]
 80159e2:	e0ae      	b.n	8015b42 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80159e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80159e8:	49a6      	ldr	r1, [pc, #664]	; (8015c84 <etharp_find_entry+0x2d4>)
 80159ea:	4613      	mov	r3, r2
 80159ec:	005b      	lsls	r3, r3, #1
 80159ee:	4413      	add	r3, r2
 80159f0:	00db      	lsls	r3, r3, #3
 80159f2:	440b      	add	r3, r1
 80159f4:	3314      	adds	r3, #20
 80159f6:	781b      	ldrb	r3, [r3, #0]
 80159f8:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80159fa:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80159fe:	2b0a      	cmp	r3, #10
 8015a00:	d105      	bne.n	8015a0e <etharp_find_entry+0x5e>
 8015a02:	7dfb      	ldrb	r3, [r7, #23]
 8015a04:	2b00      	cmp	r3, #0
 8015a06:	d102      	bne.n	8015a0e <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8015a08:	8c3b      	ldrh	r3, [r7, #32]
 8015a0a:	847b      	strh	r3, [r7, #34]	; 0x22
 8015a0c:	e095      	b.n	8015b3a <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8015a0e:	7dfb      	ldrb	r3, [r7, #23]
 8015a10:	2b00      	cmp	r3, #0
 8015a12:	f000 8092 	beq.w	8015b3a <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8015a16:	7dfb      	ldrb	r3, [r7, #23]
 8015a18:	2b01      	cmp	r3, #1
 8015a1a:	d009      	beq.n	8015a30 <etharp_find_entry+0x80>
 8015a1c:	7dfb      	ldrb	r3, [r7, #23]
 8015a1e:	2b01      	cmp	r3, #1
 8015a20:	d806      	bhi.n	8015a30 <etharp_find_entry+0x80>
 8015a22:	4b99      	ldr	r3, [pc, #612]	; (8015c88 <etharp_find_entry+0x2d8>)
 8015a24:	f44f 7292 	mov.w	r2, #292	; 0x124
 8015a28:	4998      	ldr	r1, [pc, #608]	; (8015c8c <etharp_find_entry+0x2dc>)
 8015a2a:	4899      	ldr	r0, [pc, #612]	; (8015c90 <etharp_find_entry+0x2e0>)
 8015a2c:	f002 ff54 	bl	80188d8 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8015a30:	68fb      	ldr	r3, [r7, #12]
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	d020      	beq.n	8015a78 <etharp_find_entry+0xc8>
 8015a36:	68fb      	ldr	r3, [r7, #12]
 8015a38:	6819      	ldr	r1, [r3, #0]
 8015a3a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015a3e:	4891      	ldr	r0, [pc, #580]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015a40:	4613      	mov	r3, r2
 8015a42:	005b      	lsls	r3, r3, #1
 8015a44:	4413      	add	r3, r2
 8015a46:	00db      	lsls	r3, r3, #3
 8015a48:	4403      	add	r3, r0
 8015a4a:	3304      	adds	r3, #4
 8015a4c:	681b      	ldr	r3, [r3, #0]
 8015a4e:	4299      	cmp	r1, r3
 8015a50:	d112      	bne.n	8015a78 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	2b00      	cmp	r3, #0
 8015a56:	d00c      	beq.n	8015a72 <etharp_find_entry+0xc2>
 8015a58:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015a5c:	4989      	ldr	r1, [pc, #548]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015a5e:	4613      	mov	r3, r2
 8015a60:	005b      	lsls	r3, r3, #1
 8015a62:	4413      	add	r3, r2
 8015a64:	00db      	lsls	r3, r3, #3
 8015a66:	440b      	add	r3, r1
 8015a68:	3308      	adds	r3, #8
 8015a6a:	681b      	ldr	r3, [r3, #0]
 8015a6c:	687a      	ldr	r2, [r7, #4]
 8015a6e:	429a      	cmp	r2, r3
 8015a70:	d102      	bne.n	8015a78 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8015a72:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015a76:	e100      	b.n	8015c7a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8015a78:	7dfb      	ldrb	r3, [r7, #23]
 8015a7a:	2b01      	cmp	r3, #1
 8015a7c:	d140      	bne.n	8015b00 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8015a7e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015a82:	4980      	ldr	r1, [pc, #512]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015a84:	4613      	mov	r3, r2
 8015a86:	005b      	lsls	r3, r3, #1
 8015a88:	4413      	add	r3, r2
 8015a8a:	00db      	lsls	r3, r3, #3
 8015a8c:	440b      	add	r3, r1
 8015a8e:	681b      	ldr	r3, [r3, #0]
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d01a      	beq.n	8015aca <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8015a94:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015a98:	497a      	ldr	r1, [pc, #488]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015a9a:	4613      	mov	r3, r2
 8015a9c:	005b      	lsls	r3, r3, #1
 8015a9e:	4413      	add	r3, r2
 8015aa0:	00db      	lsls	r3, r3, #3
 8015aa2:	440b      	add	r3, r1
 8015aa4:	3312      	adds	r3, #18
 8015aa6:	881b      	ldrh	r3, [r3, #0]
 8015aa8:	8bba      	ldrh	r2, [r7, #28]
 8015aaa:	429a      	cmp	r2, r3
 8015aac:	d845      	bhi.n	8015b3a <etharp_find_entry+0x18a>
            old_queue = i;
 8015aae:	8c3b      	ldrh	r3, [r7, #32]
 8015ab0:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8015ab2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015ab6:	4973      	ldr	r1, [pc, #460]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015ab8:	4613      	mov	r3, r2
 8015aba:	005b      	lsls	r3, r3, #1
 8015abc:	4413      	add	r3, r2
 8015abe:	00db      	lsls	r3, r3, #3
 8015ac0:	440b      	add	r3, r1
 8015ac2:	3312      	adds	r3, #18
 8015ac4:	881b      	ldrh	r3, [r3, #0]
 8015ac6:	83bb      	strh	r3, [r7, #28]
 8015ac8:	e037      	b.n	8015b3a <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8015aca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015ace:	496d      	ldr	r1, [pc, #436]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015ad0:	4613      	mov	r3, r2
 8015ad2:	005b      	lsls	r3, r3, #1
 8015ad4:	4413      	add	r3, r2
 8015ad6:	00db      	lsls	r3, r3, #3
 8015ad8:	440b      	add	r3, r1
 8015ada:	3312      	adds	r3, #18
 8015adc:	881b      	ldrh	r3, [r3, #0]
 8015ade:	8b7a      	ldrh	r2, [r7, #26]
 8015ae0:	429a      	cmp	r2, r3
 8015ae2:	d82a      	bhi.n	8015b3a <etharp_find_entry+0x18a>
            old_pending = i;
 8015ae4:	8c3b      	ldrh	r3, [r7, #32]
 8015ae6:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8015ae8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015aec:	4965      	ldr	r1, [pc, #404]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015aee:	4613      	mov	r3, r2
 8015af0:	005b      	lsls	r3, r3, #1
 8015af2:	4413      	add	r3, r2
 8015af4:	00db      	lsls	r3, r3, #3
 8015af6:	440b      	add	r3, r1
 8015af8:	3312      	adds	r3, #18
 8015afa:	881b      	ldrh	r3, [r3, #0]
 8015afc:	837b      	strh	r3, [r7, #26]
 8015afe:	e01c      	b.n	8015b3a <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8015b00:	7dfb      	ldrb	r3, [r7, #23]
 8015b02:	2b01      	cmp	r3, #1
 8015b04:	d919      	bls.n	8015b3a <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8015b06:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015b0a:	495e      	ldr	r1, [pc, #376]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015b0c:	4613      	mov	r3, r2
 8015b0e:	005b      	lsls	r3, r3, #1
 8015b10:	4413      	add	r3, r2
 8015b12:	00db      	lsls	r3, r3, #3
 8015b14:	440b      	add	r3, r1
 8015b16:	3312      	adds	r3, #18
 8015b18:	881b      	ldrh	r3, [r3, #0]
 8015b1a:	8b3a      	ldrh	r2, [r7, #24]
 8015b1c:	429a      	cmp	r2, r3
 8015b1e:	d80c      	bhi.n	8015b3a <etharp_find_entry+0x18a>
            old_stable = i;
 8015b20:	8c3b      	ldrh	r3, [r7, #32]
 8015b22:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8015b24:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015b28:	4956      	ldr	r1, [pc, #344]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015b2a:	4613      	mov	r3, r2
 8015b2c:	005b      	lsls	r3, r3, #1
 8015b2e:	4413      	add	r3, r2
 8015b30:	00db      	lsls	r3, r3, #3
 8015b32:	440b      	add	r3, r1
 8015b34:	3312      	adds	r3, #18
 8015b36:	881b      	ldrh	r3, [r3, #0]
 8015b38:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015b3a:	8c3b      	ldrh	r3, [r7, #32]
 8015b3c:	3301      	adds	r3, #1
 8015b3e:	b29b      	uxth	r3, r3
 8015b40:	843b      	strh	r3, [r7, #32]
 8015b42:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015b46:	2b09      	cmp	r3, #9
 8015b48:	f77f af4c 	ble.w	80159e4 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8015b4c:	7afb      	ldrb	r3, [r7, #11]
 8015b4e:	f003 0302 	and.w	r3, r3, #2
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d108      	bne.n	8015b68 <etharp_find_entry+0x1b8>
 8015b56:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8015b5a:	2b0a      	cmp	r3, #10
 8015b5c:	d107      	bne.n	8015b6e <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8015b5e:	7afb      	ldrb	r3, [r7, #11]
 8015b60:	f003 0301 	and.w	r3, r3, #1
 8015b64:	2b00      	cmp	r3, #0
 8015b66:	d102      	bne.n	8015b6e <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8015b68:	f04f 33ff 	mov.w	r3, #4294967295
 8015b6c:	e085      	b.n	8015c7a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8015b6e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8015b72:	2b09      	cmp	r3, #9
 8015b74:	dc02      	bgt.n	8015b7c <etharp_find_entry+0x1cc>
    i = empty;
 8015b76:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015b78:	843b      	strh	r3, [r7, #32]
 8015b7a:	e039      	b.n	8015bf0 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8015b7c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8015b80:	2b09      	cmp	r3, #9
 8015b82:	dc14      	bgt.n	8015bae <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8015b84:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015b86:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8015b88:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015b8c:	493d      	ldr	r1, [pc, #244]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015b8e:	4613      	mov	r3, r2
 8015b90:	005b      	lsls	r3, r3, #1
 8015b92:	4413      	add	r3, r2
 8015b94:	00db      	lsls	r3, r3, #3
 8015b96:	440b      	add	r3, r1
 8015b98:	681b      	ldr	r3, [r3, #0]
 8015b9a:	2b00      	cmp	r3, #0
 8015b9c:	d018      	beq.n	8015bd0 <etharp_find_entry+0x220>
 8015b9e:	4b3a      	ldr	r3, [pc, #232]	; (8015c88 <etharp_find_entry+0x2d8>)
 8015ba0:	f240 126d 	movw	r2, #365	; 0x16d
 8015ba4:	493b      	ldr	r1, [pc, #236]	; (8015c94 <etharp_find_entry+0x2e4>)
 8015ba6:	483a      	ldr	r0, [pc, #232]	; (8015c90 <etharp_find_entry+0x2e0>)
 8015ba8:	f002 fe96 	bl	80188d8 <iprintf>
 8015bac:	e010      	b.n	8015bd0 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8015bae:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8015bb2:	2b09      	cmp	r3, #9
 8015bb4:	dc02      	bgt.n	8015bbc <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8015bb6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8015bb8:	843b      	strh	r3, [r7, #32]
 8015bba:	e009      	b.n	8015bd0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8015bbc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8015bc0:	2b09      	cmp	r3, #9
 8015bc2:	dc02      	bgt.n	8015bca <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8015bc4:	8bfb      	ldrh	r3, [r7, #30]
 8015bc6:	843b      	strh	r3, [r7, #32]
 8015bc8:	e002      	b.n	8015bd0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8015bca:	f04f 33ff 	mov.w	r3, #4294967295
 8015bce:	e054      	b.n	8015c7a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8015bd0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015bd4:	2b09      	cmp	r3, #9
 8015bd6:	dd06      	ble.n	8015be6 <etharp_find_entry+0x236>
 8015bd8:	4b2b      	ldr	r3, [pc, #172]	; (8015c88 <etharp_find_entry+0x2d8>)
 8015bda:	f240 127f 	movw	r2, #383	; 0x17f
 8015bde:	492e      	ldr	r1, [pc, #184]	; (8015c98 <etharp_find_entry+0x2e8>)
 8015be0:	482b      	ldr	r0, [pc, #172]	; (8015c90 <etharp_find_entry+0x2e0>)
 8015be2:	f002 fe79 	bl	80188d8 <iprintf>
    etharp_free_entry(i);
 8015be6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015bea:	4618      	mov	r0, r3
 8015bec:	f7ff fe06 	bl	80157fc <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8015bf0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015bf4:	2b09      	cmp	r3, #9
 8015bf6:	dd06      	ble.n	8015c06 <etharp_find_entry+0x256>
 8015bf8:	4b23      	ldr	r3, [pc, #140]	; (8015c88 <etharp_find_entry+0x2d8>)
 8015bfa:	f240 1283 	movw	r2, #387	; 0x183
 8015bfe:	4926      	ldr	r1, [pc, #152]	; (8015c98 <etharp_find_entry+0x2e8>)
 8015c00:	4823      	ldr	r0, [pc, #140]	; (8015c90 <etharp_find_entry+0x2e0>)
 8015c02:	f002 fe69 	bl	80188d8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8015c06:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015c0a:	491e      	ldr	r1, [pc, #120]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015c0c:	4613      	mov	r3, r2
 8015c0e:	005b      	lsls	r3, r3, #1
 8015c10:	4413      	add	r3, r2
 8015c12:	00db      	lsls	r3, r3, #3
 8015c14:	440b      	add	r3, r1
 8015c16:	3314      	adds	r3, #20
 8015c18:	781b      	ldrb	r3, [r3, #0]
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d006      	beq.n	8015c2c <etharp_find_entry+0x27c>
 8015c1e:	4b1a      	ldr	r3, [pc, #104]	; (8015c88 <etharp_find_entry+0x2d8>)
 8015c20:	f240 1285 	movw	r2, #389	; 0x185
 8015c24:	491d      	ldr	r1, [pc, #116]	; (8015c9c <etharp_find_entry+0x2ec>)
 8015c26:	481a      	ldr	r0, [pc, #104]	; (8015c90 <etharp_find_entry+0x2e0>)
 8015c28:	f002 fe56 	bl	80188d8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8015c2c:	68fb      	ldr	r3, [r7, #12]
 8015c2e:	2b00      	cmp	r3, #0
 8015c30:	d00b      	beq.n	8015c4a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8015c32:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015c36:	68fb      	ldr	r3, [r7, #12]
 8015c38:	6819      	ldr	r1, [r3, #0]
 8015c3a:	4812      	ldr	r0, [pc, #72]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015c3c:	4613      	mov	r3, r2
 8015c3e:	005b      	lsls	r3, r3, #1
 8015c40:	4413      	add	r3, r2
 8015c42:	00db      	lsls	r3, r3, #3
 8015c44:	4403      	add	r3, r0
 8015c46:	3304      	adds	r3, #4
 8015c48:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8015c4a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015c4e:	490d      	ldr	r1, [pc, #52]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015c50:	4613      	mov	r3, r2
 8015c52:	005b      	lsls	r3, r3, #1
 8015c54:	4413      	add	r3, r2
 8015c56:	00db      	lsls	r3, r3, #3
 8015c58:	440b      	add	r3, r1
 8015c5a:	3312      	adds	r3, #18
 8015c5c:	2200      	movs	r2, #0
 8015c5e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8015c60:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015c64:	4907      	ldr	r1, [pc, #28]	; (8015c84 <etharp_find_entry+0x2d4>)
 8015c66:	4613      	mov	r3, r2
 8015c68:	005b      	lsls	r3, r3, #1
 8015c6a:	4413      	add	r3, r2
 8015c6c:	00db      	lsls	r3, r3, #3
 8015c6e:	440b      	add	r3, r1
 8015c70:	3308      	adds	r3, #8
 8015c72:	687a      	ldr	r2, [r7, #4]
 8015c74:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8015c76:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8015c7a:	4618      	mov	r0, r3
 8015c7c:	3728      	adds	r7, #40	; 0x28
 8015c7e:	46bd      	mov	sp, r7
 8015c80:	bd80      	pop	{r7, pc}
 8015c82:	bf00      	nop
 8015c84:	200004e0 	.word	0x200004e0
 8015c88:	08020294 	.word	0x08020294
 8015c8c:	080202cc 	.word	0x080202cc
 8015c90:	0802030c 	.word	0x0802030c
 8015c94:	08020334 	.word	0x08020334
 8015c98:	0802034c 	.word	0x0802034c
 8015c9c:	08020360 	.word	0x08020360

08015ca0 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8015ca0:	b580      	push	{r7, lr}
 8015ca2:	b088      	sub	sp, #32
 8015ca4:	af02      	add	r7, sp, #8
 8015ca6:	60f8      	str	r0, [r7, #12]
 8015ca8:	60b9      	str	r1, [r7, #8]
 8015caa:	607a      	str	r2, [r7, #4]
 8015cac:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8015cae:	68fb      	ldr	r3, [r7, #12]
 8015cb0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015cb4:	2b06      	cmp	r3, #6
 8015cb6:	d006      	beq.n	8015cc6 <etharp_update_arp_entry+0x26>
 8015cb8:	4b48      	ldr	r3, [pc, #288]	; (8015ddc <etharp_update_arp_entry+0x13c>)
 8015cba:	f240 12a9 	movw	r2, #425	; 0x1a9
 8015cbe:	4948      	ldr	r1, [pc, #288]	; (8015de0 <etharp_update_arp_entry+0x140>)
 8015cc0:	4848      	ldr	r0, [pc, #288]	; (8015de4 <etharp_update_arp_entry+0x144>)
 8015cc2:	f002 fe09 	bl	80188d8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8015cc6:	68bb      	ldr	r3, [r7, #8]
 8015cc8:	2b00      	cmp	r3, #0
 8015cca:	d012      	beq.n	8015cf2 <etharp_update_arp_entry+0x52>
 8015ccc:	68bb      	ldr	r3, [r7, #8]
 8015cce:	681b      	ldr	r3, [r3, #0]
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d00e      	beq.n	8015cf2 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8015cd4:	68bb      	ldr	r3, [r7, #8]
 8015cd6:	681b      	ldr	r3, [r3, #0]
 8015cd8:	68f9      	ldr	r1, [r7, #12]
 8015cda:	4618      	mov	r0, r3
 8015cdc:	f001 f91e 	bl	8016f1c <ip4_addr_isbroadcast_u32>
 8015ce0:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d105      	bne.n	8015cf2 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8015ce6:	68bb      	ldr	r3, [r7, #8]
 8015ce8:	681b      	ldr	r3, [r3, #0]
 8015cea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8015cee:	2be0      	cmp	r3, #224	; 0xe0
 8015cf0:	d102      	bne.n	8015cf8 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8015cf2:	f06f 030f 	mvn.w	r3, #15
 8015cf6:	e06c      	b.n	8015dd2 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8015cf8:	78fb      	ldrb	r3, [r7, #3]
 8015cfa:	68fa      	ldr	r2, [r7, #12]
 8015cfc:	4619      	mov	r1, r3
 8015cfe:	68b8      	ldr	r0, [r7, #8]
 8015d00:	f7ff fe56 	bl	80159b0 <etharp_find_entry>
 8015d04:	4603      	mov	r3, r0
 8015d06:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8015d08:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8015d0c:	2b00      	cmp	r3, #0
 8015d0e:	da02      	bge.n	8015d16 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8015d10:	8afb      	ldrh	r3, [r7, #22]
 8015d12:	b25b      	sxtb	r3, r3
 8015d14:	e05d      	b.n	8015dd2 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8015d16:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015d1a:	4933      	ldr	r1, [pc, #204]	; (8015de8 <etharp_update_arp_entry+0x148>)
 8015d1c:	4613      	mov	r3, r2
 8015d1e:	005b      	lsls	r3, r3, #1
 8015d20:	4413      	add	r3, r2
 8015d22:	00db      	lsls	r3, r3, #3
 8015d24:	440b      	add	r3, r1
 8015d26:	3314      	adds	r3, #20
 8015d28:	2202      	movs	r2, #2
 8015d2a:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8015d2c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015d30:	492d      	ldr	r1, [pc, #180]	; (8015de8 <etharp_update_arp_entry+0x148>)
 8015d32:	4613      	mov	r3, r2
 8015d34:	005b      	lsls	r3, r3, #1
 8015d36:	4413      	add	r3, r2
 8015d38:	00db      	lsls	r3, r3, #3
 8015d3a:	440b      	add	r3, r1
 8015d3c:	3308      	adds	r3, #8
 8015d3e:	68fa      	ldr	r2, [r7, #12]
 8015d40:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8015d42:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015d46:	4613      	mov	r3, r2
 8015d48:	005b      	lsls	r3, r3, #1
 8015d4a:	4413      	add	r3, r2
 8015d4c:	00db      	lsls	r3, r3, #3
 8015d4e:	3308      	adds	r3, #8
 8015d50:	4a25      	ldr	r2, [pc, #148]	; (8015de8 <etharp_update_arp_entry+0x148>)
 8015d52:	4413      	add	r3, r2
 8015d54:	3304      	adds	r3, #4
 8015d56:	2206      	movs	r2, #6
 8015d58:	6879      	ldr	r1, [r7, #4]
 8015d5a:	4618      	mov	r0, r3
 8015d5c:	f002 f88b 	bl	8017e76 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8015d60:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015d64:	4920      	ldr	r1, [pc, #128]	; (8015de8 <etharp_update_arp_entry+0x148>)
 8015d66:	4613      	mov	r3, r2
 8015d68:	005b      	lsls	r3, r3, #1
 8015d6a:	4413      	add	r3, r2
 8015d6c:	00db      	lsls	r3, r3, #3
 8015d6e:	440b      	add	r3, r1
 8015d70:	3312      	adds	r3, #18
 8015d72:	2200      	movs	r2, #0
 8015d74:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8015d76:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015d7a:	491b      	ldr	r1, [pc, #108]	; (8015de8 <etharp_update_arp_entry+0x148>)
 8015d7c:	4613      	mov	r3, r2
 8015d7e:	005b      	lsls	r3, r3, #1
 8015d80:	4413      	add	r3, r2
 8015d82:	00db      	lsls	r3, r3, #3
 8015d84:	440b      	add	r3, r1
 8015d86:	681b      	ldr	r3, [r3, #0]
 8015d88:	2b00      	cmp	r3, #0
 8015d8a:	d021      	beq.n	8015dd0 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8015d8c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015d90:	4915      	ldr	r1, [pc, #84]	; (8015de8 <etharp_update_arp_entry+0x148>)
 8015d92:	4613      	mov	r3, r2
 8015d94:	005b      	lsls	r3, r3, #1
 8015d96:	4413      	add	r3, r2
 8015d98:	00db      	lsls	r3, r3, #3
 8015d9a:	440b      	add	r3, r1
 8015d9c:	681b      	ldr	r3, [r3, #0]
 8015d9e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8015da0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015da4:	4910      	ldr	r1, [pc, #64]	; (8015de8 <etharp_update_arp_entry+0x148>)
 8015da6:	4613      	mov	r3, r2
 8015da8:	005b      	lsls	r3, r3, #1
 8015daa:	4413      	add	r3, r2
 8015dac:	00db      	lsls	r3, r3, #3
 8015dae:	440b      	add	r3, r1
 8015db0:	2200      	movs	r2, #0
 8015db2:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8015db4:	68fb      	ldr	r3, [r7, #12]
 8015db6:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 8015dba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8015dbe:	9300      	str	r3, [sp, #0]
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	6939      	ldr	r1, [r7, #16]
 8015dc4:	68f8      	ldr	r0, [r7, #12]
 8015dc6:	f001 ffad 	bl	8017d24 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8015dca:	6938      	ldr	r0, [r7, #16]
 8015dcc:	f7f7 fd0a 	bl	800d7e4 <pbuf_free>
  }
  return ERR_OK;
 8015dd0:	2300      	movs	r3, #0
}
 8015dd2:	4618      	mov	r0, r3
 8015dd4:	3718      	adds	r7, #24
 8015dd6:	46bd      	mov	sp, r7
 8015dd8:	bd80      	pop	{r7, pc}
 8015dda:	bf00      	nop
 8015ddc:	08020294 	.word	0x08020294
 8015de0:	0802038c 	.word	0x0802038c
 8015de4:	0802030c 	.word	0x0802030c
 8015de8:	200004e0 	.word	0x200004e0

08015dec <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8015dec:	b580      	push	{r7, lr}
 8015dee:	b084      	sub	sp, #16
 8015df0:	af00      	add	r7, sp, #0
 8015df2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015df4:	2300      	movs	r3, #0
 8015df6:	60fb      	str	r3, [r7, #12]
 8015df8:	e01e      	b.n	8015e38 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8015dfa:	4913      	ldr	r1, [pc, #76]	; (8015e48 <etharp_cleanup_netif+0x5c>)
 8015dfc:	68fa      	ldr	r2, [r7, #12]
 8015dfe:	4613      	mov	r3, r2
 8015e00:	005b      	lsls	r3, r3, #1
 8015e02:	4413      	add	r3, r2
 8015e04:	00db      	lsls	r3, r3, #3
 8015e06:	440b      	add	r3, r1
 8015e08:	3314      	adds	r3, #20
 8015e0a:	781b      	ldrb	r3, [r3, #0]
 8015e0c:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8015e0e:	7afb      	ldrb	r3, [r7, #11]
 8015e10:	2b00      	cmp	r3, #0
 8015e12:	d00e      	beq.n	8015e32 <etharp_cleanup_netif+0x46>
 8015e14:	490c      	ldr	r1, [pc, #48]	; (8015e48 <etharp_cleanup_netif+0x5c>)
 8015e16:	68fa      	ldr	r2, [r7, #12]
 8015e18:	4613      	mov	r3, r2
 8015e1a:	005b      	lsls	r3, r3, #1
 8015e1c:	4413      	add	r3, r2
 8015e1e:	00db      	lsls	r3, r3, #3
 8015e20:	440b      	add	r3, r1
 8015e22:	3308      	adds	r3, #8
 8015e24:	681b      	ldr	r3, [r3, #0]
 8015e26:	687a      	ldr	r2, [r7, #4]
 8015e28:	429a      	cmp	r2, r3
 8015e2a:	d102      	bne.n	8015e32 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8015e2c:	68f8      	ldr	r0, [r7, #12]
 8015e2e:	f7ff fce5 	bl	80157fc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015e32:	68fb      	ldr	r3, [r7, #12]
 8015e34:	3301      	adds	r3, #1
 8015e36:	60fb      	str	r3, [r7, #12]
 8015e38:	68fb      	ldr	r3, [r7, #12]
 8015e3a:	2b09      	cmp	r3, #9
 8015e3c:	dddd      	ble.n	8015dfa <etharp_cleanup_netif+0xe>
    }
  }
}
 8015e3e:	bf00      	nop
 8015e40:	3710      	adds	r7, #16
 8015e42:	46bd      	mov	sp, r7
 8015e44:	bd80      	pop	{r7, pc}
 8015e46:	bf00      	nop
 8015e48:	200004e0 	.word	0x200004e0

08015e4c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8015e4c:	b5b0      	push	{r4, r5, r7, lr}
 8015e4e:	b08a      	sub	sp, #40	; 0x28
 8015e50:	af04      	add	r7, sp, #16
 8015e52:	6078      	str	r0, [r7, #4]
 8015e54:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8015e56:	683b      	ldr	r3, [r7, #0]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d107      	bne.n	8015e6c <etharp_input+0x20>
 8015e5c:	4b3f      	ldr	r3, [pc, #252]	; (8015f5c <etharp_input+0x110>)
 8015e5e:	f240 228a 	movw	r2, #650	; 0x28a
 8015e62:	493f      	ldr	r1, [pc, #252]	; (8015f60 <etharp_input+0x114>)
 8015e64:	483f      	ldr	r0, [pc, #252]	; (8015f64 <etharp_input+0x118>)
 8015e66:	f002 fd37 	bl	80188d8 <iprintf>
 8015e6a:	e074      	b.n	8015f56 <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	685b      	ldr	r3, [r3, #4]
 8015e70:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8015e72:	693b      	ldr	r3, [r7, #16]
 8015e74:	881b      	ldrh	r3, [r3, #0]
 8015e76:	b29b      	uxth	r3, r3
 8015e78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015e7c:	d10c      	bne.n	8015e98 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8015e7e:	693b      	ldr	r3, [r7, #16]
 8015e80:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8015e82:	2b06      	cmp	r3, #6
 8015e84:	d108      	bne.n	8015e98 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8015e86:	693b      	ldr	r3, [r7, #16]
 8015e88:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8015e8a:	2b04      	cmp	r3, #4
 8015e8c:	d104      	bne.n	8015e98 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8015e8e:	693b      	ldr	r3, [r7, #16]
 8015e90:	885b      	ldrh	r3, [r3, #2]
 8015e92:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8015e94:	2b08      	cmp	r3, #8
 8015e96:	d003      	beq.n	8015ea0 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8015e98:	6878      	ldr	r0, [r7, #4]
 8015e9a:	f7f7 fca3 	bl	800d7e4 <pbuf_free>
    return;
 8015e9e:	e05a      	b.n	8015f56 <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8015ea0:	693b      	ldr	r3, [r7, #16]
 8015ea2:	330e      	adds	r3, #14
 8015ea4:	681b      	ldr	r3, [r3, #0]
 8015ea6:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8015ea8:	693b      	ldr	r3, [r7, #16]
 8015eaa:	3318      	adds	r3, #24
 8015eac:	681b      	ldr	r3, [r3, #0]
 8015eae:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8015eb0:	683b      	ldr	r3, [r7, #0]
 8015eb2:	3304      	adds	r3, #4
 8015eb4:	681b      	ldr	r3, [r3, #0]
 8015eb6:	2b00      	cmp	r3, #0
 8015eb8:	d102      	bne.n	8015ec0 <etharp_input+0x74>
    for_us = 0;
 8015eba:	2300      	movs	r3, #0
 8015ebc:	75fb      	strb	r3, [r7, #23]
 8015ebe:	e009      	b.n	8015ed4 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8015ec0:	68ba      	ldr	r2, [r7, #8]
 8015ec2:	683b      	ldr	r3, [r7, #0]
 8015ec4:	3304      	adds	r3, #4
 8015ec6:	681b      	ldr	r3, [r3, #0]
 8015ec8:	429a      	cmp	r2, r3
 8015eca:	bf0c      	ite	eq
 8015ecc:	2301      	moveq	r3, #1
 8015ece:	2300      	movne	r3, #0
 8015ed0:	b2db      	uxtb	r3, r3
 8015ed2:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8015ed4:	693b      	ldr	r3, [r7, #16]
 8015ed6:	f103 0208 	add.w	r2, r3, #8
 8015eda:	7dfb      	ldrb	r3, [r7, #23]
 8015edc:	2b00      	cmp	r3, #0
 8015ede:	d001      	beq.n	8015ee4 <etharp_input+0x98>
 8015ee0:	2301      	movs	r3, #1
 8015ee2:	e000      	b.n	8015ee6 <etharp_input+0x9a>
 8015ee4:	2302      	movs	r3, #2
 8015ee6:	f107 010c 	add.w	r1, r7, #12
 8015eea:	6838      	ldr	r0, [r7, #0]
 8015eec:	f7ff fed8 	bl	8015ca0 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8015ef0:	693b      	ldr	r3, [r7, #16]
 8015ef2:	88db      	ldrh	r3, [r3, #6]
 8015ef4:	b29b      	uxth	r3, r3
 8015ef6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015efa:	d003      	beq.n	8015f04 <etharp_input+0xb8>
 8015efc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015f00:	d01e      	beq.n	8015f40 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8015f02:	e025      	b.n	8015f50 <etharp_input+0x104>
      if (for_us) {
 8015f04:	7dfb      	ldrb	r3, [r7, #23]
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d021      	beq.n	8015f4e <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8015f0a:	683b      	ldr	r3, [r7, #0]
 8015f0c:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 8015f10:	693b      	ldr	r3, [r7, #16]
 8015f12:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8015f16:	683b      	ldr	r3, [r7, #0]
 8015f18:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 8015f1c:	683b      	ldr	r3, [r7, #0]
 8015f1e:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8015f20:	693a      	ldr	r2, [r7, #16]
 8015f22:	3208      	adds	r2, #8
        etharp_raw(netif,
 8015f24:	2102      	movs	r1, #2
 8015f26:	9103      	str	r1, [sp, #12]
 8015f28:	f107 010c 	add.w	r1, r7, #12
 8015f2c:	9102      	str	r1, [sp, #8]
 8015f2e:	9201      	str	r2, [sp, #4]
 8015f30:	9300      	str	r3, [sp, #0]
 8015f32:	462b      	mov	r3, r5
 8015f34:	4622      	mov	r2, r4
 8015f36:	4601      	mov	r1, r0
 8015f38:	6838      	ldr	r0, [r7, #0]
 8015f3a:	f000 faef 	bl	801651c <etharp_raw>
      break;
 8015f3e:	e006      	b.n	8015f4e <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 8015f40:	f107 030c 	add.w	r3, r7, #12
 8015f44:	4619      	mov	r1, r3
 8015f46:	6838      	ldr	r0, [r7, #0]
 8015f48:	f7fe f9fe 	bl	8014348 <dhcp_arp_reply>
      break;
 8015f4c:	e000      	b.n	8015f50 <etharp_input+0x104>
      break;
 8015f4e:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8015f50:	6878      	ldr	r0, [r7, #4]
 8015f52:	f7f7 fc47 	bl	800d7e4 <pbuf_free>
}
 8015f56:	3718      	adds	r7, #24
 8015f58:	46bd      	mov	sp, r7
 8015f5a:	bdb0      	pop	{r4, r5, r7, pc}
 8015f5c:	08020294 	.word	0x08020294
 8015f60:	080203e4 	.word	0x080203e4
 8015f64:	0802030c 	.word	0x0802030c

08015f68 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8015f68:	b580      	push	{r7, lr}
 8015f6a:	b086      	sub	sp, #24
 8015f6c:	af02      	add	r7, sp, #8
 8015f6e:	60f8      	str	r0, [r7, #12]
 8015f70:	60b9      	str	r1, [r7, #8]
 8015f72:	4613      	mov	r3, r2
 8015f74:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8015f76:	79fa      	ldrb	r2, [r7, #7]
 8015f78:	4944      	ldr	r1, [pc, #272]	; (801608c <etharp_output_to_arp_index+0x124>)
 8015f7a:	4613      	mov	r3, r2
 8015f7c:	005b      	lsls	r3, r3, #1
 8015f7e:	4413      	add	r3, r2
 8015f80:	00db      	lsls	r3, r3, #3
 8015f82:	440b      	add	r3, r1
 8015f84:	3314      	adds	r3, #20
 8015f86:	781b      	ldrb	r3, [r3, #0]
 8015f88:	2b01      	cmp	r3, #1
 8015f8a:	d806      	bhi.n	8015f9a <etharp_output_to_arp_index+0x32>
 8015f8c:	4b40      	ldr	r3, [pc, #256]	; (8016090 <etharp_output_to_arp_index+0x128>)
 8015f8e:	f240 22ef 	movw	r2, #751	; 0x2ef
 8015f92:	4940      	ldr	r1, [pc, #256]	; (8016094 <etharp_output_to_arp_index+0x12c>)
 8015f94:	4840      	ldr	r0, [pc, #256]	; (8016098 <etharp_output_to_arp_index+0x130>)
 8015f96:	f002 fc9f 	bl	80188d8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8015f9a:	79fa      	ldrb	r2, [r7, #7]
 8015f9c:	493b      	ldr	r1, [pc, #236]	; (801608c <etharp_output_to_arp_index+0x124>)
 8015f9e:	4613      	mov	r3, r2
 8015fa0:	005b      	lsls	r3, r3, #1
 8015fa2:	4413      	add	r3, r2
 8015fa4:	00db      	lsls	r3, r3, #3
 8015fa6:	440b      	add	r3, r1
 8015fa8:	3314      	adds	r3, #20
 8015faa:	781b      	ldrb	r3, [r3, #0]
 8015fac:	2b02      	cmp	r3, #2
 8015fae:	d153      	bne.n	8016058 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8015fb0:	79fa      	ldrb	r2, [r7, #7]
 8015fb2:	4936      	ldr	r1, [pc, #216]	; (801608c <etharp_output_to_arp_index+0x124>)
 8015fb4:	4613      	mov	r3, r2
 8015fb6:	005b      	lsls	r3, r3, #1
 8015fb8:	4413      	add	r3, r2
 8015fba:	00db      	lsls	r3, r3, #3
 8015fbc:	440b      	add	r3, r1
 8015fbe:	3312      	adds	r3, #18
 8015fc0:	881b      	ldrh	r3, [r3, #0]
 8015fc2:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8015fc6:	d919      	bls.n	8015ffc <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8015fc8:	79fa      	ldrb	r2, [r7, #7]
 8015fca:	4613      	mov	r3, r2
 8015fcc:	005b      	lsls	r3, r3, #1
 8015fce:	4413      	add	r3, r2
 8015fd0:	00db      	lsls	r3, r3, #3
 8015fd2:	4a2e      	ldr	r2, [pc, #184]	; (801608c <etharp_output_to_arp_index+0x124>)
 8015fd4:	4413      	add	r3, r2
 8015fd6:	3304      	adds	r3, #4
 8015fd8:	4619      	mov	r1, r3
 8015fda:	68f8      	ldr	r0, [r7, #12]
 8015fdc:	f000 fb4c 	bl	8016678 <etharp_request>
 8015fe0:	4603      	mov	r3, r0
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	d138      	bne.n	8016058 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8015fe6:	79fa      	ldrb	r2, [r7, #7]
 8015fe8:	4928      	ldr	r1, [pc, #160]	; (801608c <etharp_output_to_arp_index+0x124>)
 8015fea:	4613      	mov	r3, r2
 8015fec:	005b      	lsls	r3, r3, #1
 8015fee:	4413      	add	r3, r2
 8015ff0:	00db      	lsls	r3, r3, #3
 8015ff2:	440b      	add	r3, r1
 8015ff4:	3314      	adds	r3, #20
 8015ff6:	2203      	movs	r2, #3
 8015ff8:	701a      	strb	r2, [r3, #0]
 8015ffa:	e02d      	b.n	8016058 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8015ffc:	79fa      	ldrb	r2, [r7, #7]
 8015ffe:	4923      	ldr	r1, [pc, #140]	; (801608c <etharp_output_to_arp_index+0x124>)
 8016000:	4613      	mov	r3, r2
 8016002:	005b      	lsls	r3, r3, #1
 8016004:	4413      	add	r3, r2
 8016006:	00db      	lsls	r3, r3, #3
 8016008:	440b      	add	r3, r1
 801600a:	3312      	adds	r3, #18
 801600c:	881b      	ldrh	r3, [r3, #0]
 801600e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8016012:	d321      	bcc.n	8016058 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8016014:	79fa      	ldrb	r2, [r7, #7]
 8016016:	4613      	mov	r3, r2
 8016018:	005b      	lsls	r3, r3, #1
 801601a:	4413      	add	r3, r2
 801601c:	00db      	lsls	r3, r3, #3
 801601e:	4a1b      	ldr	r2, [pc, #108]	; (801608c <etharp_output_to_arp_index+0x124>)
 8016020:	4413      	add	r3, r2
 8016022:	1d19      	adds	r1, r3, #4
 8016024:	79fa      	ldrb	r2, [r7, #7]
 8016026:	4613      	mov	r3, r2
 8016028:	005b      	lsls	r3, r3, #1
 801602a:	4413      	add	r3, r2
 801602c:	00db      	lsls	r3, r3, #3
 801602e:	3308      	adds	r3, #8
 8016030:	4a16      	ldr	r2, [pc, #88]	; (801608c <etharp_output_to_arp_index+0x124>)
 8016032:	4413      	add	r3, r2
 8016034:	3304      	adds	r3, #4
 8016036:	461a      	mov	r2, r3
 8016038:	68f8      	ldr	r0, [r7, #12]
 801603a:	f000 fafb 	bl	8016634 <etharp_request_dst>
 801603e:	4603      	mov	r3, r0
 8016040:	2b00      	cmp	r3, #0
 8016042:	d109      	bne.n	8016058 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8016044:	79fa      	ldrb	r2, [r7, #7]
 8016046:	4911      	ldr	r1, [pc, #68]	; (801608c <etharp_output_to_arp_index+0x124>)
 8016048:	4613      	mov	r3, r2
 801604a:	005b      	lsls	r3, r3, #1
 801604c:	4413      	add	r3, r2
 801604e:	00db      	lsls	r3, r3, #3
 8016050:	440b      	add	r3, r1
 8016052:	3314      	adds	r3, #20
 8016054:	2203      	movs	r2, #3
 8016056:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8016058:	68fb      	ldr	r3, [r7, #12]
 801605a:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 801605e:	79fa      	ldrb	r2, [r7, #7]
 8016060:	4613      	mov	r3, r2
 8016062:	005b      	lsls	r3, r3, #1
 8016064:	4413      	add	r3, r2
 8016066:	00db      	lsls	r3, r3, #3
 8016068:	3308      	adds	r3, #8
 801606a:	4a08      	ldr	r2, [pc, #32]	; (801608c <etharp_output_to_arp_index+0x124>)
 801606c:	4413      	add	r3, r2
 801606e:	1d1a      	adds	r2, r3, #4
 8016070:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016074:	9300      	str	r3, [sp, #0]
 8016076:	4613      	mov	r3, r2
 8016078:	460a      	mov	r2, r1
 801607a:	68b9      	ldr	r1, [r7, #8]
 801607c:	68f8      	ldr	r0, [r7, #12]
 801607e:	f001 fe51 	bl	8017d24 <ethernet_output>
 8016082:	4603      	mov	r3, r0
}
 8016084:	4618      	mov	r0, r3
 8016086:	3710      	adds	r7, #16
 8016088:	46bd      	mov	sp, r7
 801608a:	bd80      	pop	{r7, pc}
 801608c:	200004e0 	.word	0x200004e0
 8016090:	08020294 	.word	0x08020294
 8016094:	08020404 	.word	0x08020404
 8016098:	0802030c 	.word	0x0802030c

0801609c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801609c:	b580      	push	{r7, lr}
 801609e:	b08a      	sub	sp, #40	; 0x28
 80160a0:	af02      	add	r7, sp, #8
 80160a2:	60f8      	str	r0, [r7, #12]
 80160a4:	60b9      	str	r1, [r7, #8]
 80160a6:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 80160a8:	687b      	ldr	r3, [r7, #4]
 80160aa:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80160ac:	68fb      	ldr	r3, [r7, #12]
 80160ae:	2b00      	cmp	r3, #0
 80160b0:	d106      	bne.n	80160c0 <etharp_output+0x24>
 80160b2:	4b73      	ldr	r3, [pc, #460]	; (8016280 <etharp_output+0x1e4>)
 80160b4:	f240 321e 	movw	r2, #798	; 0x31e
 80160b8:	4972      	ldr	r1, [pc, #456]	; (8016284 <etharp_output+0x1e8>)
 80160ba:	4873      	ldr	r0, [pc, #460]	; (8016288 <etharp_output+0x1ec>)
 80160bc:	f002 fc0c 	bl	80188d8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80160c0:	68bb      	ldr	r3, [r7, #8]
 80160c2:	2b00      	cmp	r3, #0
 80160c4:	d106      	bne.n	80160d4 <etharp_output+0x38>
 80160c6:	4b6e      	ldr	r3, [pc, #440]	; (8016280 <etharp_output+0x1e4>)
 80160c8:	f240 321f 	movw	r2, #799	; 0x31f
 80160cc:	496f      	ldr	r1, [pc, #444]	; (801628c <etharp_output+0x1f0>)
 80160ce:	486e      	ldr	r0, [pc, #440]	; (8016288 <etharp_output+0x1ec>)
 80160d0:	f002 fc02 	bl	80188d8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d106      	bne.n	80160e8 <etharp_output+0x4c>
 80160da:	4b69      	ldr	r3, [pc, #420]	; (8016280 <etharp_output+0x1e4>)
 80160dc:	f44f 7248 	mov.w	r2, #800	; 0x320
 80160e0:	496b      	ldr	r1, [pc, #428]	; (8016290 <etharp_output+0x1f4>)
 80160e2:	4869      	ldr	r0, [pc, #420]	; (8016288 <etharp_output+0x1ec>)
 80160e4:	f002 fbf8 	bl	80188d8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	681b      	ldr	r3, [r3, #0]
 80160ec:	68f9      	ldr	r1, [r7, #12]
 80160ee:	4618      	mov	r0, r3
 80160f0:	f000 ff14 	bl	8016f1c <ip4_addr_isbroadcast_u32>
 80160f4:	4603      	mov	r3, r0
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	d002      	beq.n	8016100 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80160fa:	4b66      	ldr	r3, [pc, #408]	; (8016294 <etharp_output+0x1f8>)
 80160fc:	61fb      	str	r3, [r7, #28]
 80160fe:	e0af      	b.n	8016260 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	681b      	ldr	r3, [r3, #0]
 8016104:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016108:	2be0      	cmp	r3, #224	; 0xe0
 801610a:	d118      	bne.n	801613e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801610c:	2301      	movs	r3, #1
 801610e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8016110:	2300      	movs	r3, #0
 8016112:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8016114:	235e      	movs	r3, #94	; 0x5e
 8016116:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8016118:	687b      	ldr	r3, [r7, #4]
 801611a:	3301      	adds	r3, #1
 801611c:	781b      	ldrb	r3, [r3, #0]
 801611e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016122:	b2db      	uxtb	r3, r3
 8016124:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8016126:	687b      	ldr	r3, [r7, #4]
 8016128:	3302      	adds	r3, #2
 801612a:	781b      	ldrb	r3, [r3, #0]
 801612c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801612e:	687b      	ldr	r3, [r7, #4]
 8016130:	3303      	adds	r3, #3
 8016132:	781b      	ldrb	r3, [r3, #0]
 8016134:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8016136:	f107 0310 	add.w	r3, r7, #16
 801613a:	61fb      	str	r3, [r7, #28]
 801613c:	e090      	b.n	8016260 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	681a      	ldr	r2, [r3, #0]
 8016142:	68fb      	ldr	r3, [r7, #12]
 8016144:	3304      	adds	r3, #4
 8016146:	681b      	ldr	r3, [r3, #0]
 8016148:	405a      	eors	r2, r3
 801614a:	68fb      	ldr	r3, [r7, #12]
 801614c:	3308      	adds	r3, #8
 801614e:	681b      	ldr	r3, [r3, #0]
 8016150:	4013      	ands	r3, r2
 8016152:	2b00      	cmp	r3, #0
 8016154:	d012      	beq.n	801617c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	681b      	ldr	r3, [r3, #0]
 801615a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801615c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8016160:	4293      	cmp	r3, r2
 8016162:	d00b      	beq.n	801617c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8016164:	68fb      	ldr	r3, [r7, #12]
 8016166:	330c      	adds	r3, #12
 8016168:	681b      	ldr	r3, [r3, #0]
 801616a:	2b00      	cmp	r3, #0
 801616c:	d003      	beq.n	8016176 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801616e:	68fb      	ldr	r3, [r7, #12]
 8016170:	330c      	adds	r3, #12
 8016172:	61bb      	str	r3, [r7, #24]
 8016174:	e002      	b.n	801617c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8016176:	f06f 0303 	mvn.w	r3, #3
 801617a:	e07d      	b.n	8016278 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801617c:	4b46      	ldr	r3, [pc, #280]	; (8016298 <etharp_output+0x1fc>)
 801617e:	781b      	ldrb	r3, [r3, #0]
 8016180:	4619      	mov	r1, r3
 8016182:	4a46      	ldr	r2, [pc, #280]	; (801629c <etharp_output+0x200>)
 8016184:	460b      	mov	r3, r1
 8016186:	005b      	lsls	r3, r3, #1
 8016188:	440b      	add	r3, r1
 801618a:	00db      	lsls	r3, r3, #3
 801618c:	4413      	add	r3, r2
 801618e:	3314      	adds	r3, #20
 8016190:	781b      	ldrb	r3, [r3, #0]
 8016192:	2b01      	cmp	r3, #1
 8016194:	d925      	bls.n	80161e2 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8016196:	4b40      	ldr	r3, [pc, #256]	; (8016298 <etharp_output+0x1fc>)
 8016198:	781b      	ldrb	r3, [r3, #0]
 801619a:	4619      	mov	r1, r3
 801619c:	4a3f      	ldr	r2, [pc, #252]	; (801629c <etharp_output+0x200>)
 801619e:	460b      	mov	r3, r1
 80161a0:	005b      	lsls	r3, r3, #1
 80161a2:	440b      	add	r3, r1
 80161a4:	00db      	lsls	r3, r3, #3
 80161a6:	4413      	add	r3, r2
 80161a8:	3308      	adds	r3, #8
 80161aa:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80161ac:	68fa      	ldr	r2, [r7, #12]
 80161ae:	429a      	cmp	r2, r3
 80161b0:	d117      	bne.n	80161e2 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80161b2:	69bb      	ldr	r3, [r7, #24]
 80161b4:	681a      	ldr	r2, [r3, #0]
 80161b6:	4b38      	ldr	r3, [pc, #224]	; (8016298 <etharp_output+0x1fc>)
 80161b8:	781b      	ldrb	r3, [r3, #0]
 80161ba:	4618      	mov	r0, r3
 80161bc:	4937      	ldr	r1, [pc, #220]	; (801629c <etharp_output+0x200>)
 80161be:	4603      	mov	r3, r0
 80161c0:	005b      	lsls	r3, r3, #1
 80161c2:	4403      	add	r3, r0
 80161c4:	00db      	lsls	r3, r3, #3
 80161c6:	440b      	add	r3, r1
 80161c8:	3304      	adds	r3, #4
 80161ca:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80161cc:	429a      	cmp	r2, r3
 80161ce:	d108      	bne.n	80161e2 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80161d0:	4b31      	ldr	r3, [pc, #196]	; (8016298 <etharp_output+0x1fc>)
 80161d2:	781b      	ldrb	r3, [r3, #0]
 80161d4:	461a      	mov	r2, r3
 80161d6:	68b9      	ldr	r1, [r7, #8]
 80161d8:	68f8      	ldr	r0, [r7, #12]
 80161da:	f7ff fec5 	bl	8015f68 <etharp_output_to_arp_index>
 80161de:	4603      	mov	r3, r0
 80161e0:	e04a      	b.n	8016278 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80161e2:	2300      	movs	r3, #0
 80161e4:	75fb      	strb	r3, [r7, #23]
 80161e6:	e031      	b.n	801624c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80161e8:	7dfa      	ldrb	r2, [r7, #23]
 80161ea:	492c      	ldr	r1, [pc, #176]	; (801629c <etharp_output+0x200>)
 80161ec:	4613      	mov	r3, r2
 80161ee:	005b      	lsls	r3, r3, #1
 80161f0:	4413      	add	r3, r2
 80161f2:	00db      	lsls	r3, r3, #3
 80161f4:	440b      	add	r3, r1
 80161f6:	3314      	adds	r3, #20
 80161f8:	781b      	ldrb	r3, [r3, #0]
 80161fa:	2b01      	cmp	r3, #1
 80161fc:	d923      	bls.n	8016246 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80161fe:	7dfa      	ldrb	r2, [r7, #23]
 8016200:	4926      	ldr	r1, [pc, #152]	; (801629c <etharp_output+0x200>)
 8016202:	4613      	mov	r3, r2
 8016204:	005b      	lsls	r3, r3, #1
 8016206:	4413      	add	r3, r2
 8016208:	00db      	lsls	r3, r3, #3
 801620a:	440b      	add	r3, r1
 801620c:	3308      	adds	r3, #8
 801620e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8016210:	68fa      	ldr	r2, [r7, #12]
 8016212:	429a      	cmp	r2, r3
 8016214:	d117      	bne.n	8016246 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8016216:	69bb      	ldr	r3, [r7, #24]
 8016218:	6819      	ldr	r1, [r3, #0]
 801621a:	7dfa      	ldrb	r2, [r7, #23]
 801621c:	481f      	ldr	r0, [pc, #124]	; (801629c <etharp_output+0x200>)
 801621e:	4613      	mov	r3, r2
 8016220:	005b      	lsls	r3, r3, #1
 8016222:	4413      	add	r3, r2
 8016224:	00db      	lsls	r3, r3, #3
 8016226:	4403      	add	r3, r0
 8016228:	3304      	adds	r3, #4
 801622a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801622c:	4299      	cmp	r1, r3
 801622e:	d10a      	bne.n	8016246 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8016230:	4a19      	ldr	r2, [pc, #100]	; (8016298 <etharp_output+0x1fc>)
 8016232:	7dfb      	ldrb	r3, [r7, #23]
 8016234:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8016236:	7dfb      	ldrb	r3, [r7, #23]
 8016238:	461a      	mov	r2, r3
 801623a:	68b9      	ldr	r1, [r7, #8]
 801623c:	68f8      	ldr	r0, [r7, #12]
 801623e:	f7ff fe93 	bl	8015f68 <etharp_output_to_arp_index>
 8016242:	4603      	mov	r3, r0
 8016244:	e018      	b.n	8016278 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8016246:	7dfb      	ldrb	r3, [r7, #23]
 8016248:	3301      	adds	r3, #1
 801624a:	75fb      	strb	r3, [r7, #23]
 801624c:	7dfb      	ldrb	r3, [r7, #23]
 801624e:	2b09      	cmp	r3, #9
 8016250:	d9ca      	bls.n	80161e8 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8016252:	68ba      	ldr	r2, [r7, #8]
 8016254:	69b9      	ldr	r1, [r7, #24]
 8016256:	68f8      	ldr	r0, [r7, #12]
 8016258:	f000 f822 	bl	80162a0 <etharp_query>
 801625c:	4603      	mov	r3, r0
 801625e:	e00b      	b.n	8016278 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8016260:	68fb      	ldr	r3, [r7, #12]
 8016262:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 8016266:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801626a:	9300      	str	r3, [sp, #0]
 801626c:	69fb      	ldr	r3, [r7, #28]
 801626e:	68b9      	ldr	r1, [r7, #8]
 8016270:	68f8      	ldr	r0, [r7, #12]
 8016272:	f001 fd57 	bl	8017d24 <ethernet_output>
 8016276:	4603      	mov	r3, r0
}
 8016278:	4618      	mov	r0, r3
 801627a:	3720      	adds	r7, #32
 801627c:	46bd      	mov	sp, r7
 801627e:	bd80      	pop	{r7, pc}
 8016280:	08020294 	.word	0x08020294
 8016284:	080203e4 	.word	0x080203e4
 8016288:	0802030c 	.word	0x0802030c
 801628c:	08020434 	.word	0x08020434
 8016290:	080203d4 	.word	0x080203d4
 8016294:	08020a68 	.word	0x08020a68
 8016298:	200005d0 	.word	0x200005d0
 801629c:	200004e0 	.word	0x200004e0

080162a0 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80162a0:	b580      	push	{r7, lr}
 80162a2:	b08c      	sub	sp, #48	; 0x30
 80162a4:	af02      	add	r7, sp, #8
 80162a6:	60f8      	str	r0, [r7, #12]
 80162a8:	60b9      	str	r1, [r7, #8]
 80162aa:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80162ac:	68fb      	ldr	r3, [r7, #12]
 80162ae:	332a      	adds	r3, #42	; 0x2a
 80162b0:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80162b2:	23ff      	movs	r3, #255	; 0xff
 80162b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 80162b8:	2300      	movs	r3, #0
 80162ba:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80162bc:	68bb      	ldr	r3, [r7, #8]
 80162be:	681b      	ldr	r3, [r3, #0]
 80162c0:	68f9      	ldr	r1, [r7, #12]
 80162c2:	4618      	mov	r0, r3
 80162c4:	f000 fe2a 	bl	8016f1c <ip4_addr_isbroadcast_u32>
 80162c8:	4603      	mov	r3, r0
 80162ca:	2b00      	cmp	r3, #0
 80162cc:	d10c      	bne.n	80162e8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80162ce:	68bb      	ldr	r3, [r7, #8]
 80162d0:	681b      	ldr	r3, [r3, #0]
 80162d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80162d6:	2be0      	cmp	r3, #224	; 0xe0
 80162d8:	d006      	beq.n	80162e8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80162da:	68bb      	ldr	r3, [r7, #8]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d003      	beq.n	80162e8 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80162e0:	68bb      	ldr	r3, [r7, #8]
 80162e2:	681b      	ldr	r3, [r3, #0]
 80162e4:	2b00      	cmp	r3, #0
 80162e6:	d102      	bne.n	80162ee <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80162e8:	f06f 030f 	mvn.w	r3, #15
 80162ec:	e102      	b.n	80164f4 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80162ee:	68fa      	ldr	r2, [r7, #12]
 80162f0:	2101      	movs	r1, #1
 80162f2:	68b8      	ldr	r0, [r7, #8]
 80162f4:	f7ff fb5c 	bl	80159b0 <etharp_find_entry>
 80162f8:	4603      	mov	r3, r0
 80162fa:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80162fc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8016300:	2b00      	cmp	r3, #0
 8016302:	da02      	bge.n	801630a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8016304:	8a7b      	ldrh	r3, [r7, #18]
 8016306:	b25b      	sxtb	r3, r3
 8016308:	e0f4      	b.n	80164f4 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801630a:	8a7b      	ldrh	r3, [r7, #18]
 801630c:	2b7e      	cmp	r3, #126	; 0x7e
 801630e:	d906      	bls.n	801631e <etharp_query+0x7e>
 8016310:	4b7a      	ldr	r3, [pc, #488]	; (80164fc <etharp_query+0x25c>)
 8016312:	f240 32c1 	movw	r2, #961	; 0x3c1
 8016316:	497a      	ldr	r1, [pc, #488]	; (8016500 <etharp_query+0x260>)
 8016318:	487a      	ldr	r0, [pc, #488]	; (8016504 <etharp_query+0x264>)
 801631a:	f002 fadd 	bl	80188d8 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801631e:	8a7b      	ldrh	r3, [r7, #18]
 8016320:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8016322:	7c7a      	ldrb	r2, [r7, #17]
 8016324:	4978      	ldr	r1, [pc, #480]	; (8016508 <etharp_query+0x268>)
 8016326:	4613      	mov	r3, r2
 8016328:	005b      	lsls	r3, r3, #1
 801632a:	4413      	add	r3, r2
 801632c:	00db      	lsls	r3, r3, #3
 801632e:	440b      	add	r3, r1
 8016330:	3314      	adds	r3, #20
 8016332:	781b      	ldrb	r3, [r3, #0]
 8016334:	2b00      	cmp	r3, #0
 8016336:	d115      	bne.n	8016364 <etharp_query+0xc4>
    is_new_entry = 1;
 8016338:	2301      	movs	r3, #1
 801633a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801633c:	7c7a      	ldrb	r2, [r7, #17]
 801633e:	4972      	ldr	r1, [pc, #456]	; (8016508 <etharp_query+0x268>)
 8016340:	4613      	mov	r3, r2
 8016342:	005b      	lsls	r3, r3, #1
 8016344:	4413      	add	r3, r2
 8016346:	00db      	lsls	r3, r3, #3
 8016348:	440b      	add	r3, r1
 801634a:	3314      	adds	r3, #20
 801634c:	2201      	movs	r2, #1
 801634e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8016350:	7c7a      	ldrb	r2, [r7, #17]
 8016352:	496d      	ldr	r1, [pc, #436]	; (8016508 <etharp_query+0x268>)
 8016354:	4613      	mov	r3, r2
 8016356:	005b      	lsls	r3, r3, #1
 8016358:	4413      	add	r3, r2
 801635a:	00db      	lsls	r3, r3, #3
 801635c:	440b      	add	r3, r1
 801635e:	3308      	adds	r3, #8
 8016360:	68fa      	ldr	r2, [r7, #12]
 8016362:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8016364:	7c7a      	ldrb	r2, [r7, #17]
 8016366:	4968      	ldr	r1, [pc, #416]	; (8016508 <etharp_query+0x268>)
 8016368:	4613      	mov	r3, r2
 801636a:	005b      	lsls	r3, r3, #1
 801636c:	4413      	add	r3, r2
 801636e:	00db      	lsls	r3, r3, #3
 8016370:	440b      	add	r3, r1
 8016372:	3314      	adds	r3, #20
 8016374:	781b      	ldrb	r3, [r3, #0]
 8016376:	2b01      	cmp	r3, #1
 8016378:	d011      	beq.n	801639e <etharp_query+0xfe>
 801637a:	7c7a      	ldrb	r2, [r7, #17]
 801637c:	4962      	ldr	r1, [pc, #392]	; (8016508 <etharp_query+0x268>)
 801637e:	4613      	mov	r3, r2
 8016380:	005b      	lsls	r3, r3, #1
 8016382:	4413      	add	r3, r2
 8016384:	00db      	lsls	r3, r3, #3
 8016386:	440b      	add	r3, r1
 8016388:	3314      	adds	r3, #20
 801638a:	781b      	ldrb	r3, [r3, #0]
 801638c:	2b01      	cmp	r3, #1
 801638e:	d806      	bhi.n	801639e <etharp_query+0xfe>
 8016390:	4b5a      	ldr	r3, [pc, #360]	; (80164fc <etharp_query+0x25c>)
 8016392:	f240 32cf 	movw	r2, #975	; 0x3cf
 8016396:	495d      	ldr	r1, [pc, #372]	; (801650c <etharp_query+0x26c>)
 8016398:	485a      	ldr	r0, [pc, #360]	; (8016504 <etharp_query+0x264>)
 801639a:	f002 fa9d 	bl	80188d8 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801639e:	6a3b      	ldr	r3, [r7, #32]
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	d102      	bne.n	80163aa <etharp_query+0x10a>
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	2b00      	cmp	r3, #0
 80163a8:	d10c      	bne.n	80163c4 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80163aa:	68b9      	ldr	r1, [r7, #8]
 80163ac:	68f8      	ldr	r0, [r7, #12]
 80163ae:	f000 f963 	bl	8016678 <etharp_request>
 80163b2:	4603      	mov	r3, r0
 80163b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d102      	bne.n	80163c4 <etharp_query+0x124>
      return result;
 80163be:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80163c2:	e097      	b.n	80164f4 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d106      	bne.n	80163d8 <etharp_query+0x138>
 80163ca:	4b4c      	ldr	r3, [pc, #304]	; (80164fc <etharp_query+0x25c>)
 80163cc:	f240 32e1 	movw	r2, #993	; 0x3e1
 80163d0:	494f      	ldr	r1, [pc, #316]	; (8016510 <etharp_query+0x270>)
 80163d2:	484c      	ldr	r0, [pc, #304]	; (8016504 <etharp_query+0x264>)
 80163d4:	f002 fa80 	bl	80188d8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80163d8:	7c7a      	ldrb	r2, [r7, #17]
 80163da:	494b      	ldr	r1, [pc, #300]	; (8016508 <etharp_query+0x268>)
 80163dc:	4613      	mov	r3, r2
 80163de:	005b      	lsls	r3, r3, #1
 80163e0:	4413      	add	r3, r2
 80163e2:	00db      	lsls	r3, r3, #3
 80163e4:	440b      	add	r3, r1
 80163e6:	3314      	adds	r3, #20
 80163e8:	781b      	ldrb	r3, [r3, #0]
 80163ea:	2b01      	cmp	r3, #1
 80163ec:	d918      	bls.n	8016420 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80163ee:	4a49      	ldr	r2, [pc, #292]	; (8016514 <etharp_query+0x274>)
 80163f0:	7c7b      	ldrb	r3, [r7, #17]
 80163f2:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80163f4:	7c7a      	ldrb	r2, [r7, #17]
 80163f6:	4613      	mov	r3, r2
 80163f8:	005b      	lsls	r3, r3, #1
 80163fa:	4413      	add	r3, r2
 80163fc:	00db      	lsls	r3, r3, #3
 80163fe:	3308      	adds	r3, #8
 8016400:	4a41      	ldr	r2, [pc, #260]	; (8016508 <etharp_query+0x268>)
 8016402:	4413      	add	r3, r2
 8016404:	1d1a      	adds	r2, r3, #4
 8016406:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801640a:	9300      	str	r3, [sp, #0]
 801640c:	4613      	mov	r3, r2
 801640e:	697a      	ldr	r2, [r7, #20]
 8016410:	6879      	ldr	r1, [r7, #4]
 8016412:	68f8      	ldr	r0, [r7, #12]
 8016414:	f001 fc86 	bl	8017d24 <ethernet_output>
 8016418:	4603      	mov	r3, r0
 801641a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801641e:	e067      	b.n	80164f0 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8016420:	7c7a      	ldrb	r2, [r7, #17]
 8016422:	4939      	ldr	r1, [pc, #228]	; (8016508 <etharp_query+0x268>)
 8016424:	4613      	mov	r3, r2
 8016426:	005b      	lsls	r3, r3, #1
 8016428:	4413      	add	r3, r2
 801642a:	00db      	lsls	r3, r3, #3
 801642c:	440b      	add	r3, r1
 801642e:	3314      	adds	r3, #20
 8016430:	781b      	ldrb	r3, [r3, #0]
 8016432:	2b01      	cmp	r3, #1
 8016434:	d15c      	bne.n	80164f0 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8016436:	2300      	movs	r3, #0
 8016438:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	61fb      	str	r3, [r7, #28]
    while (p) {
 801643e:	e01c      	b.n	801647a <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8016440:	69fb      	ldr	r3, [r7, #28]
 8016442:	895a      	ldrh	r2, [r3, #10]
 8016444:	69fb      	ldr	r3, [r7, #28]
 8016446:	891b      	ldrh	r3, [r3, #8]
 8016448:	429a      	cmp	r2, r3
 801644a:	d10a      	bne.n	8016462 <etharp_query+0x1c2>
 801644c:	69fb      	ldr	r3, [r7, #28]
 801644e:	681b      	ldr	r3, [r3, #0]
 8016450:	2b00      	cmp	r3, #0
 8016452:	d006      	beq.n	8016462 <etharp_query+0x1c2>
 8016454:	4b29      	ldr	r3, [pc, #164]	; (80164fc <etharp_query+0x25c>)
 8016456:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801645a:	492f      	ldr	r1, [pc, #188]	; (8016518 <etharp_query+0x278>)
 801645c:	4829      	ldr	r0, [pc, #164]	; (8016504 <etharp_query+0x264>)
 801645e:	f002 fa3b 	bl	80188d8 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8016462:	69fb      	ldr	r3, [r7, #28]
 8016464:	7b1b      	ldrb	r3, [r3, #12]
 8016466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801646a:	2b00      	cmp	r3, #0
 801646c:	d002      	beq.n	8016474 <etharp_query+0x1d4>
        copy_needed = 1;
 801646e:	2301      	movs	r3, #1
 8016470:	61bb      	str	r3, [r7, #24]
        break;
 8016472:	e005      	b.n	8016480 <etharp_query+0x1e0>
      }
      p = p->next;
 8016474:	69fb      	ldr	r3, [r7, #28]
 8016476:	681b      	ldr	r3, [r3, #0]
 8016478:	61fb      	str	r3, [r7, #28]
    while (p) {
 801647a:	69fb      	ldr	r3, [r7, #28]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d1df      	bne.n	8016440 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 8016480:	69bb      	ldr	r3, [r7, #24]
 8016482:	2b00      	cmp	r3, #0
 8016484:	d007      	beq.n	8016496 <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8016486:	687a      	ldr	r2, [r7, #4]
 8016488:	f44f 7120 	mov.w	r1, #640	; 0x280
 801648c:	200e      	movs	r0, #14
 801648e:	f7f7 fc15 	bl	800dcbc <pbuf_clone>
 8016492:	61f8      	str	r0, [r7, #28]
 8016494:	e004      	b.n	80164a0 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801649a:	69f8      	ldr	r0, [r7, #28]
 801649c:	f7f7 fa42 	bl	800d924 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80164a0:	69fb      	ldr	r3, [r7, #28]
 80164a2:	2b00      	cmp	r3, #0
 80164a4:	d021      	beq.n	80164ea <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80164a6:	7c7a      	ldrb	r2, [r7, #17]
 80164a8:	4917      	ldr	r1, [pc, #92]	; (8016508 <etharp_query+0x268>)
 80164aa:	4613      	mov	r3, r2
 80164ac:	005b      	lsls	r3, r3, #1
 80164ae:	4413      	add	r3, r2
 80164b0:	00db      	lsls	r3, r3, #3
 80164b2:	440b      	add	r3, r1
 80164b4:	681b      	ldr	r3, [r3, #0]
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	d00a      	beq.n	80164d0 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80164ba:	7c7a      	ldrb	r2, [r7, #17]
 80164bc:	4912      	ldr	r1, [pc, #72]	; (8016508 <etharp_query+0x268>)
 80164be:	4613      	mov	r3, r2
 80164c0:	005b      	lsls	r3, r3, #1
 80164c2:	4413      	add	r3, r2
 80164c4:	00db      	lsls	r3, r3, #3
 80164c6:	440b      	add	r3, r1
 80164c8:	681b      	ldr	r3, [r3, #0]
 80164ca:	4618      	mov	r0, r3
 80164cc:	f7f7 f98a 	bl	800d7e4 <pbuf_free>
      }
      arp_table[i].q = p;
 80164d0:	7c7a      	ldrb	r2, [r7, #17]
 80164d2:	490d      	ldr	r1, [pc, #52]	; (8016508 <etharp_query+0x268>)
 80164d4:	4613      	mov	r3, r2
 80164d6:	005b      	lsls	r3, r3, #1
 80164d8:	4413      	add	r3, r2
 80164da:	00db      	lsls	r3, r3, #3
 80164dc:	440b      	add	r3, r1
 80164de:	69fa      	ldr	r2, [r7, #28]
 80164e0:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80164e2:	2300      	movs	r3, #0
 80164e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80164e8:	e002      	b.n	80164f0 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80164ea:	23ff      	movs	r3, #255	; 0xff
 80164ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80164f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80164f4:	4618      	mov	r0, r3
 80164f6:	3728      	adds	r7, #40	; 0x28
 80164f8:	46bd      	mov	sp, r7
 80164fa:	bd80      	pop	{r7, pc}
 80164fc:	08020294 	.word	0x08020294
 8016500:	08020440 	.word	0x08020440
 8016504:	0802030c 	.word	0x0802030c
 8016508:	200004e0 	.word	0x200004e0
 801650c:	08020450 	.word	0x08020450
 8016510:	08020434 	.word	0x08020434
 8016514:	200005d0 	.word	0x200005d0
 8016518:	08020478 	.word	0x08020478

0801651c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801651c:	b580      	push	{r7, lr}
 801651e:	b08a      	sub	sp, #40	; 0x28
 8016520:	af02      	add	r7, sp, #8
 8016522:	60f8      	str	r0, [r7, #12]
 8016524:	60b9      	str	r1, [r7, #8]
 8016526:	607a      	str	r2, [r7, #4]
 8016528:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801652a:	2300      	movs	r3, #0
 801652c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801652e:	68fb      	ldr	r3, [r7, #12]
 8016530:	2b00      	cmp	r3, #0
 8016532:	d106      	bne.n	8016542 <etharp_raw+0x26>
 8016534:	4b3a      	ldr	r3, [pc, #232]	; (8016620 <etharp_raw+0x104>)
 8016536:	f240 4257 	movw	r2, #1111	; 0x457
 801653a:	493a      	ldr	r1, [pc, #232]	; (8016624 <etharp_raw+0x108>)
 801653c:	483a      	ldr	r0, [pc, #232]	; (8016628 <etharp_raw+0x10c>)
 801653e:	f002 f9cb 	bl	80188d8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8016542:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016546:	211c      	movs	r1, #28
 8016548:	200e      	movs	r0, #14
 801654a:	f7f6 fe6b 	bl	800d224 <pbuf_alloc>
 801654e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8016550:	69bb      	ldr	r3, [r7, #24]
 8016552:	2b00      	cmp	r3, #0
 8016554:	d102      	bne.n	801655c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8016556:	f04f 33ff 	mov.w	r3, #4294967295
 801655a:	e05d      	b.n	8016618 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801655c:	69bb      	ldr	r3, [r7, #24]
 801655e:	895b      	ldrh	r3, [r3, #10]
 8016560:	2b1b      	cmp	r3, #27
 8016562:	d806      	bhi.n	8016572 <etharp_raw+0x56>
 8016564:	4b2e      	ldr	r3, [pc, #184]	; (8016620 <etharp_raw+0x104>)
 8016566:	f240 4263 	movw	r2, #1123	; 0x463
 801656a:	4930      	ldr	r1, [pc, #192]	; (801662c <etharp_raw+0x110>)
 801656c:	482e      	ldr	r0, [pc, #184]	; (8016628 <etharp_raw+0x10c>)
 801656e:	f002 f9b3 	bl	80188d8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8016572:	69bb      	ldr	r3, [r7, #24]
 8016574:	685b      	ldr	r3, [r3, #4]
 8016576:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8016578:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801657a:	4618      	mov	r0, r3
 801657c:	f7f5 fe9a 	bl	800c2b4 <lwip_htons>
 8016580:	4603      	mov	r3, r0
 8016582:	461a      	mov	r2, r3
 8016584:	697b      	ldr	r3, [r7, #20]
 8016586:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8016588:	68fb      	ldr	r3, [r7, #12]
 801658a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801658e:	2b06      	cmp	r3, #6
 8016590:	d006      	beq.n	80165a0 <etharp_raw+0x84>
 8016592:	4b23      	ldr	r3, [pc, #140]	; (8016620 <etharp_raw+0x104>)
 8016594:	f240 426a 	movw	r2, #1130	; 0x46a
 8016598:	4925      	ldr	r1, [pc, #148]	; (8016630 <etharp_raw+0x114>)
 801659a:	4823      	ldr	r0, [pc, #140]	; (8016628 <etharp_raw+0x10c>)
 801659c:	f002 f99c 	bl	80188d8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80165a0:	697b      	ldr	r3, [r7, #20]
 80165a2:	3308      	adds	r3, #8
 80165a4:	2206      	movs	r2, #6
 80165a6:	6839      	ldr	r1, [r7, #0]
 80165a8:	4618      	mov	r0, r3
 80165aa:	f001 fc64 	bl	8017e76 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80165ae:	697b      	ldr	r3, [r7, #20]
 80165b0:	3312      	adds	r3, #18
 80165b2:	2206      	movs	r2, #6
 80165b4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80165b6:	4618      	mov	r0, r3
 80165b8:	f001 fc5d 	bl	8017e76 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80165bc:	697b      	ldr	r3, [r7, #20]
 80165be:	330e      	adds	r3, #14
 80165c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80165c2:	6812      	ldr	r2, [r2, #0]
 80165c4:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80165c6:	697b      	ldr	r3, [r7, #20]
 80165c8:	3318      	adds	r3, #24
 80165ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80165cc:	6812      	ldr	r2, [r2, #0]
 80165ce:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80165d0:	697b      	ldr	r3, [r7, #20]
 80165d2:	2200      	movs	r2, #0
 80165d4:	701a      	strb	r2, [r3, #0]
 80165d6:	2200      	movs	r2, #0
 80165d8:	f042 0201 	orr.w	r2, r2, #1
 80165dc:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80165de:	697b      	ldr	r3, [r7, #20]
 80165e0:	2200      	movs	r2, #0
 80165e2:	f042 0208 	orr.w	r2, r2, #8
 80165e6:	709a      	strb	r2, [r3, #2]
 80165e8:	2200      	movs	r2, #0
 80165ea:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80165ec:	697b      	ldr	r3, [r7, #20]
 80165ee:	2206      	movs	r2, #6
 80165f0:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80165f2:	697b      	ldr	r3, [r7, #20]
 80165f4:	2204      	movs	r2, #4
 80165f6:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80165f8:	f640 0306 	movw	r3, #2054	; 0x806
 80165fc:	9300      	str	r3, [sp, #0]
 80165fe:	687b      	ldr	r3, [r7, #4]
 8016600:	68ba      	ldr	r2, [r7, #8]
 8016602:	69b9      	ldr	r1, [r7, #24]
 8016604:	68f8      	ldr	r0, [r7, #12]
 8016606:	f001 fb8d 	bl	8017d24 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801660a:	69b8      	ldr	r0, [r7, #24]
 801660c:	f7f7 f8ea 	bl	800d7e4 <pbuf_free>
  p = NULL;
 8016610:	2300      	movs	r3, #0
 8016612:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8016614:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8016618:	4618      	mov	r0, r3
 801661a:	3720      	adds	r7, #32
 801661c:	46bd      	mov	sp, r7
 801661e:	bd80      	pop	{r7, pc}
 8016620:	08020294 	.word	0x08020294
 8016624:	080203e4 	.word	0x080203e4
 8016628:	0802030c 	.word	0x0802030c
 801662c:	08020494 	.word	0x08020494
 8016630:	080204c8 	.word	0x080204c8

08016634 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8016634:	b580      	push	{r7, lr}
 8016636:	b088      	sub	sp, #32
 8016638:	af04      	add	r7, sp, #16
 801663a:	60f8      	str	r0, [r7, #12]
 801663c:	60b9      	str	r1, [r7, #8]
 801663e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8016640:	68fb      	ldr	r3, [r7, #12]
 8016642:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8016646:	68fb      	ldr	r3, [r7, #12]
 8016648:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801664c:	68fb      	ldr	r3, [r7, #12]
 801664e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8016650:	2201      	movs	r2, #1
 8016652:	9203      	str	r2, [sp, #12]
 8016654:	68ba      	ldr	r2, [r7, #8]
 8016656:	9202      	str	r2, [sp, #8]
 8016658:	4a06      	ldr	r2, [pc, #24]	; (8016674 <etharp_request_dst+0x40>)
 801665a:	9201      	str	r2, [sp, #4]
 801665c:	9300      	str	r3, [sp, #0]
 801665e:	4603      	mov	r3, r0
 8016660:	687a      	ldr	r2, [r7, #4]
 8016662:	68f8      	ldr	r0, [r7, #12]
 8016664:	f7ff ff5a 	bl	801651c <etharp_raw>
 8016668:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801666a:	4618      	mov	r0, r3
 801666c:	3710      	adds	r7, #16
 801666e:	46bd      	mov	sp, r7
 8016670:	bd80      	pop	{r7, pc}
 8016672:	bf00      	nop
 8016674:	08020a70 	.word	0x08020a70

08016678 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8016678:	b580      	push	{r7, lr}
 801667a:	b082      	sub	sp, #8
 801667c:	af00      	add	r7, sp, #0
 801667e:	6078      	str	r0, [r7, #4]
 8016680:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8016682:	4a05      	ldr	r2, [pc, #20]	; (8016698 <etharp_request+0x20>)
 8016684:	6839      	ldr	r1, [r7, #0]
 8016686:	6878      	ldr	r0, [r7, #4]
 8016688:	f7ff ffd4 	bl	8016634 <etharp_request_dst>
 801668c:	4603      	mov	r3, r0
}
 801668e:	4618      	mov	r0, r3
 8016690:	3708      	adds	r7, #8
 8016692:	46bd      	mov	sp, r7
 8016694:	bd80      	pop	{r7, pc}
 8016696:	bf00      	nop
 8016698:	08020a68 	.word	0x08020a68

0801669c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801669c:	b580      	push	{r7, lr}
 801669e:	b08e      	sub	sp, #56	; 0x38
 80166a0:	af04      	add	r7, sp, #16
 80166a2:	6078      	str	r0, [r7, #4]
 80166a4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80166a6:	4b79      	ldr	r3, [pc, #484]	; (801688c <icmp_input+0x1f0>)
 80166a8:	689b      	ldr	r3, [r3, #8]
 80166aa:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80166ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166ae:	781b      	ldrb	r3, [r3, #0]
 80166b0:	f003 030f 	and.w	r3, r3, #15
 80166b4:	b2db      	uxtb	r3, r3
 80166b6:	009b      	lsls	r3, r3, #2
 80166b8:	b2db      	uxtb	r3, r3
 80166ba:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 80166bc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80166be:	2b13      	cmp	r3, #19
 80166c0:	f240 80cd 	bls.w	801685e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	895b      	ldrh	r3, [r3, #10]
 80166c8:	2b03      	cmp	r3, #3
 80166ca:	f240 80ca 	bls.w	8016862 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80166ce:	687b      	ldr	r3, [r7, #4]
 80166d0:	685b      	ldr	r3, [r3, #4]
 80166d2:	781b      	ldrb	r3, [r3, #0]
 80166d4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80166d8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80166dc:	2b00      	cmp	r3, #0
 80166de:	f000 80b7 	beq.w	8016850 <icmp_input+0x1b4>
 80166e2:	2b08      	cmp	r3, #8
 80166e4:	f040 80b7 	bne.w	8016856 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80166e8:	4b69      	ldr	r3, [pc, #420]	; (8016890 <icmp_input+0x1f4>)
 80166ea:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80166ec:	4b67      	ldr	r3, [pc, #412]	; (801688c <icmp_input+0x1f0>)
 80166ee:	695b      	ldr	r3, [r3, #20]
 80166f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80166f4:	2be0      	cmp	r3, #224	; 0xe0
 80166f6:	f000 80bb 	beq.w	8016870 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80166fa:	4b64      	ldr	r3, [pc, #400]	; (801688c <icmp_input+0x1f0>)
 80166fc:	695a      	ldr	r2, [r3, #20]
 80166fe:	4b63      	ldr	r3, [pc, #396]	; (801688c <icmp_input+0x1f0>)
 8016700:	681b      	ldr	r3, [r3, #0]
 8016702:	4619      	mov	r1, r3
 8016704:	4610      	mov	r0, r2
 8016706:	f000 fc09 	bl	8016f1c <ip4_addr_isbroadcast_u32>
 801670a:	4603      	mov	r3, r0
 801670c:	2b00      	cmp	r3, #0
 801670e:	f040 80b1 	bne.w	8016874 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8016712:	687b      	ldr	r3, [r7, #4]
 8016714:	891b      	ldrh	r3, [r3, #8]
 8016716:	2b07      	cmp	r3, #7
 8016718:	f240 80a5 	bls.w	8016866 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801671c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801671e:	330e      	adds	r3, #14
 8016720:	4619      	mov	r1, r3
 8016722:	6878      	ldr	r0, [r7, #4]
 8016724:	f7f6 ffc8 	bl	800d6b8 <pbuf_add_header>
 8016728:	4603      	mov	r3, r0
 801672a:	2b00      	cmp	r3, #0
 801672c:	d04b      	beq.n	80167c6 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	891a      	ldrh	r2, [r3, #8]
 8016732:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016734:	4413      	add	r3, r2
 8016736:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	891b      	ldrh	r3, [r3, #8]
 801673c:	8b7a      	ldrh	r2, [r7, #26]
 801673e:	429a      	cmp	r2, r3
 8016740:	f0c0 809a 	bcc.w	8016878 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8016744:	8b7b      	ldrh	r3, [r7, #26]
 8016746:	f44f 7220 	mov.w	r2, #640	; 0x280
 801674a:	4619      	mov	r1, r3
 801674c:	200e      	movs	r0, #14
 801674e:	f7f6 fd69 	bl	800d224 <pbuf_alloc>
 8016752:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8016754:	697b      	ldr	r3, [r7, #20]
 8016756:	2b00      	cmp	r3, #0
 8016758:	f000 8090 	beq.w	801687c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801675c:	697b      	ldr	r3, [r7, #20]
 801675e:	895b      	ldrh	r3, [r3, #10]
 8016760:	461a      	mov	r2, r3
 8016762:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016764:	3308      	adds	r3, #8
 8016766:	429a      	cmp	r2, r3
 8016768:	d203      	bcs.n	8016772 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801676a:	6978      	ldr	r0, [r7, #20]
 801676c:	f7f7 f83a 	bl	800d7e4 <pbuf_free>
          goto icmperr;
 8016770:	e085      	b.n	801687e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8016772:	697b      	ldr	r3, [r7, #20]
 8016774:	685b      	ldr	r3, [r3, #4]
 8016776:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8016778:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801677a:	4618      	mov	r0, r3
 801677c:	f001 fb7b 	bl	8017e76 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8016780:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016782:	4619      	mov	r1, r3
 8016784:	6978      	ldr	r0, [r7, #20]
 8016786:	f7f6 ffa7 	bl	800d6d8 <pbuf_remove_header>
 801678a:	4603      	mov	r3, r0
 801678c:	2b00      	cmp	r3, #0
 801678e:	d009      	beq.n	80167a4 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8016790:	4b40      	ldr	r3, [pc, #256]	; (8016894 <icmp_input+0x1f8>)
 8016792:	22b6      	movs	r2, #182	; 0xb6
 8016794:	4940      	ldr	r1, [pc, #256]	; (8016898 <icmp_input+0x1fc>)
 8016796:	4841      	ldr	r0, [pc, #260]	; (801689c <icmp_input+0x200>)
 8016798:	f002 f89e 	bl	80188d8 <iprintf>
          pbuf_free(r);
 801679c:	6978      	ldr	r0, [r7, #20]
 801679e:	f7f7 f821 	bl	800d7e4 <pbuf_free>
          goto icmperr;
 80167a2:	e06c      	b.n	801687e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80167a4:	6879      	ldr	r1, [r7, #4]
 80167a6:	6978      	ldr	r0, [r7, #20]
 80167a8:	f7f7 f944 	bl	800da34 <pbuf_copy>
 80167ac:	4603      	mov	r3, r0
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	d003      	beq.n	80167ba <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80167b2:	6978      	ldr	r0, [r7, #20]
 80167b4:	f7f7 f816 	bl	800d7e4 <pbuf_free>
          goto icmperr;
 80167b8:	e061      	b.n	801687e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 80167ba:	6878      	ldr	r0, [r7, #4]
 80167bc:	f7f7 f812 	bl	800d7e4 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80167c0:	697b      	ldr	r3, [r7, #20]
 80167c2:	607b      	str	r3, [r7, #4]
 80167c4:	e00f      	b.n	80167e6 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80167c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80167c8:	330e      	adds	r3, #14
 80167ca:	4619      	mov	r1, r3
 80167cc:	6878      	ldr	r0, [r7, #4]
 80167ce:	f7f6 ff83 	bl	800d6d8 <pbuf_remove_header>
 80167d2:	4603      	mov	r3, r0
 80167d4:	2b00      	cmp	r3, #0
 80167d6:	d006      	beq.n	80167e6 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80167d8:	4b2e      	ldr	r3, [pc, #184]	; (8016894 <icmp_input+0x1f8>)
 80167da:	22c7      	movs	r2, #199	; 0xc7
 80167dc:	4930      	ldr	r1, [pc, #192]	; (80168a0 <icmp_input+0x204>)
 80167de:	482f      	ldr	r0, [pc, #188]	; (801689c <icmp_input+0x200>)
 80167e0:	f002 f87a 	bl	80188d8 <iprintf>
          goto icmperr;
 80167e4:	e04b      	b.n	801687e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 80167e6:	687b      	ldr	r3, [r7, #4]
 80167e8:	685b      	ldr	r3, [r3, #4]
 80167ea:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80167ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80167ee:	4619      	mov	r1, r3
 80167f0:	6878      	ldr	r0, [r7, #4]
 80167f2:	f7f6 ff61 	bl	800d6b8 <pbuf_add_header>
 80167f6:	4603      	mov	r3, r0
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d12b      	bne.n	8016854 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80167fc:	687b      	ldr	r3, [r7, #4]
 80167fe:	685b      	ldr	r3, [r3, #4]
 8016800:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8016802:	69fb      	ldr	r3, [r7, #28]
 8016804:	681a      	ldr	r2, [r3, #0]
 8016806:	68fb      	ldr	r3, [r7, #12]
 8016808:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801680a:	4b20      	ldr	r3, [pc, #128]	; (801688c <icmp_input+0x1f0>)
 801680c:	691a      	ldr	r2, [r3, #16]
 801680e:	68fb      	ldr	r3, [r7, #12]
 8016810:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8016812:	693b      	ldr	r3, [r7, #16]
 8016814:	2200      	movs	r2, #0
 8016816:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8016818:	693b      	ldr	r3, [r7, #16]
 801681a:	2200      	movs	r2, #0
 801681c:	709a      	strb	r2, [r3, #2]
 801681e:	2200      	movs	r2, #0
 8016820:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8016822:	68fb      	ldr	r3, [r7, #12]
 8016824:	22ff      	movs	r2, #255	; 0xff
 8016826:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8016828:	68fb      	ldr	r3, [r7, #12]
 801682a:	2200      	movs	r2, #0
 801682c:	729a      	strb	r2, [r3, #10]
 801682e:	2200      	movs	r2, #0
 8016830:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8016832:	683b      	ldr	r3, [r7, #0]
 8016834:	9302      	str	r3, [sp, #8]
 8016836:	2301      	movs	r3, #1
 8016838:	9301      	str	r3, [sp, #4]
 801683a:	2300      	movs	r3, #0
 801683c:	9300      	str	r3, [sp, #0]
 801683e:	23ff      	movs	r3, #255	; 0xff
 8016840:	2200      	movs	r2, #0
 8016842:	69f9      	ldr	r1, [r7, #28]
 8016844:	6878      	ldr	r0, [r7, #4]
 8016846:	f000 fa91 	bl	8016d6c <ip4_output_if>
 801684a:	4603      	mov	r3, r0
 801684c:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801684e:	e001      	b.n	8016854 <icmp_input+0x1b8>
      break;
 8016850:	bf00      	nop
 8016852:	e000      	b.n	8016856 <icmp_input+0x1ba>
      break;
 8016854:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8016856:	6878      	ldr	r0, [r7, #4]
 8016858:	f7f6 ffc4 	bl	800d7e4 <pbuf_free>
  return;
 801685c:	e013      	b.n	8016886 <icmp_input+0x1ea>
    goto lenerr;
 801685e:	bf00      	nop
 8016860:	e002      	b.n	8016868 <icmp_input+0x1cc>
    goto lenerr;
 8016862:	bf00      	nop
 8016864:	e000      	b.n	8016868 <icmp_input+0x1cc>
        goto lenerr;
 8016866:	bf00      	nop
lenerr:
  pbuf_free(p);
 8016868:	6878      	ldr	r0, [r7, #4]
 801686a:	f7f6 ffbb 	bl	800d7e4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801686e:	e00a      	b.n	8016886 <icmp_input+0x1ea>
        goto icmperr;
 8016870:	bf00      	nop
 8016872:	e004      	b.n	801687e <icmp_input+0x1e2>
        goto icmperr;
 8016874:	bf00      	nop
 8016876:	e002      	b.n	801687e <icmp_input+0x1e2>
          goto icmperr;
 8016878:	bf00      	nop
 801687a:	e000      	b.n	801687e <icmp_input+0x1e2>
          goto icmperr;
 801687c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801687e:	6878      	ldr	r0, [r7, #4]
 8016880:	f7f6 ffb0 	bl	800d7e4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8016884:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8016886:	3728      	adds	r7, #40	; 0x28
 8016888:	46bd      	mov	sp, r7
 801688a:	bd80      	pop	{r7, pc}
 801688c:	20004024 	.word	0x20004024
 8016890:	20004038 	.word	0x20004038
 8016894:	0802050c 	.word	0x0802050c
 8016898:	08020544 	.word	0x08020544
 801689c:	0802057c 	.word	0x0802057c
 80168a0:	080205a4 	.word	0x080205a4

080168a4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80168a4:	b580      	push	{r7, lr}
 80168a6:	b082      	sub	sp, #8
 80168a8:	af00      	add	r7, sp, #0
 80168aa:	6078      	str	r0, [r7, #4]
 80168ac:	460b      	mov	r3, r1
 80168ae:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80168b0:	78fb      	ldrb	r3, [r7, #3]
 80168b2:	461a      	mov	r2, r3
 80168b4:	2103      	movs	r1, #3
 80168b6:	6878      	ldr	r0, [r7, #4]
 80168b8:	f000 f814 	bl	80168e4 <icmp_send_response>
}
 80168bc:	bf00      	nop
 80168be:	3708      	adds	r7, #8
 80168c0:	46bd      	mov	sp, r7
 80168c2:	bd80      	pop	{r7, pc}

080168c4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 80168c4:	b580      	push	{r7, lr}
 80168c6:	b082      	sub	sp, #8
 80168c8:	af00      	add	r7, sp, #0
 80168ca:	6078      	str	r0, [r7, #4]
 80168cc:	460b      	mov	r3, r1
 80168ce:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80168d0:	78fb      	ldrb	r3, [r7, #3]
 80168d2:	461a      	mov	r2, r3
 80168d4:	210b      	movs	r1, #11
 80168d6:	6878      	ldr	r0, [r7, #4]
 80168d8:	f000 f804 	bl	80168e4 <icmp_send_response>
}
 80168dc:	bf00      	nop
 80168de:	3708      	adds	r7, #8
 80168e0:	46bd      	mov	sp, r7
 80168e2:	bd80      	pop	{r7, pc}

080168e4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80168e4:	b580      	push	{r7, lr}
 80168e6:	b08c      	sub	sp, #48	; 0x30
 80168e8:	af04      	add	r7, sp, #16
 80168ea:	6078      	str	r0, [r7, #4]
 80168ec:	460b      	mov	r3, r1
 80168ee:	70fb      	strb	r3, [r7, #3]
 80168f0:	4613      	mov	r3, r2
 80168f2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80168f4:	f44f 7220 	mov.w	r2, #640	; 0x280
 80168f8:	2124      	movs	r1, #36	; 0x24
 80168fa:	2022      	movs	r0, #34	; 0x22
 80168fc:	f7f6 fc92 	bl	800d224 <pbuf_alloc>
 8016900:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8016902:	69fb      	ldr	r3, [r7, #28]
 8016904:	2b00      	cmp	r3, #0
 8016906:	d04c      	beq.n	80169a2 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8016908:	69fb      	ldr	r3, [r7, #28]
 801690a:	895b      	ldrh	r3, [r3, #10]
 801690c:	2b23      	cmp	r3, #35	; 0x23
 801690e:	d806      	bhi.n	801691e <icmp_send_response+0x3a>
 8016910:	4b26      	ldr	r3, [pc, #152]	; (80169ac <icmp_send_response+0xc8>)
 8016912:	f240 1269 	movw	r2, #361	; 0x169
 8016916:	4926      	ldr	r1, [pc, #152]	; (80169b0 <icmp_send_response+0xcc>)
 8016918:	4826      	ldr	r0, [pc, #152]	; (80169b4 <icmp_send_response+0xd0>)
 801691a:	f001 ffdd 	bl	80188d8 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801691e:	687b      	ldr	r3, [r7, #4]
 8016920:	685b      	ldr	r3, [r3, #4]
 8016922:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8016924:	69fb      	ldr	r3, [r7, #28]
 8016926:	685b      	ldr	r3, [r3, #4]
 8016928:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801692a:	697b      	ldr	r3, [r7, #20]
 801692c:	78fa      	ldrb	r2, [r7, #3]
 801692e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8016930:	697b      	ldr	r3, [r7, #20]
 8016932:	78ba      	ldrb	r2, [r7, #2]
 8016934:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8016936:	697b      	ldr	r3, [r7, #20]
 8016938:	2200      	movs	r2, #0
 801693a:	711a      	strb	r2, [r3, #4]
 801693c:	2200      	movs	r2, #0
 801693e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8016940:	697b      	ldr	r3, [r7, #20]
 8016942:	2200      	movs	r2, #0
 8016944:	719a      	strb	r2, [r3, #6]
 8016946:	2200      	movs	r2, #0
 8016948:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801694a:	69fb      	ldr	r3, [r7, #28]
 801694c:	685b      	ldr	r3, [r3, #4]
 801694e:	f103 0008 	add.w	r0, r3, #8
 8016952:	687b      	ldr	r3, [r7, #4]
 8016954:	685b      	ldr	r3, [r3, #4]
 8016956:	221c      	movs	r2, #28
 8016958:	4619      	mov	r1, r3
 801695a:	f001 fa8c 	bl	8017e76 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801695e:	69bb      	ldr	r3, [r7, #24]
 8016960:	68db      	ldr	r3, [r3, #12]
 8016962:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8016964:	f107 030c 	add.w	r3, r7, #12
 8016968:	4618      	mov	r0, r3
 801696a:	f000 f825 	bl	80169b8 <ip4_route>
 801696e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8016970:	693b      	ldr	r3, [r7, #16]
 8016972:	2b00      	cmp	r3, #0
 8016974:	d011      	beq.n	801699a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8016976:	697b      	ldr	r3, [r7, #20]
 8016978:	2200      	movs	r2, #0
 801697a:	709a      	strb	r2, [r3, #2]
 801697c:	2200      	movs	r2, #0
 801697e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8016980:	f107 020c 	add.w	r2, r7, #12
 8016984:	693b      	ldr	r3, [r7, #16]
 8016986:	9302      	str	r3, [sp, #8]
 8016988:	2301      	movs	r3, #1
 801698a:	9301      	str	r3, [sp, #4]
 801698c:	2300      	movs	r3, #0
 801698e:	9300      	str	r3, [sp, #0]
 8016990:	23ff      	movs	r3, #255	; 0xff
 8016992:	2100      	movs	r1, #0
 8016994:	69f8      	ldr	r0, [r7, #28]
 8016996:	f000 f9e9 	bl	8016d6c <ip4_output_if>
  }
  pbuf_free(q);
 801699a:	69f8      	ldr	r0, [r7, #28]
 801699c:	f7f6 ff22 	bl	800d7e4 <pbuf_free>
 80169a0:	e000      	b.n	80169a4 <icmp_send_response+0xc0>
    return;
 80169a2:	bf00      	nop
}
 80169a4:	3720      	adds	r7, #32
 80169a6:	46bd      	mov	sp, r7
 80169a8:	bd80      	pop	{r7, pc}
 80169aa:	bf00      	nop
 80169ac:	0802050c 	.word	0x0802050c
 80169b0:	080205d8 	.word	0x080205d8
 80169b4:	0802057c 	.word	0x0802057c

080169b8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80169b8:	b480      	push	{r7}
 80169ba:	b085      	sub	sp, #20
 80169bc:	af00      	add	r7, sp, #0
 80169be:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 80169c0:	4b33      	ldr	r3, [pc, #204]	; (8016a90 <ip4_route+0xd8>)
 80169c2:	681b      	ldr	r3, [r3, #0]
 80169c4:	60fb      	str	r3, [r7, #12]
 80169c6:	e036      	b.n	8016a36 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80169c8:	68fb      	ldr	r3, [r7, #12]
 80169ca:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80169ce:	f003 0301 	and.w	r3, r3, #1
 80169d2:	b2db      	uxtb	r3, r3
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d02b      	beq.n	8016a30 <ip4_route+0x78>
 80169d8:	68fb      	ldr	r3, [r7, #12]
 80169da:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80169de:	089b      	lsrs	r3, r3, #2
 80169e0:	f003 0301 	and.w	r3, r3, #1
 80169e4:	b2db      	uxtb	r3, r3
 80169e6:	2b00      	cmp	r3, #0
 80169e8:	d022      	beq.n	8016a30 <ip4_route+0x78>
 80169ea:	68fb      	ldr	r3, [r7, #12]
 80169ec:	3304      	adds	r3, #4
 80169ee:	681b      	ldr	r3, [r3, #0]
 80169f0:	2b00      	cmp	r3, #0
 80169f2:	d01d      	beq.n	8016a30 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	681a      	ldr	r2, [r3, #0]
 80169f8:	68fb      	ldr	r3, [r7, #12]
 80169fa:	3304      	adds	r3, #4
 80169fc:	681b      	ldr	r3, [r3, #0]
 80169fe:	405a      	eors	r2, r3
 8016a00:	68fb      	ldr	r3, [r7, #12]
 8016a02:	3308      	adds	r3, #8
 8016a04:	681b      	ldr	r3, [r3, #0]
 8016a06:	4013      	ands	r3, r2
 8016a08:	2b00      	cmp	r3, #0
 8016a0a:	d101      	bne.n	8016a10 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8016a0c:	68fb      	ldr	r3, [r7, #12]
 8016a0e:	e038      	b.n	8016a82 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8016a10:	68fb      	ldr	r3, [r7, #12]
 8016a12:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016a16:	f003 0302 	and.w	r3, r3, #2
 8016a1a:	2b00      	cmp	r3, #0
 8016a1c:	d108      	bne.n	8016a30 <ip4_route+0x78>
 8016a1e:	687b      	ldr	r3, [r7, #4]
 8016a20:	681a      	ldr	r2, [r3, #0]
 8016a22:	68fb      	ldr	r3, [r7, #12]
 8016a24:	330c      	adds	r3, #12
 8016a26:	681b      	ldr	r3, [r3, #0]
 8016a28:	429a      	cmp	r2, r3
 8016a2a:	d101      	bne.n	8016a30 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8016a2c:	68fb      	ldr	r3, [r7, #12]
 8016a2e:	e028      	b.n	8016a82 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	681b      	ldr	r3, [r3, #0]
 8016a34:	60fb      	str	r3, [r7, #12]
 8016a36:	68fb      	ldr	r3, [r7, #12]
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	d1c5      	bne.n	80169c8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8016a3c:	4b15      	ldr	r3, [pc, #84]	; (8016a94 <ip4_route+0xdc>)
 8016a3e:	681b      	ldr	r3, [r3, #0]
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	d01a      	beq.n	8016a7a <ip4_route+0xc2>
 8016a44:	4b13      	ldr	r3, [pc, #76]	; (8016a94 <ip4_route+0xdc>)
 8016a46:	681b      	ldr	r3, [r3, #0]
 8016a48:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016a4c:	f003 0301 	and.w	r3, r3, #1
 8016a50:	2b00      	cmp	r3, #0
 8016a52:	d012      	beq.n	8016a7a <ip4_route+0xc2>
 8016a54:	4b0f      	ldr	r3, [pc, #60]	; (8016a94 <ip4_route+0xdc>)
 8016a56:	681b      	ldr	r3, [r3, #0]
 8016a58:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016a5c:	f003 0304 	and.w	r3, r3, #4
 8016a60:	2b00      	cmp	r3, #0
 8016a62:	d00a      	beq.n	8016a7a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8016a64:	4b0b      	ldr	r3, [pc, #44]	; (8016a94 <ip4_route+0xdc>)
 8016a66:	681b      	ldr	r3, [r3, #0]
 8016a68:	3304      	adds	r3, #4
 8016a6a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8016a6c:	2b00      	cmp	r3, #0
 8016a6e:	d004      	beq.n	8016a7a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	681b      	ldr	r3, [r3, #0]
 8016a74:	b2db      	uxtb	r3, r3
 8016a76:	2b7f      	cmp	r3, #127	; 0x7f
 8016a78:	d101      	bne.n	8016a7e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8016a7a:	2300      	movs	r3, #0
 8016a7c:	e001      	b.n	8016a82 <ip4_route+0xca>
  }

  return netif_default;
 8016a7e:	4b05      	ldr	r3, [pc, #20]	; (8016a94 <ip4_route+0xdc>)
 8016a80:	681b      	ldr	r3, [r3, #0]
}
 8016a82:	4618      	mov	r0, r3
 8016a84:	3714      	adds	r7, #20
 8016a86:	46bd      	mov	sp, r7
 8016a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a8c:	4770      	bx	lr
 8016a8e:	bf00      	nop
 8016a90:	20007138 	.word	0x20007138
 8016a94:	2000713c 	.word	0x2000713c

08016a98 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8016a98:	b580      	push	{r7, lr}
 8016a9a:	b082      	sub	sp, #8
 8016a9c:	af00      	add	r7, sp, #0
 8016a9e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016aa6:	f003 0301 	and.w	r3, r3, #1
 8016aaa:	b2db      	uxtb	r3, r3
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d016      	beq.n	8016ade <ip4_input_accept+0x46>
 8016ab0:	687b      	ldr	r3, [r7, #4]
 8016ab2:	3304      	adds	r3, #4
 8016ab4:	681b      	ldr	r3, [r3, #0]
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	d011      	beq.n	8016ade <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8016aba:	4b0b      	ldr	r3, [pc, #44]	; (8016ae8 <ip4_input_accept+0x50>)
 8016abc:	695a      	ldr	r2, [r3, #20]
 8016abe:	687b      	ldr	r3, [r7, #4]
 8016ac0:	3304      	adds	r3, #4
 8016ac2:	681b      	ldr	r3, [r3, #0]
 8016ac4:	429a      	cmp	r2, r3
 8016ac6:	d008      	beq.n	8016ada <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8016ac8:	4b07      	ldr	r3, [pc, #28]	; (8016ae8 <ip4_input_accept+0x50>)
 8016aca:	695b      	ldr	r3, [r3, #20]
 8016acc:	6879      	ldr	r1, [r7, #4]
 8016ace:	4618      	mov	r0, r3
 8016ad0:	f000 fa24 	bl	8016f1c <ip4_addr_isbroadcast_u32>
 8016ad4:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8016ad6:	2b00      	cmp	r3, #0
 8016ad8:	d001      	beq.n	8016ade <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8016ada:	2301      	movs	r3, #1
 8016adc:	e000      	b.n	8016ae0 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8016ade:	2300      	movs	r3, #0
}
 8016ae0:	4618      	mov	r0, r3
 8016ae2:	3708      	adds	r7, #8
 8016ae4:	46bd      	mov	sp, r7
 8016ae6:	bd80      	pop	{r7, pc}
 8016ae8:	20004024 	.word	0x20004024

08016aec <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8016aec:	b580      	push	{r7, lr}
 8016aee:	b088      	sub	sp, #32
 8016af0:	af00      	add	r7, sp, #0
 8016af2:	6078      	str	r0, [r7, #4]
 8016af4:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 8016af6:	2301      	movs	r3, #1
 8016af8:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8016afa:	687b      	ldr	r3, [r7, #4]
 8016afc:	685b      	ldr	r3, [r3, #4]
 8016afe:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 8016b00:	69fb      	ldr	r3, [r7, #28]
 8016b02:	781b      	ldrb	r3, [r3, #0]
 8016b04:	091b      	lsrs	r3, r3, #4
 8016b06:	b2db      	uxtb	r3, r3
 8016b08:	2b04      	cmp	r3, #4
 8016b0a:	d004      	beq.n	8016b16 <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8016b0c:	6878      	ldr	r0, [r7, #4]
 8016b0e:	f7f6 fe69 	bl	800d7e4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8016b12:	2300      	movs	r3, #0
 8016b14:	e121      	b.n	8016d5a <ip4_input+0x26e>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8016b16:	69fb      	ldr	r3, [r7, #28]
 8016b18:	781b      	ldrb	r3, [r3, #0]
 8016b1a:	f003 030f 	and.w	r3, r3, #15
 8016b1e:	b2db      	uxtb	r3, r3
 8016b20:	009b      	lsls	r3, r3, #2
 8016b22:	b2db      	uxtb	r3, r3
 8016b24:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8016b26:	69fb      	ldr	r3, [r7, #28]
 8016b28:	885b      	ldrh	r3, [r3, #2]
 8016b2a:	b29b      	uxth	r3, r3
 8016b2c:	4618      	mov	r0, r3
 8016b2e:	f7f5 fbc1 	bl	800c2b4 <lwip_htons>
 8016b32:	4603      	mov	r3, r0
 8016b34:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8016b36:	687b      	ldr	r3, [r7, #4]
 8016b38:	891b      	ldrh	r3, [r3, #8]
 8016b3a:	8a3a      	ldrh	r2, [r7, #16]
 8016b3c:	429a      	cmp	r2, r3
 8016b3e:	d204      	bcs.n	8016b4a <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 8016b40:	8a3b      	ldrh	r3, [r7, #16]
 8016b42:	4619      	mov	r1, r3
 8016b44:	6878      	ldr	r0, [r7, #4]
 8016b46:	f7f6 fcc7 	bl	800d4d8 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8016b4a:	687b      	ldr	r3, [r7, #4]
 8016b4c:	895b      	ldrh	r3, [r3, #10]
 8016b4e:	8a7a      	ldrh	r2, [r7, #18]
 8016b50:	429a      	cmp	r2, r3
 8016b52:	d807      	bhi.n	8016b64 <ip4_input+0x78>
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	891b      	ldrh	r3, [r3, #8]
 8016b58:	8a3a      	ldrh	r2, [r7, #16]
 8016b5a:	429a      	cmp	r2, r3
 8016b5c:	d802      	bhi.n	8016b64 <ip4_input+0x78>
 8016b5e:	8a7b      	ldrh	r3, [r7, #18]
 8016b60:	2b13      	cmp	r3, #19
 8016b62:	d804      	bhi.n	8016b6e <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8016b64:	6878      	ldr	r0, [r7, #4]
 8016b66:	f7f6 fe3d 	bl	800d7e4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8016b6a:	2300      	movs	r3, #0
 8016b6c:	e0f5      	b.n	8016d5a <ip4_input+0x26e>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8016b6e:	69fb      	ldr	r3, [r7, #28]
 8016b70:	691b      	ldr	r3, [r3, #16]
 8016b72:	4a7c      	ldr	r2, [pc, #496]	; (8016d64 <ip4_input+0x278>)
 8016b74:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8016b76:	69fb      	ldr	r3, [r7, #28]
 8016b78:	68db      	ldr	r3, [r3, #12]
 8016b7a:	4a7a      	ldr	r2, [pc, #488]	; (8016d64 <ip4_input+0x278>)
 8016b7c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8016b7e:	4b79      	ldr	r3, [pc, #484]	; (8016d64 <ip4_input+0x278>)
 8016b80:	695b      	ldr	r3, [r3, #20]
 8016b82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016b86:	2be0      	cmp	r3, #224	; 0xe0
 8016b88:	d112      	bne.n	8016bb0 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8016b8a:	683b      	ldr	r3, [r7, #0]
 8016b8c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016b90:	f003 0301 	and.w	r3, r3, #1
 8016b94:	b2db      	uxtb	r3, r3
 8016b96:	2b00      	cmp	r3, #0
 8016b98:	d007      	beq.n	8016baa <ip4_input+0xbe>
 8016b9a:	683b      	ldr	r3, [r7, #0]
 8016b9c:	3304      	adds	r3, #4
 8016b9e:	681b      	ldr	r3, [r3, #0]
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	d002      	beq.n	8016baa <ip4_input+0xbe>
      netif = inp;
 8016ba4:	683b      	ldr	r3, [r7, #0]
 8016ba6:	61bb      	str	r3, [r7, #24]
 8016ba8:	e02a      	b.n	8016c00 <ip4_input+0x114>
    } else {
      netif = NULL;
 8016baa:	2300      	movs	r3, #0
 8016bac:	61bb      	str	r3, [r7, #24]
 8016bae:	e027      	b.n	8016c00 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8016bb0:	6838      	ldr	r0, [r7, #0]
 8016bb2:	f7ff ff71 	bl	8016a98 <ip4_input_accept>
 8016bb6:	4603      	mov	r3, r0
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d002      	beq.n	8016bc2 <ip4_input+0xd6>
      netif = inp;
 8016bbc:	683b      	ldr	r3, [r7, #0]
 8016bbe:	61bb      	str	r3, [r7, #24]
 8016bc0:	e01e      	b.n	8016c00 <ip4_input+0x114>
    } else {
      netif = NULL;
 8016bc2:	2300      	movs	r3, #0
 8016bc4:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8016bc6:	4b67      	ldr	r3, [pc, #412]	; (8016d64 <ip4_input+0x278>)
 8016bc8:	695b      	ldr	r3, [r3, #20]
 8016bca:	b2db      	uxtb	r3, r3
 8016bcc:	2b7f      	cmp	r3, #127	; 0x7f
 8016bce:	d017      	beq.n	8016c00 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8016bd0:	4b65      	ldr	r3, [pc, #404]	; (8016d68 <ip4_input+0x27c>)
 8016bd2:	681b      	ldr	r3, [r3, #0]
 8016bd4:	61bb      	str	r3, [r7, #24]
 8016bd6:	e00e      	b.n	8016bf6 <ip4_input+0x10a>
          if (netif == inp) {
 8016bd8:	69ba      	ldr	r2, [r7, #24]
 8016bda:	683b      	ldr	r3, [r7, #0]
 8016bdc:	429a      	cmp	r2, r3
 8016bde:	d006      	beq.n	8016bee <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8016be0:	69b8      	ldr	r0, [r7, #24]
 8016be2:	f7ff ff59 	bl	8016a98 <ip4_input_accept>
 8016be6:	4603      	mov	r3, r0
 8016be8:	2b00      	cmp	r3, #0
 8016bea:	d108      	bne.n	8016bfe <ip4_input+0x112>
 8016bec:	e000      	b.n	8016bf0 <ip4_input+0x104>
            continue;
 8016bee:	bf00      	nop
        NETIF_FOREACH(netif) {
 8016bf0:	69bb      	ldr	r3, [r7, #24]
 8016bf2:	681b      	ldr	r3, [r3, #0]
 8016bf4:	61bb      	str	r3, [r7, #24]
 8016bf6:	69bb      	ldr	r3, [r7, #24]
 8016bf8:	2b00      	cmp	r3, #0
 8016bfa:	d1ed      	bne.n	8016bd8 <ip4_input+0xec>
 8016bfc:	e000      	b.n	8016c00 <ip4_input+0x114>
            break;
 8016bfe:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 8016c00:	69bb      	ldr	r3, [r7, #24]
 8016c02:	2b00      	cmp	r3, #0
 8016c04:	d111      	bne.n	8016c2a <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 8016c06:	69fb      	ldr	r3, [r7, #28]
 8016c08:	7a5b      	ldrb	r3, [r3, #9]
 8016c0a:	2b11      	cmp	r3, #17
 8016c0c:	d10d      	bne.n	8016c2a <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 8016c0e:	8a7b      	ldrh	r3, [r7, #18]
 8016c10:	69fa      	ldr	r2, [r7, #28]
 8016c12:	4413      	add	r3, r2
 8016c14:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 8016c16:	68fb      	ldr	r3, [r7, #12]
 8016c18:	885b      	ldrh	r3, [r3, #2]
 8016c1a:	b29b      	uxth	r3, r3
 8016c1c:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8016c20:	d103      	bne.n	8016c2a <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 8016c22:	683b      	ldr	r3, [r7, #0]
 8016c24:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 8016c26:	2300      	movs	r3, #0
 8016c28:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 8016c2a:	697b      	ldr	r3, [r7, #20]
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	d017      	beq.n	8016c60 <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8016c30:	4b4c      	ldr	r3, [pc, #304]	; (8016d64 <ip4_input+0x278>)
 8016c32:	691b      	ldr	r3, [r3, #16]
 8016c34:	2b00      	cmp	r3, #0
 8016c36:	d013      	beq.n	8016c60 <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8016c38:	4b4a      	ldr	r3, [pc, #296]	; (8016d64 <ip4_input+0x278>)
 8016c3a:	691b      	ldr	r3, [r3, #16]
 8016c3c:	6839      	ldr	r1, [r7, #0]
 8016c3e:	4618      	mov	r0, r3
 8016c40:	f000 f96c 	bl	8016f1c <ip4_addr_isbroadcast_u32>
 8016c44:	4603      	mov	r3, r0
 8016c46:	2b00      	cmp	r3, #0
 8016c48:	d105      	bne.n	8016c56 <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8016c4a:	4b46      	ldr	r3, [pc, #280]	; (8016d64 <ip4_input+0x278>)
 8016c4c:	691b      	ldr	r3, [r3, #16]
 8016c4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8016c52:	2be0      	cmp	r3, #224	; 0xe0
 8016c54:	d104      	bne.n	8016c60 <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8016c56:	6878      	ldr	r0, [r7, #4]
 8016c58:	f7f6 fdc4 	bl	800d7e4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8016c5c:	2300      	movs	r3, #0
 8016c5e:	e07c      	b.n	8016d5a <ip4_input+0x26e>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8016c60:	69bb      	ldr	r3, [r7, #24]
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	d104      	bne.n	8016c70 <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8016c66:	6878      	ldr	r0, [r7, #4]
 8016c68:	f7f6 fdbc 	bl	800d7e4 <pbuf_free>
    return ERR_OK;
 8016c6c:	2300      	movs	r3, #0
 8016c6e:	e074      	b.n	8016d5a <ip4_input+0x26e>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8016c70:	69fb      	ldr	r3, [r7, #28]
 8016c72:	88db      	ldrh	r3, [r3, #6]
 8016c74:	b29b      	uxth	r3, r3
 8016c76:	461a      	mov	r2, r3
 8016c78:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8016c7c:	4013      	ands	r3, r2
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	d00b      	beq.n	8016c9a <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8016c82:	6878      	ldr	r0, [r7, #4]
 8016c84:	f000 fc90 	bl	80175a8 <ip4_reass>
 8016c88:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	2b00      	cmp	r3, #0
 8016c8e:	d101      	bne.n	8016c94 <ip4_input+0x1a8>
      return ERR_OK;
 8016c90:	2300      	movs	r3, #0
 8016c92:	e062      	b.n	8016d5a <ip4_input+0x26e>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	685b      	ldr	r3, [r3, #4]
 8016c98:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8016c9a:	4a32      	ldr	r2, [pc, #200]	; (8016d64 <ip4_input+0x278>)
 8016c9c:	69bb      	ldr	r3, [r7, #24]
 8016c9e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8016ca0:	4a30      	ldr	r2, [pc, #192]	; (8016d64 <ip4_input+0x278>)
 8016ca2:	683b      	ldr	r3, [r7, #0]
 8016ca4:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8016ca6:	4a2f      	ldr	r2, [pc, #188]	; (8016d64 <ip4_input+0x278>)
 8016ca8:	69fb      	ldr	r3, [r7, #28]
 8016caa:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8016cac:	69fb      	ldr	r3, [r7, #28]
 8016cae:	781b      	ldrb	r3, [r3, #0]
 8016cb0:	f003 030f 	and.w	r3, r3, #15
 8016cb4:	b2db      	uxtb	r3, r3
 8016cb6:	009b      	lsls	r3, r3, #2
 8016cb8:	b2db      	uxtb	r3, r3
 8016cba:	b29a      	uxth	r2, r3
 8016cbc:	4b29      	ldr	r3, [pc, #164]	; (8016d64 <ip4_input+0x278>)
 8016cbe:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8016cc0:	8a7b      	ldrh	r3, [r7, #18]
 8016cc2:	4619      	mov	r1, r3
 8016cc4:	6878      	ldr	r0, [r7, #4]
 8016cc6:	f7f6 fd07 	bl	800d6d8 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8016cca:	69fb      	ldr	r3, [r7, #28]
 8016ccc:	7a5b      	ldrb	r3, [r3, #9]
 8016cce:	2b06      	cmp	r3, #6
 8016cd0:	d009      	beq.n	8016ce6 <ip4_input+0x1fa>
 8016cd2:	2b11      	cmp	r3, #17
 8016cd4:	d002      	beq.n	8016cdc <ip4_input+0x1f0>
 8016cd6:	2b01      	cmp	r3, #1
 8016cd8:	d00a      	beq.n	8016cf0 <ip4_input+0x204>
 8016cda:	e00e      	b.n	8016cfa <ip4_input+0x20e>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8016cdc:	6839      	ldr	r1, [r7, #0]
 8016cde:	6878      	ldr	r0, [r7, #4]
 8016ce0:	f7fc fb2a 	bl	8013338 <udp_input>
        break;
 8016ce4:	e026      	b.n	8016d34 <ip4_input+0x248>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8016ce6:	6839      	ldr	r1, [r7, #0]
 8016ce8:	6878      	ldr	r0, [r7, #4]
 8016cea:	f7f8 fba7 	bl	800f43c <tcp_input>
        break;
 8016cee:	e021      	b.n	8016d34 <ip4_input+0x248>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8016cf0:	6839      	ldr	r1, [r7, #0]
 8016cf2:	6878      	ldr	r0, [r7, #4]
 8016cf4:	f7ff fcd2 	bl	801669c <icmp_input>
        break;
 8016cf8:	e01c      	b.n	8016d34 <ip4_input+0x248>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8016cfa:	4b1a      	ldr	r3, [pc, #104]	; (8016d64 <ip4_input+0x278>)
 8016cfc:	695b      	ldr	r3, [r3, #20]
 8016cfe:	69b9      	ldr	r1, [r7, #24]
 8016d00:	4618      	mov	r0, r3
 8016d02:	f000 f90b 	bl	8016f1c <ip4_addr_isbroadcast_u32>
 8016d06:	4603      	mov	r3, r0
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d10f      	bne.n	8016d2c <ip4_input+0x240>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8016d0c:	4b15      	ldr	r3, [pc, #84]	; (8016d64 <ip4_input+0x278>)
 8016d0e:	695b      	ldr	r3, [r3, #20]
 8016d10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8016d14:	2be0      	cmp	r3, #224	; 0xe0
 8016d16:	d009      	beq.n	8016d2c <ip4_input+0x240>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8016d18:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8016d1c:	4619      	mov	r1, r3
 8016d1e:	6878      	ldr	r0, [r7, #4]
 8016d20:	f7f6 fd4d 	bl	800d7be <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8016d24:	2102      	movs	r1, #2
 8016d26:	6878      	ldr	r0, [r7, #4]
 8016d28:	f7ff fdbc 	bl	80168a4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8016d2c:	6878      	ldr	r0, [r7, #4]
 8016d2e:	f7f6 fd59 	bl	800d7e4 <pbuf_free>
        break;
 8016d32:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8016d34:	4b0b      	ldr	r3, [pc, #44]	; (8016d64 <ip4_input+0x278>)
 8016d36:	2200      	movs	r2, #0
 8016d38:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8016d3a:	4b0a      	ldr	r3, [pc, #40]	; (8016d64 <ip4_input+0x278>)
 8016d3c:	2200      	movs	r2, #0
 8016d3e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8016d40:	4b08      	ldr	r3, [pc, #32]	; (8016d64 <ip4_input+0x278>)
 8016d42:	2200      	movs	r2, #0
 8016d44:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8016d46:	4b07      	ldr	r3, [pc, #28]	; (8016d64 <ip4_input+0x278>)
 8016d48:	2200      	movs	r2, #0
 8016d4a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8016d4c:	4b05      	ldr	r3, [pc, #20]	; (8016d64 <ip4_input+0x278>)
 8016d4e:	2200      	movs	r2, #0
 8016d50:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8016d52:	4b04      	ldr	r3, [pc, #16]	; (8016d64 <ip4_input+0x278>)
 8016d54:	2200      	movs	r2, #0
 8016d56:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8016d58:	2300      	movs	r3, #0
}
 8016d5a:	4618      	mov	r0, r3
 8016d5c:	3720      	adds	r7, #32
 8016d5e:	46bd      	mov	sp, r7
 8016d60:	bd80      	pop	{r7, pc}
 8016d62:	bf00      	nop
 8016d64:	20004024 	.word	0x20004024
 8016d68:	20007138 	.word	0x20007138

08016d6c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8016d6c:	b580      	push	{r7, lr}
 8016d6e:	b08a      	sub	sp, #40	; 0x28
 8016d70:	af04      	add	r7, sp, #16
 8016d72:	60f8      	str	r0, [r7, #12]
 8016d74:	60b9      	str	r1, [r7, #8]
 8016d76:	607a      	str	r2, [r7, #4]
 8016d78:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8016d7a:	68bb      	ldr	r3, [r7, #8]
 8016d7c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8016d7e:	687b      	ldr	r3, [r7, #4]
 8016d80:	2b00      	cmp	r3, #0
 8016d82:	d009      	beq.n	8016d98 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8016d84:	68bb      	ldr	r3, [r7, #8]
 8016d86:	2b00      	cmp	r3, #0
 8016d88:	d003      	beq.n	8016d92 <ip4_output_if+0x26>
 8016d8a:	68bb      	ldr	r3, [r7, #8]
 8016d8c:	681b      	ldr	r3, [r3, #0]
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	d102      	bne.n	8016d98 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8016d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d94:	3304      	adds	r3, #4
 8016d96:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8016d98:	78fa      	ldrb	r2, [r7, #3]
 8016d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d9c:	9302      	str	r3, [sp, #8]
 8016d9e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8016da2:	9301      	str	r3, [sp, #4]
 8016da4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8016da8:	9300      	str	r3, [sp, #0]
 8016daa:	4613      	mov	r3, r2
 8016dac:	687a      	ldr	r2, [r7, #4]
 8016dae:	6979      	ldr	r1, [r7, #20]
 8016db0:	68f8      	ldr	r0, [r7, #12]
 8016db2:	f000 f805 	bl	8016dc0 <ip4_output_if_src>
 8016db6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8016db8:	4618      	mov	r0, r3
 8016dba:	3718      	adds	r7, #24
 8016dbc:	46bd      	mov	sp, r7
 8016dbe:	bd80      	pop	{r7, pc}

08016dc0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8016dc0:	b580      	push	{r7, lr}
 8016dc2:	b088      	sub	sp, #32
 8016dc4:	af00      	add	r7, sp, #0
 8016dc6:	60f8      	str	r0, [r7, #12]
 8016dc8:	60b9      	str	r1, [r7, #8]
 8016dca:	607a      	str	r2, [r7, #4]
 8016dcc:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8016dce:	68fb      	ldr	r3, [r7, #12]
 8016dd0:	7b9b      	ldrb	r3, [r3, #14]
 8016dd2:	2b01      	cmp	r3, #1
 8016dd4:	d006      	beq.n	8016de4 <ip4_output_if_src+0x24>
 8016dd6:	4b4b      	ldr	r3, [pc, #300]	; (8016f04 <ip4_output_if_src+0x144>)
 8016dd8:	f44f 7255 	mov.w	r2, #852	; 0x354
 8016ddc:	494a      	ldr	r1, [pc, #296]	; (8016f08 <ip4_output_if_src+0x148>)
 8016dde:	484b      	ldr	r0, [pc, #300]	; (8016f0c <ip4_output_if_src+0x14c>)
 8016de0:	f001 fd7a 	bl	80188d8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8016de4:	687b      	ldr	r3, [r7, #4]
 8016de6:	2b00      	cmp	r3, #0
 8016de8:	d060      	beq.n	8016eac <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8016dea:	2314      	movs	r3, #20
 8016dec:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8016dee:	2114      	movs	r1, #20
 8016df0:	68f8      	ldr	r0, [r7, #12]
 8016df2:	f7f6 fc61 	bl	800d6b8 <pbuf_add_header>
 8016df6:	4603      	mov	r3, r0
 8016df8:	2b00      	cmp	r3, #0
 8016dfa:	d002      	beq.n	8016e02 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8016dfc:	f06f 0301 	mvn.w	r3, #1
 8016e00:	e07c      	b.n	8016efc <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8016e02:	68fb      	ldr	r3, [r7, #12]
 8016e04:	685b      	ldr	r3, [r3, #4]
 8016e06:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8016e08:	68fb      	ldr	r3, [r7, #12]
 8016e0a:	895b      	ldrh	r3, [r3, #10]
 8016e0c:	2b13      	cmp	r3, #19
 8016e0e:	d806      	bhi.n	8016e1e <ip4_output_if_src+0x5e>
 8016e10:	4b3c      	ldr	r3, [pc, #240]	; (8016f04 <ip4_output_if_src+0x144>)
 8016e12:	f240 3289 	movw	r2, #905	; 0x389
 8016e16:	493e      	ldr	r1, [pc, #248]	; (8016f10 <ip4_output_if_src+0x150>)
 8016e18:	483c      	ldr	r0, [pc, #240]	; (8016f0c <ip4_output_if_src+0x14c>)
 8016e1a:	f001 fd5d 	bl	80188d8 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8016e1e:	69fb      	ldr	r3, [r7, #28]
 8016e20:	78fa      	ldrb	r2, [r7, #3]
 8016e22:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8016e24:	69fb      	ldr	r3, [r7, #28]
 8016e26:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8016e2a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8016e2c:	687b      	ldr	r3, [r7, #4]
 8016e2e:	681a      	ldr	r2, [r3, #0]
 8016e30:	69fb      	ldr	r3, [r7, #28]
 8016e32:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8016e34:	8b7b      	ldrh	r3, [r7, #26]
 8016e36:	089b      	lsrs	r3, r3, #2
 8016e38:	b29b      	uxth	r3, r3
 8016e3a:	b2db      	uxtb	r3, r3
 8016e3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016e40:	b2da      	uxtb	r2, r3
 8016e42:	69fb      	ldr	r3, [r7, #28]
 8016e44:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8016e46:	69fb      	ldr	r3, [r7, #28]
 8016e48:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8016e4c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8016e4e:	68fb      	ldr	r3, [r7, #12]
 8016e50:	891b      	ldrh	r3, [r3, #8]
 8016e52:	4618      	mov	r0, r3
 8016e54:	f7f5 fa2e 	bl	800c2b4 <lwip_htons>
 8016e58:	4603      	mov	r3, r0
 8016e5a:	461a      	mov	r2, r3
 8016e5c:	69fb      	ldr	r3, [r7, #28]
 8016e5e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8016e60:	69fb      	ldr	r3, [r7, #28]
 8016e62:	2200      	movs	r2, #0
 8016e64:	719a      	strb	r2, [r3, #6]
 8016e66:	2200      	movs	r2, #0
 8016e68:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8016e6a:	4b2a      	ldr	r3, [pc, #168]	; (8016f14 <ip4_output_if_src+0x154>)
 8016e6c:	881b      	ldrh	r3, [r3, #0]
 8016e6e:	4618      	mov	r0, r3
 8016e70:	f7f5 fa20 	bl	800c2b4 <lwip_htons>
 8016e74:	4603      	mov	r3, r0
 8016e76:	461a      	mov	r2, r3
 8016e78:	69fb      	ldr	r3, [r7, #28]
 8016e7a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8016e7c:	4b25      	ldr	r3, [pc, #148]	; (8016f14 <ip4_output_if_src+0x154>)
 8016e7e:	881b      	ldrh	r3, [r3, #0]
 8016e80:	3301      	adds	r3, #1
 8016e82:	b29a      	uxth	r2, r3
 8016e84:	4b23      	ldr	r3, [pc, #140]	; (8016f14 <ip4_output_if_src+0x154>)
 8016e86:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8016e88:	68bb      	ldr	r3, [r7, #8]
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	d104      	bne.n	8016e98 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8016e8e:	4b22      	ldr	r3, [pc, #136]	; (8016f18 <ip4_output_if_src+0x158>)
 8016e90:	681a      	ldr	r2, [r3, #0]
 8016e92:	69fb      	ldr	r3, [r7, #28]
 8016e94:	60da      	str	r2, [r3, #12]
 8016e96:	e003      	b.n	8016ea0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8016e98:	68bb      	ldr	r3, [r7, #8]
 8016e9a:	681a      	ldr	r2, [r3, #0]
 8016e9c:	69fb      	ldr	r3, [r7, #28]
 8016e9e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8016ea0:	69fb      	ldr	r3, [r7, #28]
 8016ea2:	2200      	movs	r2, #0
 8016ea4:	729a      	strb	r2, [r3, #10]
 8016ea6:	2200      	movs	r2, #0
 8016ea8:	72da      	strb	r2, [r3, #11]
 8016eaa:	e00f      	b.n	8016ecc <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8016eac:	68fb      	ldr	r3, [r7, #12]
 8016eae:	895b      	ldrh	r3, [r3, #10]
 8016eb0:	2b13      	cmp	r3, #19
 8016eb2:	d802      	bhi.n	8016eba <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8016eb4:	f06f 0301 	mvn.w	r3, #1
 8016eb8:	e020      	b.n	8016efc <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8016eba:	68fb      	ldr	r3, [r7, #12]
 8016ebc:	685b      	ldr	r3, [r3, #4]
 8016ebe:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8016ec0:	69fb      	ldr	r3, [r7, #28]
 8016ec2:	691b      	ldr	r3, [r3, #16]
 8016ec4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8016ec6:	f107 0314 	add.w	r3, r7, #20
 8016eca:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8016ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016ed0:	2b00      	cmp	r3, #0
 8016ed2:	d00c      	beq.n	8016eee <ip4_output_if_src+0x12e>
 8016ed4:	68fb      	ldr	r3, [r7, #12]
 8016ed6:	891a      	ldrh	r2, [r3, #8]
 8016ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016eda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016edc:	429a      	cmp	r2, r3
 8016ede:	d906      	bls.n	8016eee <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8016ee0:	687a      	ldr	r2, [r7, #4]
 8016ee2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016ee4:	68f8      	ldr	r0, [r7, #12]
 8016ee6:	f000 fd4b 	bl	8017980 <ip4_frag>
 8016eea:	4603      	mov	r3, r0
 8016eec:	e006      	b.n	8016efc <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8016eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ef0:	695b      	ldr	r3, [r3, #20]
 8016ef2:	687a      	ldr	r2, [r7, #4]
 8016ef4:	68f9      	ldr	r1, [r7, #12]
 8016ef6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016ef8:	4798      	blx	r3
 8016efa:	4603      	mov	r3, r0
}
 8016efc:	4618      	mov	r0, r3
 8016efe:	3720      	adds	r7, #32
 8016f00:	46bd      	mov	sp, r7
 8016f02:	bd80      	pop	{r7, pc}
 8016f04:	08020604 	.word	0x08020604
 8016f08:	08020638 	.word	0x08020638
 8016f0c:	08020644 	.word	0x08020644
 8016f10:	0802066c 	.word	0x0802066c
 8016f14:	200005d2 	.word	0x200005d2
 8016f18:	08020a60 	.word	0x08020a60

08016f1c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8016f1c:	b480      	push	{r7}
 8016f1e:	b085      	sub	sp, #20
 8016f20:	af00      	add	r7, sp, #0
 8016f22:	6078      	str	r0, [r7, #4]
 8016f24:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8016f26:	687b      	ldr	r3, [r7, #4]
 8016f28:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8016f2a:	687b      	ldr	r3, [r7, #4]
 8016f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016f30:	d002      	beq.n	8016f38 <ip4_addr_isbroadcast_u32+0x1c>
 8016f32:	687b      	ldr	r3, [r7, #4]
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	d101      	bne.n	8016f3c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8016f38:	2301      	movs	r3, #1
 8016f3a:	e02a      	b.n	8016f92 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8016f3c:	683b      	ldr	r3, [r7, #0]
 8016f3e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016f42:	f003 0302 	and.w	r3, r3, #2
 8016f46:	2b00      	cmp	r3, #0
 8016f48:	d101      	bne.n	8016f4e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8016f4a:	2300      	movs	r3, #0
 8016f4c:	e021      	b.n	8016f92 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8016f4e:	683b      	ldr	r3, [r7, #0]
 8016f50:	3304      	adds	r3, #4
 8016f52:	681b      	ldr	r3, [r3, #0]
 8016f54:	687a      	ldr	r2, [r7, #4]
 8016f56:	429a      	cmp	r2, r3
 8016f58:	d101      	bne.n	8016f5e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8016f5a:	2300      	movs	r3, #0
 8016f5c:	e019      	b.n	8016f92 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8016f5e:	68fa      	ldr	r2, [r7, #12]
 8016f60:	683b      	ldr	r3, [r7, #0]
 8016f62:	3304      	adds	r3, #4
 8016f64:	681b      	ldr	r3, [r3, #0]
 8016f66:	405a      	eors	r2, r3
 8016f68:	683b      	ldr	r3, [r7, #0]
 8016f6a:	3308      	adds	r3, #8
 8016f6c:	681b      	ldr	r3, [r3, #0]
 8016f6e:	4013      	ands	r3, r2
 8016f70:	2b00      	cmp	r3, #0
 8016f72:	d10d      	bne.n	8016f90 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8016f74:	683b      	ldr	r3, [r7, #0]
 8016f76:	3308      	adds	r3, #8
 8016f78:	681b      	ldr	r3, [r3, #0]
 8016f7a:	43da      	mvns	r2, r3
 8016f7c:	687b      	ldr	r3, [r7, #4]
 8016f7e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8016f80:	683b      	ldr	r3, [r7, #0]
 8016f82:	3308      	adds	r3, #8
 8016f84:	681b      	ldr	r3, [r3, #0]
 8016f86:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8016f88:	429a      	cmp	r2, r3
 8016f8a:	d101      	bne.n	8016f90 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8016f8c:	2301      	movs	r3, #1
 8016f8e:	e000      	b.n	8016f92 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8016f90:	2300      	movs	r3, #0
  }
}
 8016f92:	4618      	mov	r0, r3
 8016f94:	3714      	adds	r7, #20
 8016f96:	46bd      	mov	sp, r7
 8016f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f9c:	4770      	bx	lr
	...

08016fa0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8016fa0:	b580      	push	{r7, lr}
 8016fa2:	b084      	sub	sp, #16
 8016fa4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8016fa6:	2300      	movs	r3, #0
 8016fa8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8016faa:	4b12      	ldr	r3, [pc, #72]	; (8016ff4 <ip_reass_tmr+0x54>)
 8016fac:	681b      	ldr	r3, [r3, #0]
 8016fae:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8016fb0:	e018      	b.n	8016fe4 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8016fb2:	68fb      	ldr	r3, [r7, #12]
 8016fb4:	7fdb      	ldrb	r3, [r3, #31]
 8016fb6:	2b00      	cmp	r3, #0
 8016fb8:	d00b      	beq.n	8016fd2 <ip_reass_tmr+0x32>
      r->timer--;
 8016fba:	68fb      	ldr	r3, [r7, #12]
 8016fbc:	7fdb      	ldrb	r3, [r3, #31]
 8016fbe:	3b01      	subs	r3, #1
 8016fc0:	b2da      	uxtb	r2, r3
 8016fc2:	68fb      	ldr	r3, [r7, #12]
 8016fc4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8016fc6:	68fb      	ldr	r3, [r7, #12]
 8016fc8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8016fca:	68fb      	ldr	r3, [r7, #12]
 8016fcc:	681b      	ldr	r3, [r3, #0]
 8016fce:	60fb      	str	r3, [r7, #12]
 8016fd0:	e008      	b.n	8016fe4 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8016fd2:	68fb      	ldr	r3, [r7, #12]
 8016fd4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8016fd6:	68fb      	ldr	r3, [r7, #12]
 8016fd8:	681b      	ldr	r3, [r3, #0]
 8016fda:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8016fdc:	68b9      	ldr	r1, [r7, #8]
 8016fde:	6878      	ldr	r0, [r7, #4]
 8016fe0:	f000 f80a 	bl	8016ff8 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8016fe4:	68fb      	ldr	r3, [r7, #12]
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	d1e3      	bne.n	8016fb2 <ip_reass_tmr+0x12>
    }
  }
}
 8016fea:	bf00      	nop
 8016fec:	3710      	adds	r7, #16
 8016fee:	46bd      	mov	sp, r7
 8016ff0:	bd80      	pop	{r7, pc}
 8016ff2:	bf00      	nop
 8016ff4:	200005d4 	.word	0x200005d4

08016ff8 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8016ff8:	b580      	push	{r7, lr}
 8016ffa:	b088      	sub	sp, #32
 8016ffc:	af00      	add	r7, sp, #0
 8016ffe:	6078      	str	r0, [r7, #4]
 8017000:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8017002:	2300      	movs	r3, #0
 8017004:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8017006:	683a      	ldr	r2, [r7, #0]
 8017008:	687b      	ldr	r3, [r7, #4]
 801700a:	429a      	cmp	r2, r3
 801700c:	d105      	bne.n	801701a <ip_reass_free_complete_datagram+0x22>
 801700e:	4b45      	ldr	r3, [pc, #276]	; (8017124 <ip_reass_free_complete_datagram+0x12c>)
 8017010:	22ab      	movs	r2, #171	; 0xab
 8017012:	4945      	ldr	r1, [pc, #276]	; (8017128 <ip_reass_free_complete_datagram+0x130>)
 8017014:	4845      	ldr	r0, [pc, #276]	; (801712c <ip_reass_free_complete_datagram+0x134>)
 8017016:	f001 fc5f 	bl	80188d8 <iprintf>
  if (prev != NULL) {
 801701a:	683b      	ldr	r3, [r7, #0]
 801701c:	2b00      	cmp	r3, #0
 801701e:	d00a      	beq.n	8017036 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8017020:	683b      	ldr	r3, [r7, #0]
 8017022:	681b      	ldr	r3, [r3, #0]
 8017024:	687a      	ldr	r2, [r7, #4]
 8017026:	429a      	cmp	r2, r3
 8017028:	d005      	beq.n	8017036 <ip_reass_free_complete_datagram+0x3e>
 801702a:	4b3e      	ldr	r3, [pc, #248]	; (8017124 <ip_reass_free_complete_datagram+0x12c>)
 801702c:	22ad      	movs	r2, #173	; 0xad
 801702e:	4940      	ldr	r1, [pc, #256]	; (8017130 <ip_reass_free_complete_datagram+0x138>)
 8017030:	483e      	ldr	r0, [pc, #248]	; (801712c <ip_reass_free_complete_datagram+0x134>)
 8017032:	f001 fc51 	bl	80188d8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8017036:	687b      	ldr	r3, [r7, #4]
 8017038:	685b      	ldr	r3, [r3, #4]
 801703a:	685b      	ldr	r3, [r3, #4]
 801703c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801703e:	697b      	ldr	r3, [r7, #20]
 8017040:	889b      	ldrh	r3, [r3, #4]
 8017042:	b29b      	uxth	r3, r3
 8017044:	2b00      	cmp	r3, #0
 8017046:	d12a      	bne.n	801709e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	685b      	ldr	r3, [r3, #4]
 801704c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801704e:	697b      	ldr	r3, [r7, #20]
 8017050:	681a      	ldr	r2, [r3, #0]
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8017056:	69bb      	ldr	r3, [r7, #24]
 8017058:	6858      	ldr	r0, [r3, #4]
 801705a:	687b      	ldr	r3, [r7, #4]
 801705c:	3308      	adds	r3, #8
 801705e:	2214      	movs	r2, #20
 8017060:	4619      	mov	r1, r3
 8017062:	f000 ff08 	bl	8017e76 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8017066:	2101      	movs	r1, #1
 8017068:	69b8      	ldr	r0, [r7, #24]
 801706a:	f7ff fc2b 	bl	80168c4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801706e:	69b8      	ldr	r0, [r7, #24]
 8017070:	f7f6 fc40 	bl	800d8f4 <pbuf_clen>
 8017074:	4603      	mov	r3, r0
 8017076:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8017078:	8bfa      	ldrh	r2, [r7, #30]
 801707a:	8a7b      	ldrh	r3, [r7, #18]
 801707c:	4413      	add	r3, r2
 801707e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017082:	db05      	blt.n	8017090 <ip_reass_free_complete_datagram+0x98>
 8017084:	4b27      	ldr	r3, [pc, #156]	; (8017124 <ip_reass_free_complete_datagram+0x12c>)
 8017086:	22bc      	movs	r2, #188	; 0xbc
 8017088:	492a      	ldr	r1, [pc, #168]	; (8017134 <ip_reass_free_complete_datagram+0x13c>)
 801708a:	4828      	ldr	r0, [pc, #160]	; (801712c <ip_reass_free_complete_datagram+0x134>)
 801708c:	f001 fc24 	bl	80188d8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8017090:	8bfa      	ldrh	r2, [r7, #30]
 8017092:	8a7b      	ldrh	r3, [r7, #18]
 8017094:	4413      	add	r3, r2
 8017096:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8017098:	69b8      	ldr	r0, [r7, #24]
 801709a:	f7f6 fba3 	bl	800d7e4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801709e:	687b      	ldr	r3, [r7, #4]
 80170a0:	685b      	ldr	r3, [r3, #4]
 80170a2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80170a4:	e01f      	b.n	80170e6 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80170a6:	69bb      	ldr	r3, [r7, #24]
 80170a8:	685b      	ldr	r3, [r3, #4]
 80170aa:	617b      	str	r3, [r7, #20]
    pcur = p;
 80170ac:	69bb      	ldr	r3, [r7, #24]
 80170ae:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80170b0:	697b      	ldr	r3, [r7, #20]
 80170b2:	681b      	ldr	r3, [r3, #0]
 80170b4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80170b6:	68f8      	ldr	r0, [r7, #12]
 80170b8:	f7f6 fc1c 	bl	800d8f4 <pbuf_clen>
 80170bc:	4603      	mov	r3, r0
 80170be:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80170c0:	8bfa      	ldrh	r2, [r7, #30]
 80170c2:	8a7b      	ldrh	r3, [r7, #18]
 80170c4:	4413      	add	r3, r2
 80170c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80170ca:	db05      	blt.n	80170d8 <ip_reass_free_complete_datagram+0xe0>
 80170cc:	4b15      	ldr	r3, [pc, #84]	; (8017124 <ip_reass_free_complete_datagram+0x12c>)
 80170ce:	22cc      	movs	r2, #204	; 0xcc
 80170d0:	4918      	ldr	r1, [pc, #96]	; (8017134 <ip_reass_free_complete_datagram+0x13c>)
 80170d2:	4816      	ldr	r0, [pc, #88]	; (801712c <ip_reass_free_complete_datagram+0x134>)
 80170d4:	f001 fc00 	bl	80188d8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80170d8:	8bfa      	ldrh	r2, [r7, #30]
 80170da:	8a7b      	ldrh	r3, [r7, #18]
 80170dc:	4413      	add	r3, r2
 80170de:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 80170e0:	68f8      	ldr	r0, [r7, #12]
 80170e2:	f7f6 fb7f 	bl	800d7e4 <pbuf_free>
  while (p != NULL) {
 80170e6:	69bb      	ldr	r3, [r7, #24]
 80170e8:	2b00      	cmp	r3, #0
 80170ea:	d1dc      	bne.n	80170a6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 80170ec:	6839      	ldr	r1, [r7, #0]
 80170ee:	6878      	ldr	r0, [r7, #4]
 80170f0:	f000 f8c2 	bl	8017278 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80170f4:	4b10      	ldr	r3, [pc, #64]	; (8017138 <ip_reass_free_complete_datagram+0x140>)
 80170f6:	881b      	ldrh	r3, [r3, #0]
 80170f8:	8bfa      	ldrh	r2, [r7, #30]
 80170fa:	429a      	cmp	r2, r3
 80170fc:	d905      	bls.n	801710a <ip_reass_free_complete_datagram+0x112>
 80170fe:	4b09      	ldr	r3, [pc, #36]	; (8017124 <ip_reass_free_complete_datagram+0x12c>)
 8017100:	22d2      	movs	r2, #210	; 0xd2
 8017102:	490e      	ldr	r1, [pc, #56]	; (801713c <ip_reass_free_complete_datagram+0x144>)
 8017104:	4809      	ldr	r0, [pc, #36]	; (801712c <ip_reass_free_complete_datagram+0x134>)
 8017106:	f001 fbe7 	bl	80188d8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801710a:	4b0b      	ldr	r3, [pc, #44]	; (8017138 <ip_reass_free_complete_datagram+0x140>)
 801710c:	881a      	ldrh	r2, [r3, #0]
 801710e:	8bfb      	ldrh	r3, [r7, #30]
 8017110:	1ad3      	subs	r3, r2, r3
 8017112:	b29a      	uxth	r2, r3
 8017114:	4b08      	ldr	r3, [pc, #32]	; (8017138 <ip_reass_free_complete_datagram+0x140>)
 8017116:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8017118:	8bfb      	ldrh	r3, [r7, #30]
}
 801711a:	4618      	mov	r0, r3
 801711c:	3720      	adds	r7, #32
 801711e:	46bd      	mov	sp, r7
 8017120:	bd80      	pop	{r7, pc}
 8017122:	bf00      	nop
 8017124:	0802069c 	.word	0x0802069c
 8017128:	080206d8 	.word	0x080206d8
 801712c:	080206e4 	.word	0x080206e4
 8017130:	0802070c 	.word	0x0802070c
 8017134:	08020720 	.word	0x08020720
 8017138:	200005d8 	.word	0x200005d8
 801713c:	08020740 	.word	0x08020740

08017140 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8017140:	b580      	push	{r7, lr}
 8017142:	b08a      	sub	sp, #40	; 0x28
 8017144:	af00      	add	r7, sp, #0
 8017146:	6078      	str	r0, [r7, #4]
 8017148:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801714a:	2300      	movs	r3, #0
 801714c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801714e:	2300      	movs	r3, #0
 8017150:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8017152:	2300      	movs	r3, #0
 8017154:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8017156:	2300      	movs	r3, #0
 8017158:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801715a:	2300      	movs	r3, #0
 801715c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801715e:	4b28      	ldr	r3, [pc, #160]	; (8017200 <ip_reass_remove_oldest_datagram+0xc0>)
 8017160:	681b      	ldr	r3, [r3, #0]
 8017162:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8017164:	e030      	b.n	80171c8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8017166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017168:	695a      	ldr	r2, [r3, #20]
 801716a:	687b      	ldr	r3, [r7, #4]
 801716c:	68db      	ldr	r3, [r3, #12]
 801716e:	429a      	cmp	r2, r3
 8017170:	d10c      	bne.n	801718c <ip_reass_remove_oldest_datagram+0x4c>
 8017172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017174:	699a      	ldr	r2, [r3, #24]
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	691b      	ldr	r3, [r3, #16]
 801717a:	429a      	cmp	r2, r3
 801717c:	d106      	bne.n	801718c <ip_reass_remove_oldest_datagram+0x4c>
 801717e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017180:	899a      	ldrh	r2, [r3, #12]
 8017182:	687b      	ldr	r3, [r7, #4]
 8017184:	889b      	ldrh	r3, [r3, #4]
 8017186:	b29b      	uxth	r3, r3
 8017188:	429a      	cmp	r2, r3
 801718a:	d014      	beq.n	80171b6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801718c:	693b      	ldr	r3, [r7, #16]
 801718e:	3301      	adds	r3, #1
 8017190:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8017192:	6a3b      	ldr	r3, [r7, #32]
 8017194:	2b00      	cmp	r3, #0
 8017196:	d104      	bne.n	80171a2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8017198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801719a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801719c:	69fb      	ldr	r3, [r7, #28]
 801719e:	61bb      	str	r3, [r7, #24]
 80171a0:	e009      	b.n	80171b6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80171a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171a4:	7fda      	ldrb	r2, [r3, #31]
 80171a6:	6a3b      	ldr	r3, [r7, #32]
 80171a8:	7fdb      	ldrb	r3, [r3, #31]
 80171aa:	429a      	cmp	r2, r3
 80171ac:	d803      	bhi.n	80171b6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80171ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171b0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80171b2:	69fb      	ldr	r3, [r7, #28]
 80171b4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80171b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171b8:	681b      	ldr	r3, [r3, #0]
 80171ba:	2b00      	cmp	r3, #0
 80171bc:	d001      	beq.n	80171c2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80171be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171c0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80171c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171c4:	681b      	ldr	r3, [r3, #0]
 80171c6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80171c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171ca:	2b00      	cmp	r3, #0
 80171cc:	d1cb      	bne.n	8017166 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80171ce:	6a3b      	ldr	r3, [r7, #32]
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	d008      	beq.n	80171e6 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80171d4:	69b9      	ldr	r1, [r7, #24]
 80171d6:	6a38      	ldr	r0, [r7, #32]
 80171d8:	f7ff ff0e 	bl	8016ff8 <ip_reass_free_complete_datagram>
 80171dc:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80171de:	697a      	ldr	r2, [r7, #20]
 80171e0:	68fb      	ldr	r3, [r7, #12]
 80171e2:	4413      	add	r3, r2
 80171e4:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80171e6:	697a      	ldr	r2, [r7, #20]
 80171e8:	683b      	ldr	r3, [r7, #0]
 80171ea:	429a      	cmp	r2, r3
 80171ec:	da02      	bge.n	80171f4 <ip_reass_remove_oldest_datagram+0xb4>
 80171ee:	693b      	ldr	r3, [r7, #16]
 80171f0:	2b01      	cmp	r3, #1
 80171f2:	dcac      	bgt.n	801714e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80171f4:	697b      	ldr	r3, [r7, #20]
}
 80171f6:	4618      	mov	r0, r3
 80171f8:	3728      	adds	r7, #40	; 0x28
 80171fa:	46bd      	mov	sp, r7
 80171fc:	bd80      	pop	{r7, pc}
 80171fe:	bf00      	nop
 8017200:	200005d4 	.word	0x200005d4

08017204 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8017204:	b580      	push	{r7, lr}
 8017206:	b084      	sub	sp, #16
 8017208:	af00      	add	r7, sp, #0
 801720a:	6078      	str	r0, [r7, #4]
 801720c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801720e:	2004      	movs	r0, #4
 8017210:	f7f5 fca6 	bl	800cb60 <memp_malloc>
 8017214:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8017216:	68fb      	ldr	r3, [r7, #12]
 8017218:	2b00      	cmp	r3, #0
 801721a:	d110      	bne.n	801723e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801721c:	6839      	ldr	r1, [r7, #0]
 801721e:	6878      	ldr	r0, [r7, #4]
 8017220:	f7ff ff8e 	bl	8017140 <ip_reass_remove_oldest_datagram>
 8017224:	4602      	mov	r2, r0
 8017226:	683b      	ldr	r3, [r7, #0]
 8017228:	4293      	cmp	r3, r2
 801722a:	dc03      	bgt.n	8017234 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801722c:	2004      	movs	r0, #4
 801722e:	f7f5 fc97 	bl	800cb60 <memp_malloc>
 8017232:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8017234:	68fb      	ldr	r3, [r7, #12]
 8017236:	2b00      	cmp	r3, #0
 8017238:	d101      	bne.n	801723e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801723a:	2300      	movs	r3, #0
 801723c:	e016      	b.n	801726c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801723e:	2220      	movs	r2, #32
 8017240:	2100      	movs	r1, #0
 8017242:	68f8      	ldr	r0, [r7, #12]
 8017244:	f000 fe3b 	bl	8017ebe <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8017248:	68fb      	ldr	r3, [r7, #12]
 801724a:	220f      	movs	r2, #15
 801724c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801724e:	4b09      	ldr	r3, [pc, #36]	; (8017274 <ip_reass_enqueue_new_datagram+0x70>)
 8017250:	681a      	ldr	r2, [r3, #0]
 8017252:	68fb      	ldr	r3, [r7, #12]
 8017254:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8017256:	4a07      	ldr	r2, [pc, #28]	; (8017274 <ip_reass_enqueue_new_datagram+0x70>)
 8017258:	68fb      	ldr	r3, [r7, #12]
 801725a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801725c:	68fb      	ldr	r3, [r7, #12]
 801725e:	3308      	adds	r3, #8
 8017260:	2214      	movs	r2, #20
 8017262:	6879      	ldr	r1, [r7, #4]
 8017264:	4618      	mov	r0, r3
 8017266:	f000 fe06 	bl	8017e76 <memcpy>
  return ipr;
 801726a:	68fb      	ldr	r3, [r7, #12]
}
 801726c:	4618      	mov	r0, r3
 801726e:	3710      	adds	r7, #16
 8017270:	46bd      	mov	sp, r7
 8017272:	bd80      	pop	{r7, pc}
 8017274:	200005d4 	.word	0x200005d4

08017278 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8017278:	b580      	push	{r7, lr}
 801727a:	b082      	sub	sp, #8
 801727c:	af00      	add	r7, sp, #0
 801727e:	6078      	str	r0, [r7, #4]
 8017280:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8017282:	4b10      	ldr	r3, [pc, #64]	; (80172c4 <ip_reass_dequeue_datagram+0x4c>)
 8017284:	681b      	ldr	r3, [r3, #0]
 8017286:	687a      	ldr	r2, [r7, #4]
 8017288:	429a      	cmp	r2, r3
 801728a:	d104      	bne.n	8017296 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801728c:	687b      	ldr	r3, [r7, #4]
 801728e:	681b      	ldr	r3, [r3, #0]
 8017290:	4a0c      	ldr	r2, [pc, #48]	; (80172c4 <ip_reass_dequeue_datagram+0x4c>)
 8017292:	6013      	str	r3, [r2, #0]
 8017294:	e00d      	b.n	80172b2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8017296:	683b      	ldr	r3, [r7, #0]
 8017298:	2b00      	cmp	r3, #0
 801729a:	d106      	bne.n	80172aa <ip_reass_dequeue_datagram+0x32>
 801729c:	4b0a      	ldr	r3, [pc, #40]	; (80172c8 <ip_reass_dequeue_datagram+0x50>)
 801729e:	f240 1245 	movw	r2, #325	; 0x145
 80172a2:	490a      	ldr	r1, [pc, #40]	; (80172cc <ip_reass_dequeue_datagram+0x54>)
 80172a4:	480a      	ldr	r0, [pc, #40]	; (80172d0 <ip_reass_dequeue_datagram+0x58>)
 80172a6:	f001 fb17 	bl	80188d8 <iprintf>
    prev->next = ipr->next;
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	681a      	ldr	r2, [r3, #0]
 80172ae:	683b      	ldr	r3, [r7, #0]
 80172b0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80172b2:	6879      	ldr	r1, [r7, #4]
 80172b4:	2004      	movs	r0, #4
 80172b6:	f7f5 fc9f 	bl	800cbf8 <memp_free>
}
 80172ba:	bf00      	nop
 80172bc:	3708      	adds	r7, #8
 80172be:	46bd      	mov	sp, r7
 80172c0:	bd80      	pop	{r7, pc}
 80172c2:	bf00      	nop
 80172c4:	200005d4 	.word	0x200005d4
 80172c8:	0802069c 	.word	0x0802069c
 80172cc:	08020764 	.word	0x08020764
 80172d0:	080206e4 	.word	0x080206e4

080172d4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80172d4:	b580      	push	{r7, lr}
 80172d6:	b08c      	sub	sp, #48	; 0x30
 80172d8:	af00      	add	r7, sp, #0
 80172da:	60f8      	str	r0, [r7, #12]
 80172dc:	60b9      	str	r1, [r7, #8]
 80172de:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 80172e0:	2300      	movs	r3, #0
 80172e2:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80172e4:	2301      	movs	r3, #1
 80172e6:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80172e8:	68bb      	ldr	r3, [r7, #8]
 80172ea:	685b      	ldr	r3, [r3, #4]
 80172ec:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80172ee:	69fb      	ldr	r3, [r7, #28]
 80172f0:	885b      	ldrh	r3, [r3, #2]
 80172f2:	b29b      	uxth	r3, r3
 80172f4:	4618      	mov	r0, r3
 80172f6:	f7f4 ffdd 	bl	800c2b4 <lwip_htons>
 80172fa:	4603      	mov	r3, r0
 80172fc:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80172fe:	69fb      	ldr	r3, [r7, #28]
 8017300:	781b      	ldrb	r3, [r3, #0]
 8017302:	f003 030f 	and.w	r3, r3, #15
 8017306:	b2db      	uxtb	r3, r3
 8017308:	009b      	lsls	r3, r3, #2
 801730a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801730c:	7e7b      	ldrb	r3, [r7, #25]
 801730e:	b29b      	uxth	r3, r3
 8017310:	8b7a      	ldrh	r2, [r7, #26]
 8017312:	429a      	cmp	r2, r3
 8017314:	d202      	bcs.n	801731c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017316:	f04f 33ff 	mov.w	r3, #4294967295
 801731a:	e135      	b.n	8017588 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801731c:	7e7b      	ldrb	r3, [r7, #25]
 801731e:	b29b      	uxth	r3, r3
 8017320:	8b7a      	ldrh	r2, [r7, #26]
 8017322:	1ad3      	subs	r3, r2, r3
 8017324:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8017326:	69fb      	ldr	r3, [r7, #28]
 8017328:	88db      	ldrh	r3, [r3, #6]
 801732a:	b29b      	uxth	r3, r3
 801732c:	4618      	mov	r0, r3
 801732e:	f7f4 ffc1 	bl	800c2b4 <lwip_htons>
 8017332:	4603      	mov	r3, r0
 8017334:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017338:	b29b      	uxth	r3, r3
 801733a:	00db      	lsls	r3, r3, #3
 801733c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801733e:	68bb      	ldr	r3, [r7, #8]
 8017340:	685b      	ldr	r3, [r3, #4]
 8017342:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8017344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017346:	2200      	movs	r2, #0
 8017348:	701a      	strb	r2, [r3, #0]
 801734a:	2200      	movs	r2, #0
 801734c:	705a      	strb	r2, [r3, #1]
 801734e:	2200      	movs	r2, #0
 8017350:	709a      	strb	r2, [r3, #2]
 8017352:	2200      	movs	r2, #0
 8017354:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8017356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017358:	8afa      	ldrh	r2, [r7, #22]
 801735a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801735c:	8afa      	ldrh	r2, [r7, #22]
 801735e:	8b7b      	ldrh	r3, [r7, #26]
 8017360:	4413      	add	r3, r2
 8017362:	b29a      	uxth	r2, r3
 8017364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017366:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8017368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801736a:	88db      	ldrh	r3, [r3, #6]
 801736c:	b29b      	uxth	r3, r3
 801736e:	8afa      	ldrh	r2, [r7, #22]
 8017370:	429a      	cmp	r2, r3
 8017372:	d902      	bls.n	801737a <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017374:	f04f 33ff 	mov.w	r3, #4294967295
 8017378:	e106      	b.n	8017588 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801737a:	68fb      	ldr	r3, [r7, #12]
 801737c:	685b      	ldr	r3, [r3, #4]
 801737e:	627b      	str	r3, [r7, #36]	; 0x24
 8017380:	e068      	b.n	8017454 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8017382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017384:	685b      	ldr	r3, [r3, #4]
 8017386:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8017388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801738a:	889b      	ldrh	r3, [r3, #4]
 801738c:	b29a      	uxth	r2, r3
 801738e:	693b      	ldr	r3, [r7, #16]
 8017390:	889b      	ldrh	r3, [r3, #4]
 8017392:	b29b      	uxth	r3, r3
 8017394:	429a      	cmp	r2, r3
 8017396:	d235      	bcs.n	8017404 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8017398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801739a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801739c:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801739e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173a0:	2b00      	cmp	r3, #0
 80173a2:	d020      	beq.n	80173e6 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80173a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80173a6:	889b      	ldrh	r3, [r3, #4]
 80173a8:	b29a      	uxth	r2, r3
 80173aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173ac:	88db      	ldrh	r3, [r3, #6]
 80173ae:	b29b      	uxth	r3, r3
 80173b0:	429a      	cmp	r2, r3
 80173b2:	d307      	bcc.n	80173c4 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 80173b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80173b6:	88db      	ldrh	r3, [r3, #6]
 80173b8:	b29a      	uxth	r2, r3
 80173ba:	693b      	ldr	r3, [r7, #16]
 80173bc:	889b      	ldrh	r3, [r3, #4]
 80173be:	b29b      	uxth	r3, r3
 80173c0:	429a      	cmp	r2, r3
 80173c2:	d902      	bls.n	80173ca <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80173c4:	f04f 33ff 	mov.w	r3, #4294967295
 80173c8:	e0de      	b.n	8017588 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80173ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173cc:	68ba      	ldr	r2, [r7, #8]
 80173ce:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80173d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173d2:	88db      	ldrh	r3, [r3, #6]
 80173d4:	b29a      	uxth	r2, r3
 80173d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80173d8:	889b      	ldrh	r3, [r3, #4]
 80173da:	b29b      	uxth	r3, r3
 80173dc:	429a      	cmp	r2, r3
 80173de:	d03d      	beq.n	801745c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80173e0:	2300      	movs	r3, #0
 80173e2:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80173e4:	e03a      	b.n	801745c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 80173e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80173e8:	88db      	ldrh	r3, [r3, #6]
 80173ea:	b29a      	uxth	r2, r3
 80173ec:	693b      	ldr	r3, [r7, #16]
 80173ee:	889b      	ldrh	r3, [r3, #4]
 80173f0:	b29b      	uxth	r3, r3
 80173f2:	429a      	cmp	r2, r3
 80173f4:	d902      	bls.n	80173fc <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80173f6:	f04f 33ff 	mov.w	r3, #4294967295
 80173fa:	e0c5      	b.n	8017588 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80173fc:	68fb      	ldr	r3, [r7, #12]
 80173fe:	68ba      	ldr	r2, [r7, #8]
 8017400:	605a      	str	r2, [r3, #4]
      break;
 8017402:	e02b      	b.n	801745c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8017404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017406:	889b      	ldrh	r3, [r3, #4]
 8017408:	b29a      	uxth	r2, r3
 801740a:	693b      	ldr	r3, [r7, #16]
 801740c:	889b      	ldrh	r3, [r3, #4]
 801740e:	b29b      	uxth	r3, r3
 8017410:	429a      	cmp	r2, r3
 8017412:	d102      	bne.n	801741a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017414:	f04f 33ff 	mov.w	r3, #4294967295
 8017418:	e0b6      	b.n	8017588 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801741a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801741c:	889b      	ldrh	r3, [r3, #4]
 801741e:	b29a      	uxth	r2, r3
 8017420:	693b      	ldr	r3, [r7, #16]
 8017422:	88db      	ldrh	r3, [r3, #6]
 8017424:	b29b      	uxth	r3, r3
 8017426:	429a      	cmp	r2, r3
 8017428:	d202      	bcs.n	8017430 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801742a:	f04f 33ff 	mov.w	r3, #4294967295
 801742e:	e0ab      	b.n	8017588 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8017430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017432:	2b00      	cmp	r3, #0
 8017434:	d009      	beq.n	801744a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8017436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017438:	88db      	ldrh	r3, [r3, #6]
 801743a:	b29a      	uxth	r2, r3
 801743c:	693b      	ldr	r3, [r7, #16]
 801743e:	889b      	ldrh	r3, [r3, #4]
 8017440:	b29b      	uxth	r3, r3
 8017442:	429a      	cmp	r2, r3
 8017444:	d001      	beq.n	801744a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8017446:	2300      	movs	r3, #0
 8017448:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801744a:	693b      	ldr	r3, [r7, #16]
 801744c:	681b      	ldr	r3, [r3, #0]
 801744e:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8017450:	693b      	ldr	r3, [r7, #16]
 8017452:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8017454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017456:	2b00      	cmp	r3, #0
 8017458:	d193      	bne.n	8017382 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801745a:	e000      	b.n	801745e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801745c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801745e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017460:	2b00      	cmp	r3, #0
 8017462:	d12d      	bne.n	80174c0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8017464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017466:	2b00      	cmp	r3, #0
 8017468:	d01c      	beq.n	80174a4 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801746a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801746c:	88db      	ldrh	r3, [r3, #6]
 801746e:	b29a      	uxth	r2, r3
 8017470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017472:	889b      	ldrh	r3, [r3, #4]
 8017474:	b29b      	uxth	r3, r3
 8017476:	429a      	cmp	r2, r3
 8017478:	d906      	bls.n	8017488 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801747a:	4b45      	ldr	r3, [pc, #276]	; (8017590 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801747c:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8017480:	4944      	ldr	r1, [pc, #272]	; (8017594 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8017482:	4845      	ldr	r0, [pc, #276]	; (8017598 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017484:	f001 fa28 	bl	80188d8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8017488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801748a:	68ba      	ldr	r2, [r7, #8]
 801748c:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801748e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017490:	88db      	ldrh	r3, [r3, #6]
 8017492:	b29a      	uxth	r2, r3
 8017494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017496:	889b      	ldrh	r3, [r3, #4]
 8017498:	b29b      	uxth	r3, r3
 801749a:	429a      	cmp	r2, r3
 801749c:	d010      	beq.n	80174c0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801749e:	2300      	movs	r3, #0
 80174a0:	623b      	str	r3, [r7, #32]
 80174a2:	e00d      	b.n	80174c0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80174a4:	68fb      	ldr	r3, [r7, #12]
 80174a6:	685b      	ldr	r3, [r3, #4]
 80174a8:	2b00      	cmp	r3, #0
 80174aa:	d006      	beq.n	80174ba <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80174ac:	4b38      	ldr	r3, [pc, #224]	; (8017590 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80174ae:	f240 12bf 	movw	r2, #447	; 0x1bf
 80174b2:	493a      	ldr	r1, [pc, #232]	; (801759c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80174b4:	4838      	ldr	r0, [pc, #224]	; (8017598 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80174b6:	f001 fa0f 	bl	80188d8 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80174ba:	68fb      	ldr	r3, [r7, #12]
 80174bc:	68ba      	ldr	r2, [r7, #8]
 80174be:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80174c0:	687b      	ldr	r3, [r7, #4]
 80174c2:	2b00      	cmp	r3, #0
 80174c4:	d105      	bne.n	80174d2 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80174c6:	68fb      	ldr	r3, [r7, #12]
 80174c8:	7f9b      	ldrb	r3, [r3, #30]
 80174ca:	f003 0301 	and.w	r3, r3, #1
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	d059      	beq.n	8017586 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80174d2:	6a3b      	ldr	r3, [r7, #32]
 80174d4:	2b00      	cmp	r3, #0
 80174d6:	d04f      	beq.n	8017578 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80174d8:	68fb      	ldr	r3, [r7, #12]
 80174da:	685b      	ldr	r3, [r3, #4]
 80174dc:	2b00      	cmp	r3, #0
 80174de:	d006      	beq.n	80174ee <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80174e0:	68fb      	ldr	r3, [r7, #12]
 80174e2:	685b      	ldr	r3, [r3, #4]
 80174e4:	685b      	ldr	r3, [r3, #4]
 80174e6:	889b      	ldrh	r3, [r3, #4]
 80174e8:	b29b      	uxth	r3, r3
 80174ea:	2b00      	cmp	r3, #0
 80174ec:	d002      	beq.n	80174f4 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80174ee:	2300      	movs	r3, #0
 80174f0:	623b      	str	r3, [r7, #32]
 80174f2:	e041      	b.n	8017578 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80174f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174f6:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80174f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174fa:	681b      	ldr	r3, [r3, #0]
 80174fc:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80174fe:	e012      	b.n	8017526 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8017500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017502:	685b      	ldr	r3, [r3, #4]
 8017504:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8017506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017508:	88db      	ldrh	r3, [r3, #6]
 801750a:	b29a      	uxth	r2, r3
 801750c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801750e:	889b      	ldrh	r3, [r3, #4]
 8017510:	b29b      	uxth	r3, r3
 8017512:	429a      	cmp	r2, r3
 8017514:	d002      	beq.n	801751c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8017516:	2300      	movs	r3, #0
 8017518:	623b      	str	r3, [r7, #32]
            break;
 801751a:	e007      	b.n	801752c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801751c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801751e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8017520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017522:	681b      	ldr	r3, [r3, #0]
 8017524:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8017526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017528:	2b00      	cmp	r3, #0
 801752a:	d1e9      	bne.n	8017500 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801752c:	6a3b      	ldr	r3, [r7, #32]
 801752e:	2b00      	cmp	r3, #0
 8017530:	d022      	beq.n	8017578 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8017532:	68fb      	ldr	r3, [r7, #12]
 8017534:	685b      	ldr	r3, [r3, #4]
 8017536:	2b00      	cmp	r3, #0
 8017538:	d106      	bne.n	8017548 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801753a:	4b15      	ldr	r3, [pc, #84]	; (8017590 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801753c:	f240 12df 	movw	r2, #479	; 0x1df
 8017540:	4917      	ldr	r1, [pc, #92]	; (80175a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8017542:	4815      	ldr	r0, [pc, #84]	; (8017598 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017544:	f001 f9c8 	bl	80188d8 <iprintf>
          LWIP_ASSERT("sanity check",
 8017548:	68fb      	ldr	r3, [r7, #12]
 801754a:	685b      	ldr	r3, [r3, #4]
 801754c:	685b      	ldr	r3, [r3, #4]
 801754e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017550:	429a      	cmp	r2, r3
 8017552:	d106      	bne.n	8017562 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8017554:	4b0e      	ldr	r3, [pc, #56]	; (8017590 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017556:	f240 12e1 	movw	r2, #481	; 0x1e1
 801755a:	4911      	ldr	r1, [pc, #68]	; (80175a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801755c:	480e      	ldr	r0, [pc, #56]	; (8017598 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801755e:	f001 f9bb 	bl	80188d8 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8017562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017564:	681b      	ldr	r3, [r3, #0]
 8017566:	2b00      	cmp	r3, #0
 8017568:	d006      	beq.n	8017578 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801756a:	4b09      	ldr	r3, [pc, #36]	; (8017590 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801756c:	f240 12e3 	movw	r2, #483	; 0x1e3
 8017570:	490c      	ldr	r1, [pc, #48]	; (80175a4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8017572:	4809      	ldr	r0, [pc, #36]	; (8017598 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017574:	f001 f9b0 	bl	80188d8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8017578:	6a3b      	ldr	r3, [r7, #32]
 801757a:	2b00      	cmp	r3, #0
 801757c:	bf14      	ite	ne
 801757e:	2301      	movne	r3, #1
 8017580:	2300      	moveq	r3, #0
 8017582:	b2db      	uxtb	r3, r3
 8017584:	e000      	b.n	8017588 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8017586:	2300      	movs	r3, #0
}
 8017588:	4618      	mov	r0, r3
 801758a:	3730      	adds	r7, #48	; 0x30
 801758c:	46bd      	mov	sp, r7
 801758e:	bd80      	pop	{r7, pc}
 8017590:	0802069c 	.word	0x0802069c
 8017594:	08020780 	.word	0x08020780
 8017598:	080206e4 	.word	0x080206e4
 801759c:	080207a0 	.word	0x080207a0
 80175a0:	080207d8 	.word	0x080207d8
 80175a4:	080207e8 	.word	0x080207e8

080175a8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80175a8:	b580      	push	{r7, lr}
 80175aa:	b08e      	sub	sp, #56	; 0x38
 80175ac:	af00      	add	r7, sp, #0
 80175ae:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80175b0:	687b      	ldr	r3, [r7, #4]
 80175b2:	685b      	ldr	r3, [r3, #4]
 80175b4:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80175b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80175b8:	781b      	ldrb	r3, [r3, #0]
 80175ba:	f003 030f 	and.w	r3, r3, #15
 80175be:	b2db      	uxtb	r3, r3
 80175c0:	009b      	lsls	r3, r3, #2
 80175c2:	b2db      	uxtb	r3, r3
 80175c4:	2b14      	cmp	r3, #20
 80175c6:	f040 8167 	bne.w	8017898 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80175ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80175cc:	88db      	ldrh	r3, [r3, #6]
 80175ce:	b29b      	uxth	r3, r3
 80175d0:	4618      	mov	r0, r3
 80175d2:	f7f4 fe6f 	bl	800c2b4 <lwip_htons>
 80175d6:	4603      	mov	r3, r0
 80175d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80175dc:	b29b      	uxth	r3, r3
 80175de:	00db      	lsls	r3, r3, #3
 80175e0:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80175e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80175e4:	885b      	ldrh	r3, [r3, #2]
 80175e6:	b29b      	uxth	r3, r3
 80175e8:	4618      	mov	r0, r3
 80175ea:	f7f4 fe63 	bl	800c2b4 <lwip_htons>
 80175ee:	4603      	mov	r3, r0
 80175f0:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80175f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80175f4:	781b      	ldrb	r3, [r3, #0]
 80175f6:	f003 030f 	and.w	r3, r3, #15
 80175fa:	b2db      	uxtb	r3, r3
 80175fc:	009b      	lsls	r3, r3, #2
 80175fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8017602:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8017606:	b29b      	uxth	r3, r3
 8017608:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801760a:	429a      	cmp	r2, r3
 801760c:	f0c0 8146 	bcc.w	801789c <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8017610:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8017614:	b29b      	uxth	r3, r3
 8017616:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8017618:	1ad3      	subs	r3, r2, r3
 801761a:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801761c:	6878      	ldr	r0, [r7, #4]
 801761e:	f7f6 f969 	bl	800d8f4 <pbuf_clen>
 8017622:	4603      	mov	r3, r0
 8017624:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8017626:	4ba3      	ldr	r3, [pc, #652]	; (80178b4 <ip4_reass+0x30c>)
 8017628:	881b      	ldrh	r3, [r3, #0]
 801762a:	461a      	mov	r2, r3
 801762c:	8c3b      	ldrh	r3, [r7, #32]
 801762e:	4413      	add	r3, r2
 8017630:	2b0a      	cmp	r3, #10
 8017632:	dd10      	ble.n	8017656 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8017634:	8c3b      	ldrh	r3, [r7, #32]
 8017636:	4619      	mov	r1, r3
 8017638:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801763a:	f7ff fd81 	bl	8017140 <ip_reass_remove_oldest_datagram>
 801763e:	4603      	mov	r3, r0
 8017640:	2b00      	cmp	r3, #0
 8017642:	f000 812d 	beq.w	80178a0 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8017646:	4b9b      	ldr	r3, [pc, #620]	; (80178b4 <ip4_reass+0x30c>)
 8017648:	881b      	ldrh	r3, [r3, #0]
 801764a:	461a      	mov	r2, r3
 801764c:	8c3b      	ldrh	r3, [r7, #32]
 801764e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8017650:	2b0a      	cmp	r3, #10
 8017652:	f300 8125 	bgt.w	80178a0 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8017656:	4b98      	ldr	r3, [pc, #608]	; (80178b8 <ip4_reass+0x310>)
 8017658:	681b      	ldr	r3, [r3, #0]
 801765a:	633b      	str	r3, [r7, #48]	; 0x30
 801765c:	e015      	b.n	801768a <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801765e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017660:	695a      	ldr	r2, [r3, #20]
 8017662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017664:	68db      	ldr	r3, [r3, #12]
 8017666:	429a      	cmp	r2, r3
 8017668:	d10c      	bne.n	8017684 <ip4_reass+0xdc>
 801766a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801766c:	699a      	ldr	r2, [r3, #24]
 801766e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017670:	691b      	ldr	r3, [r3, #16]
 8017672:	429a      	cmp	r2, r3
 8017674:	d106      	bne.n	8017684 <ip4_reass+0xdc>
 8017676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017678:	899a      	ldrh	r2, [r3, #12]
 801767a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801767c:	889b      	ldrh	r3, [r3, #4]
 801767e:	b29b      	uxth	r3, r3
 8017680:	429a      	cmp	r2, r3
 8017682:	d006      	beq.n	8017692 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8017684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017686:	681b      	ldr	r3, [r3, #0]
 8017688:	633b      	str	r3, [r7, #48]	; 0x30
 801768a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801768c:	2b00      	cmp	r3, #0
 801768e:	d1e6      	bne.n	801765e <ip4_reass+0xb6>
 8017690:	e000      	b.n	8017694 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8017692:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8017694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017696:	2b00      	cmp	r3, #0
 8017698:	d109      	bne.n	80176ae <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801769a:	8c3b      	ldrh	r3, [r7, #32]
 801769c:	4619      	mov	r1, r3
 801769e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80176a0:	f7ff fdb0 	bl	8017204 <ip_reass_enqueue_new_datagram>
 80176a4:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80176a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80176a8:	2b00      	cmp	r3, #0
 80176aa:	d11c      	bne.n	80176e6 <ip4_reass+0x13e>
      goto nullreturn;
 80176ac:	e0f9      	b.n	80178a2 <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80176ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176b0:	88db      	ldrh	r3, [r3, #6]
 80176b2:	b29b      	uxth	r3, r3
 80176b4:	4618      	mov	r0, r3
 80176b6:	f7f4 fdfd 	bl	800c2b4 <lwip_htons>
 80176ba:	4603      	mov	r3, r0
 80176bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80176c0:	2b00      	cmp	r3, #0
 80176c2:	d110      	bne.n	80176e6 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80176c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80176c6:	89db      	ldrh	r3, [r3, #14]
 80176c8:	4618      	mov	r0, r3
 80176ca:	f7f4 fdf3 	bl	800c2b4 <lwip_htons>
 80176ce:	4603      	mov	r3, r0
 80176d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80176d4:	2b00      	cmp	r3, #0
 80176d6:	d006      	beq.n	80176e6 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80176d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80176da:	3308      	adds	r3, #8
 80176dc:	2214      	movs	r2, #20
 80176de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80176e0:	4618      	mov	r0, r3
 80176e2:	f000 fbc8 	bl	8017e76 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80176e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176e8:	88db      	ldrh	r3, [r3, #6]
 80176ea:	b29b      	uxth	r3, r3
 80176ec:	f003 0320 	and.w	r3, r3, #32
 80176f0:	2b00      	cmp	r3, #0
 80176f2:	bf0c      	ite	eq
 80176f4:	2301      	moveq	r3, #1
 80176f6:	2300      	movne	r3, #0
 80176f8:	b2db      	uxtb	r3, r3
 80176fa:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80176fc:	69fb      	ldr	r3, [r7, #28]
 80176fe:	2b00      	cmp	r3, #0
 8017700:	d00e      	beq.n	8017720 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8017702:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8017704:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017706:	4413      	add	r3, r2
 8017708:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801770a:	8b7a      	ldrh	r2, [r7, #26]
 801770c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801770e:	429a      	cmp	r2, r3
 8017710:	f0c0 80a0 	bcc.w	8017854 <ip4_reass+0x2ac>
 8017714:	8b7b      	ldrh	r3, [r7, #26]
 8017716:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801771a:	4293      	cmp	r3, r2
 801771c:	f200 809a 	bhi.w	8017854 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8017720:	69fa      	ldr	r2, [r7, #28]
 8017722:	6879      	ldr	r1, [r7, #4]
 8017724:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017726:	f7ff fdd5 	bl	80172d4 <ip_reass_chain_frag_into_datagram_and_validate>
 801772a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801772c:	697b      	ldr	r3, [r7, #20]
 801772e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017732:	f000 8091 	beq.w	8017858 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8017736:	4b5f      	ldr	r3, [pc, #380]	; (80178b4 <ip4_reass+0x30c>)
 8017738:	881a      	ldrh	r2, [r3, #0]
 801773a:	8c3b      	ldrh	r3, [r7, #32]
 801773c:	4413      	add	r3, r2
 801773e:	b29a      	uxth	r2, r3
 8017740:	4b5c      	ldr	r3, [pc, #368]	; (80178b4 <ip4_reass+0x30c>)
 8017742:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8017744:	69fb      	ldr	r3, [r7, #28]
 8017746:	2b00      	cmp	r3, #0
 8017748:	d00d      	beq.n	8017766 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801774a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801774c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801774e:	4413      	add	r3, r2
 8017750:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8017752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017754:	8a7a      	ldrh	r2, [r7, #18]
 8017756:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8017758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801775a:	7f9b      	ldrb	r3, [r3, #30]
 801775c:	f043 0301 	orr.w	r3, r3, #1
 8017760:	b2da      	uxtb	r2, r3
 8017762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017764:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8017766:	697b      	ldr	r3, [r7, #20]
 8017768:	2b01      	cmp	r3, #1
 801776a:	d171      	bne.n	8017850 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801776c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801776e:	8b9b      	ldrh	r3, [r3, #28]
 8017770:	3314      	adds	r3, #20
 8017772:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8017774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017776:	685b      	ldr	r3, [r3, #4]
 8017778:	685b      	ldr	r3, [r3, #4]
 801777a:	681b      	ldr	r3, [r3, #0]
 801777c:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801777e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017780:	685b      	ldr	r3, [r3, #4]
 8017782:	685b      	ldr	r3, [r3, #4]
 8017784:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8017786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017788:	3308      	adds	r3, #8
 801778a:	2214      	movs	r2, #20
 801778c:	4619      	mov	r1, r3
 801778e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017790:	f000 fb71 	bl	8017e76 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8017794:	8a3b      	ldrh	r3, [r7, #16]
 8017796:	4618      	mov	r0, r3
 8017798:	f7f4 fd8c 	bl	800c2b4 <lwip_htons>
 801779c:	4603      	mov	r3, r0
 801779e:	461a      	mov	r2, r3
 80177a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177a2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80177a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177a6:	2200      	movs	r2, #0
 80177a8:	719a      	strb	r2, [r3, #6]
 80177aa:	2200      	movs	r2, #0
 80177ac:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80177ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177b0:	2200      	movs	r2, #0
 80177b2:	729a      	strb	r2, [r3, #10]
 80177b4:	2200      	movs	r2, #0
 80177b6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80177b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80177ba:	685b      	ldr	r3, [r3, #4]
 80177bc:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80177be:	e00d      	b.n	80177dc <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80177c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80177c2:	685b      	ldr	r3, [r3, #4]
 80177c4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80177c6:	2114      	movs	r1, #20
 80177c8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80177ca:	f7f5 ff85 	bl	800d6d8 <pbuf_remove_header>
      pbuf_cat(p, r);
 80177ce:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80177d0:	6878      	ldr	r0, [r7, #4]
 80177d2:	f7f6 f8c9 	bl	800d968 <pbuf_cat>
      r = iprh->next_pbuf;
 80177d6:	68fb      	ldr	r3, [r7, #12]
 80177d8:	681b      	ldr	r3, [r3, #0]
 80177da:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80177dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80177de:	2b00      	cmp	r3, #0
 80177e0:	d1ee      	bne.n	80177c0 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80177e2:	4b35      	ldr	r3, [pc, #212]	; (80178b8 <ip4_reass+0x310>)
 80177e4:	681b      	ldr	r3, [r3, #0]
 80177e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80177e8:	429a      	cmp	r2, r3
 80177ea:	d102      	bne.n	80177f2 <ip4_reass+0x24a>
      ipr_prev = NULL;
 80177ec:	2300      	movs	r3, #0
 80177ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80177f0:	e010      	b.n	8017814 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80177f2:	4b31      	ldr	r3, [pc, #196]	; (80178b8 <ip4_reass+0x310>)
 80177f4:	681b      	ldr	r3, [r3, #0]
 80177f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80177f8:	e007      	b.n	801780a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80177fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80177fc:	681b      	ldr	r3, [r3, #0]
 80177fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017800:	429a      	cmp	r2, r3
 8017802:	d006      	beq.n	8017812 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8017804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017806:	681b      	ldr	r3, [r3, #0]
 8017808:	62fb      	str	r3, [r7, #44]	; 0x2c
 801780a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801780c:	2b00      	cmp	r3, #0
 801780e:	d1f4      	bne.n	80177fa <ip4_reass+0x252>
 8017810:	e000      	b.n	8017814 <ip4_reass+0x26c>
          break;
 8017812:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8017814:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017816:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017818:	f7ff fd2e 	bl	8017278 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801781c:	6878      	ldr	r0, [r7, #4]
 801781e:	f7f6 f869 	bl	800d8f4 <pbuf_clen>
 8017822:	4603      	mov	r3, r0
 8017824:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8017826:	4b23      	ldr	r3, [pc, #140]	; (80178b4 <ip4_reass+0x30c>)
 8017828:	881b      	ldrh	r3, [r3, #0]
 801782a:	8c3a      	ldrh	r2, [r7, #32]
 801782c:	429a      	cmp	r2, r3
 801782e:	d906      	bls.n	801783e <ip4_reass+0x296>
 8017830:	4b22      	ldr	r3, [pc, #136]	; (80178bc <ip4_reass+0x314>)
 8017832:	f240 229b 	movw	r2, #667	; 0x29b
 8017836:	4922      	ldr	r1, [pc, #136]	; (80178c0 <ip4_reass+0x318>)
 8017838:	4822      	ldr	r0, [pc, #136]	; (80178c4 <ip4_reass+0x31c>)
 801783a:	f001 f84d 	bl	80188d8 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801783e:	4b1d      	ldr	r3, [pc, #116]	; (80178b4 <ip4_reass+0x30c>)
 8017840:	881a      	ldrh	r2, [r3, #0]
 8017842:	8c3b      	ldrh	r3, [r7, #32]
 8017844:	1ad3      	subs	r3, r2, r3
 8017846:	b29a      	uxth	r2, r3
 8017848:	4b1a      	ldr	r3, [pc, #104]	; (80178b4 <ip4_reass+0x30c>)
 801784a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801784c:	687b      	ldr	r3, [r7, #4]
 801784e:	e02c      	b.n	80178aa <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8017850:	2300      	movs	r3, #0
 8017852:	e02a      	b.n	80178aa <ip4_reass+0x302>

nullreturn_ipr:
 8017854:	bf00      	nop
 8017856:	e000      	b.n	801785a <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8017858:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801785a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801785c:	2b00      	cmp	r3, #0
 801785e:	d106      	bne.n	801786e <ip4_reass+0x2c6>
 8017860:	4b16      	ldr	r3, [pc, #88]	; (80178bc <ip4_reass+0x314>)
 8017862:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8017866:	4918      	ldr	r1, [pc, #96]	; (80178c8 <ip4_reass+0x320>)
 8017868:	4816      	ldr	r0, [pc, #88]	; (80178c4 <ip4_reass+0x31c>)
 801786a:	f001 f835 	bl	80188d8 <iprintf>
  if (ipr->p == NULL) {
 801786e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017870:	685b      	ldr	r3, [r3, #4]
 8017872:	2b00      	cmp	r3, #0
 8017874:	d114      	bne.n	80178a0 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8017876:	4b10      	ldr	r3, [pc, #64]	; (80178b8 <ip4_reass+0x310>)
 8017878:	681b      	ldr	r3, [r3, #0]
 801787a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801787c:	429a      	cmp	r2, r3
 801787e:	d006      	beq.n	801788e <ip4_reass+0x2e6>
 8017880:	4b0e      	ldr	r3, [pc, #56]	; (80178bc <ip4_reass+0x314>)
 8017882:	f240 22ab 	movw	r2, #683	; 0x2ab
 8017886:	4911      	ldr	r1, [pc, #68]	; (80178cc <ip4_reass+0x324>)
 8017888:	480e      	ldr	r0, [pc, #56]	; (80178c4 <ip4_reass+0x31c>)
 801788a:	f001 f825 	bl	80188d8 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801788e:	2100      	movs	r1, #0
 8017890:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017892:	f7ff fcf1 	bl	8017278 <ip_reass_dequeue_datagram>
 8017896:	e004      	b.n	80178a2 <ip4_reass+0x2fa>
    goto nullreturn;
 8017898:	bf00      	nop
 801789a:	e002      	b.n	80178a2 <ip4_reass+0x2fa>
    goto nullreturn;
 801789c:	bf00      	nop
 801789e:	e000      	b.n	80178a2 <ip4_reass+0x2fa>
  }

nullreturn:
 80178a0:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80178a2:	6878      	ldr	r0, [r7, #4]
 80178a4:	f7f5 ff9e 	bl	800d7e4 <pbuf_free>
  return NULL;
 80178a8:	2300      	movs	r3, #0
}
 80178aa:	4618      	mov	r0, r3
 80178ac:	3738      	adds	r7, #56	; 0x38
 80178ae:	46bd      	mov	sp, r7
 80178b0:	bd80      	pop	{r7, pc}
 80178b2:	bf00      	nop
 80178b4:	200005d8 	.word	0x200005d8
 80178b8:	200005d4 	.word	0x200005d4
 80178bc:	0802069c 	.word	0x0802069c
 80178c0:	0802080c 	.word	0x0802080c
 80178c4:	080206e4 	.word	0x080206e4
 80178c8:	08020828 	.word	0x08020828
 80178cc:	08020834 	.word	0x08020834

080178d0 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80178d0:	b580      	push	{r7, lr}
 80178d2:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80178d4:	2005      	movs	r0, #5
 80178d6:	f7f5 f943 	bl	800cb60 <memp_malloc>
 80178da:	4603      	mov	r3, r0
}
 80178dc:	4618      	mov	r0, r3
 80178de:	bd80      	pop	{r7, pc}

080178e0 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80178e0:	b580      	push	{r7, lr}
 80178e2:	b082      	sub	sp, #8
 80178e4:	af00      	add	r7, sp, #0
 80178e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80178e8:	687b      	ldr	r3, [r7, #4]
 80178ea:	2b00      	cmp	r3, #0
 80178ec:	d106      	bne.n	80178fc <ip_frag_free_pbuf_custom_ref+0x1c>
 80178ee:	4b07      	ldr	r3, [pc, #28]	; (801790c <ip_frag_free_pbuf_custom_ref+0x2c>)
 80178f0:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 80178f4:	4906      	ldr	r1, [pc, #24]	; (8017910 <ip_frag_free_pbuf_custom_ref+0x30>)
 80178f6:	4807      	ldr	r0, [pc, #28]	; (8017914 <ip_frag_free_pbuf_custom_ref+0x34>)
 80178f8:	f000 ffee 	bl	80188d8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80178fc:	6879      	ldr	r1, [r7, #4]
 80178fe:	2005      	movs	r0, #5
 8017900:	f7f5 f97a 	bl	800cbf8 <memp_free>
}
 8017904:	bf00      	nop
 8017906:	3708      	adds	r7, #8
 8017908:	46bd      	mov	sp, r7
 801790a:	bd80      	pop	{r7, pc}
 801790c:	0802069c 	.word	0x0802069c
 8017910:	08020854 	.word	0x08020854
 8017914:	080206e4 	.word	0x080206e4

08017918 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8017918:	b580      	push	{r7, lr}
 801791a:	b084      	sub	sp, #16
 801791c:	af00      	add	r7, sp, #0
 801791e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8017920:	687b      	ldr	r3, [r7, #4]
 8017922:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8017924:	68fb      	ldr	r3, [r7, #12]
 8017926:	2b00      	cmp	r3, #0
 8017928:	d106      	bne.n	8017938 <ipfrag_free_pbuf_custom+0x20>
 801792a:	4b11      	ldr	r3, [pc, #68]	; (8017970 <ipfrag_free_pbuf_custom+0x58>)
 801792c:	f240 22ce 	movw	r2, #718	; 0x2ce
 8017930:	4910      	ldr	r1, [pc, #64]	; (8017974 <ipfrag_free_pbuf_custom+0x5c>)
 8017932:	4811      	ldr	r0, [pc, #68]	; (8017978 <ipfrag_free_pbuf_custom+0x60>)
 8017934:	f000 ffd0 	bl	80188d8 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8017938:	68fa      	ldr	r2, [r7, #12]
 801793a:	687b      	ldr	r3, [r7, #4]
 801793c:	429a      	cmp	r2, r3
 801793e:	d006      	beq.n	801794e <ipfrag_free_pbuf_custom+0x36>
 8017940:	4b0b      	ldr	r3, [pc, #44]	; (8017970 <ipfrag_free_pbuf_custom+0x58>)
 8017942:	f240 22cf 	movw	r2, #719	; 0x2cf
 8017946:	490d      	ldr	r1, [pc, #52]	; (801797c <ipfrag_free_pbuf_custom+0x64>)
 8017948:	480b      	ldr	r0, [pc, #44]	; (8017978 <ipfrag_free_pbuf_custom+0x60>)
 801794a:	f000 ffc5 	bl	80188d8 <iprintf>
  if (pcr->original != NULL) {
 801794e:	68fb      	ldr	r3, [r7, #12]
 8017950:	695b      	ldr	r3, [r3, #20]
 8017952:	2b00      	cmp	r3, #0
 8017954:	d004      	beq.n	8017960 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8017956:	68fb      	ldr	r3, [r7, #12]
 8017958:	695b      	ldr	r3, [r3, #20]
 801795a:	4618      	mov	r0, r3
 801795c:	f7f5 ff42 	bl	800d7e4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8017960:	68f8      	ldr	r0, [r7, #12]
 8017962:	f7ff ffbd 	bl	80178e0 <ip_frag_free_pbuf_custom_ref>
}
 8017966:	bf00      	nop
 8017968:	3710      	adds	r7, #16
 801796a:	46bd      	mov	sp, r7
 801796c:	bd80      	pop	{r7, pc}
 801796e:	bf00      	nop
 8017970:	0802069c 	.word	0x0802069c
 8017974:	08020860 	.word	0x08020860
 8017978:	080206e4 	.word	0x080206e4
 801797c:	0802086c 	.word	0x0802086c

08017980 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8017980:	b580      	push	{r7, lr}
 8017982:	b094      	sub	sp, #80	; 0x50
 8017984:	af02      	add	r7, sp, #8
 8017986:	60f8      	str	r0, [r7, #12]
 8017988:	60b9      	str	r1, [r7, #8]
 801798a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801798c:	2300      	movs	r3, #0
 801798e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8017992:	68bb      	ldr	r3, [r7, #8]
 8017994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017996:	3b14      	subs	r3, #20
 8017998:	2b00      	cmp	r3, #0
 801799a:	da00      	bge.n	801799e <ip4_frag+0x1e>
 801799c:	3307      	adds	r3, #7
 801799e:	10db      	asrs	r3, r3, #3
 80179a0:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80179a2:	2314      	movs	r3, #20
 80179a4:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80179a6:	68fb      	ldr	r3, [r7, #12]
 80179a8:	685b      	ldr	r3, [r3, #4]
 80179aa:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 80179ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80179ae:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80179b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80179b2:	781b      	ldrb	r3, [r3, #0]
 80179b4:	f003 030f 	and.w	r3, r3, #15
 80179b8:	b2db      	uxtb	r3, r3
 80179ba:	009b      	lsls	r3, r3, #2
 80179bc:	b2db      	uxtb	r3, r3
 80179be:	2b14      	cmp	r3, #20
 80179c0:	d002      	beq.n	80179c8 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80179c2:	f06f 0305 	mvn.w	r3, #5
 80179c6:	e10f      	b.n	8017be8 <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80179c8:	68fb      	ldr	r3, [r7, #12]
 80179ca:	895b      	ldrh	r3, [r3, #10]
 80179cc:	2b13      	cmp	r3, #19
 80179ce:	d809      	bhi.n	80179e4 <ip4_frag+0x64>
 80179d0:	4b87      	ldr	r3, [pc, #540]	; (8017bf0 <ip4_frag+0x270>)
 80179d2:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 80179d6:	4987      	ldr	r1, [pc, #540]	; (8017bf4 <ip4_frag+0x274>)
 80179d8:	4887      	ldr	r0, [pc, #540]	; (8017bf8 <ip4_frag+0x278>)
 80179da:	f000 ff7d 	bl	80188d8 <iprintf>
 80179de:	f06f 0305 	mvn.w	r3, #5
 80179e2:	e101      	b.n	8017be8 <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80179e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80179e6:	88db      	ldrh	r3, [r3, #6]
 80179e8:	b29b      	uxth	r3, r3
 80179ea:	4618      	mov	r0, r3
 80179ec:	f7f4 fc62 	bl	800c2b4 <lwip_htons>
 80179f0:	4603      	mov	r3, r0
 80179f2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 80179f4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80179f6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80179fa:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 80179fe:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8017a00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8017a04:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8017a06:	68fb      	ldr	r3, [r7, #12]
 8017a08:	891b      	ldrh	r3, [r3, #8]
 8017a0a:	3b14      	subs	r3, #20
 8017a0c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8017a10:	e0e0      	b.n	8017bd4 <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8017a12:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017a14:	00db      	lsls	r3, r3, #3
 8017a16:	b29b      	uxth	r3, r3
 8017a18:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017a1c:	4293      	cmp	r3, r2
 8017a1e:	bf28      	it	cs
 8017a20:	4613      	movcs	r3, r2
 8017a22:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8017a24:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017a28:	2114      	movs	r1, #20
 8017a2a:	200e      	movs	r0, #14
 8017a2c:	f7f5 fbfa 	bl	800d224 <pbuf_alloc>
 8017a30:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8017a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a34:	2b00      	cmp	r3, #0
 8017a36:	f000 80d4 	beq.w	8017be2 <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8017a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a3c:	895b      	ldrh	r3, [r3, #10]
 8017a3e:	2b13      	cmp	r3, #19
 8017a40:	d806      	bhi.n	8017a50 <ip4_frag+0xd0>
 8017a42:	4b6b      	ldr	r3, [pc, #428]	; (8017bf0 <ip4_frag+0x270>)
 8017a44:	f240 3225 	movw	r2, #805	; 0x325
 8017a48:	496c      	ldr	r1, [pc, #432]	; (8017bfc <ip4_frag+0x27c>)
 8017a4a:	486b      	ldr	r0, [pc, #428]	; (8017bf8 <ip4_frag+0x278>)
 8017a4c:	f000 ff44 	bl	80188d8 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8017a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a52:	685b      	ldr	r3, [r3, #4]
 8017a54:	2214      	movs	r2, #20
 8017a56:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8017a58:	4618      	mov	r0, r3
 8017a5a:	f000 fa0c 	bl	8017e76 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8017a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a60:	685b      	ldr	r3, [r3, #4]
 8017a62:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8017a64:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017a66:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8017a6a:	e064      	b.n	8017b36 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8017a6c:	68fb      	ldr	r3, [r7, #12]
 8017a6e:	895a      	ldrh	r2, [r3, #10]
 8017a70:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8017a72:	1ad3      	subs	r3, r2, r3
 8017a74:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8017a76:	68fb      	ldr	r3, [r7, #12]
 8017a78:	895b      	ldrh	r3, [r3, #10]
 8017a7a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8017a7c:	429a      	cmp	r2, r3
 8017a7e:	d906      	bls.n	8017a8e <ip4_frag+0x10e>
 8017a80:	4b5b      	ldr	r3, [pc, #364]	; (8017bf0 <ip4_frag+0x270>)
 8017a82:	f240 322d 	movw	r2, #813	; 0x32d
 8017a86:	495e      	ldr	r1, [pc, #376]	; (8017c00 <ip4_frag+0x280>)
 8017a88:	485b      	ldr	r0, [pc, #364]	; (8017bf8 <ip4_frag+0x278>)
 8017a8a:	f000 ff25 	bl	80188d8 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8017a8e:	8bfa      	ldrh	r2, [r7, #30]
 8017a90:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8017a94:	4293      	cmp	r3, r2
 8017a96:	bf28      	it	cs
 8017a98:	4613      	movcs	r3, r2
 8017a9a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8017a9e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8017aa2:	2b00      	cmp	r3, #0
 8017aa4:	d105      	bne.n	8017ab2 <ip4_frag+0x132>
        poff = 0;
 8017aa6:	2300      	movs	r3, #0
 8017aa8:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8017aaa:	68fb      	ldr	r3, [r7, #12]
 8017aac:	681b      	ldr	r3, [r3, #0]
 8017aae:	60fb      	str	r3, [r7, #12]
        continue;
 8017ab0:	e041      	b.n	8017b36 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8017ab2:	f7ff ff0d 	bl	80178d0 <ip_frag_alloc_pbuf_custom_ref>
 8017ab6:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8017ab8:	69bb      	ldr	r3, [r7, #24]
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d103      	bne.n	8017ac6 <ip4_frag+0x146>
        pbuf_free(rambuf);
 8017abe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017ac0:	f7f5 fe90 	bl	800d7e4 <pbuf_free>
        goto memerr;
 8017ac4:	e08e      	b.n	8017be4 <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8017ac6:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8017ac8:	68fb      	ldr	r3, [r7, #12]
 8017aca:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8017acc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8017ace:	4413      	add	r3, r2
 8017ad0:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8017ad4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8017ad8:	9201      	str	r2, [sp, #4]
 8017ada:	9300      	str	r3, [sp, #0]
 8017adc:	4603      	mov	r3, r0
 8017ade:	2241      	movs	r2, #65	; 0x41
 8017ae0:	2000      	movs	r0, #0
 8017ae2:	f7f5 fcc5 	bl	800d470 <pbuf_alloced_custom>
 8017ae6:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8017ae8:	697b      	ldr	r3, [r7, #20]
 8017aea:	2b00      	cmp	r3, #0
 8017aec:	d106      	bne.n	8017afc <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8017aee:	69b8      	ldr	r0, [r7, #24]
 8017af0:	f7ff fef6 	bl	80178e0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8017af4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017af6:	f7f5 fe75 	bl	800d7e4 <pbuf_free>
        goto memerr;
 8017afa:	e073      	b.n	8017be4 <ip4_frag+0x264>
      }
      pbuf_ref(p);
 8017afc:	68f8      	ldr	r0, [r7, #12]
 8017afe:	f7f5 ff11 	bl	800d924 <pbuf_ref>
      pcr->original = p;
 8017b02:	69bb      	ldr	r3, [r7, #24]
 8017b04:	68fa      	ldr	r2, [r7, #12]
 8017b06:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8017b08:	69bb      	ldr	r3, [r7, #24]
 8017b0a:	4a3e      	ldr	r2, [pc, #248]	; (8017c04 <ip4_frag+0x284>)
 8017b0c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8017b0e:	6979      	ldr	r1, [r7, #20]
 8017b10:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017b12:	f7f5 ff29 	bl	800d968 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8017b16:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8017b1a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8017b1e:	1ad3      	subs	r3, r2, r3
 8017b20:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8017b24:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8017b28:	2b00      	cmp	r3, #0
 8017b2a:	d004      	beq.n	8017b36 <ip4_frag+0x1b6>
        poff = 0;
 8017b2c:	2300      	movs	r3, #0
 8017b2e:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8017b30:	68fb      	ldr	r3, [r7, #12]
 8017b32:	681b      	ldr	r3, [r3, #0]
 8017b34:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8017b36:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8017b3a:	2b00      	cmp	r3, #0
 8017b3c:	d196      	bne.n	8017a6c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8017b3e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8017b40:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8017b44:	4413      	add	r3, r2
 8017b46:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8017b48:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017b4c:	68bb      	ldr	r3, [r7, #8]
 8017b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017b50:	3b14      	subs	r3, #20
 8017b52:	429a      	cmp	r2, r3
 8017b54:	bfd4      	ite	le
 8017b56:	2301      	movle	r3, #1
 8017b58:	2300      	movgt	r3, #0
 8017b5a:	b2db      	uxtb	r3, r3
 8017b5c:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8017b5e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8017b62:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017b66:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8017b68:	6a3b      	ldr	r3, [r7, #32]
 8017b6a:	2b00      	cmp	r3, #0
 8017b6c:	d002      	beq.n	8017b74 <ip4_frag+0x1f4>
 8017b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	d003      	beq.n	8017b7c <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8017b74:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8017b76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017b7a:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8017b7c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8017b7e:	4618      	mov	r0, r3
 8017b80:	f7f4 fb98 	bl	800c2b4 <lwip_htons>
 8017b84:	4603      	mov	r3, r0
 8017b86:	461a      	mov	r2, r3
 8017b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017b8a:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8017b8c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017b8e:	3314      	adds	r3, #20
 8017b90:	b29b      	uxth	r3, r3
 8017b92:	4618      	mov	r0, r3
 8017b94:	f7f4 fb8e 	bl	800c2b4 <lwip_htons>
 8017b98:	4603      	mov	r3, r0
 8017b9a:	461a      	mov	r2, r3
 8017b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017b9e:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8017ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ba2:	2200      	movs	r2, #0
 8017ba4:	729a      	strb	r2, [r3, #10]
 8017ba6:	2200      	movs	r2, #0
 8017ba8:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8017baa:	68bb      	ldr	r3, [r7, #8]
 8017bac:	695b      	ldr	r3, [r3, #20]
 8017bae:	687a      	ldr	r2, [r7, #4]
 8017bb0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017bb2:	68b8      	ldr	r0, [r7, #8]
 8017bb4:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8017bb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017bb8:	f7f5 fe14 	bl	800d7e4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8017bbc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017bc0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017bc2:	1ad3      	subs	r3, r2, r3
 8017bc4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8017bc8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8017bcc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017bce:	4413      	add	r3, r2
 8017bd0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8017bd4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017bd8:	2b00      	cmp	r3, #0
 8017bda:	f47f af1a 	bne.w	8017a12 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8017bde:	2300      	movs	r3, #0
 8017be0:	e002      	b.n	8017be8 <ip4_frag+0x268>
      goto memerr;
 8017be2:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8017be4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017be8:	4618      	mov	r0, r3
 8017bea:	3748      	adds	r7, #72	; 0x48
 8017bec:	46bd      	mov	sp, r7
 8017bee:	bd80      	pop	{r7, pc}
 8017bf0:	0802069c 	.word	0x0802069c
 8017bf4:	08020878 	.word	0x08020878
 8017bf8:	080206e4 	.word	0x080206e4
 8017bfc:	08020894 	.word	0x08020894
 8017c00:	080208b4 	.word	0x080208b4
 8017c04:	08017919 	.word	0x08017919

08017c08 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8017c08:	b580      	push	{r7, lr}
 8017c0a:	b086      	sub	sp, #24
 8017c0c:	af00      	add	r7, sp, #0
 8017c0e:	6078      	str	r0, [r7, #4]
 8017c10:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8017c12:	230e      	movs	r3, #14
 8017c14:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8017c16:	687b      	ldr	r3, [r7, #4]
 8017c18:	895b      	ldrh	r3, [r3, #10]
 8017c1a:	2b0e      	cmp	r3, #14
 8017c1c:	d96e      	bls.n	8017cfc <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8017c1e:	687b      	ldr	r3, [r7, #4]
 8017c20:	7bdb      	ldrb	r3, [r3, #15]
 8017c22:	2b00      	cmp	r3, #0
 8017c24:	d106      	bne.n	8017c34 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8017c26:	683b      	ldr	r3, [r7, #0]
 8017c28:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8017c2c:	3301      	adds	r3, #1
 8017c2e:	b2da      	uxtb	r2, r3
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8017c34:	687b      	ldr	r3, [r7, #4]
 8017c36:	685b      	ldr	r3, [r3, #4]
 8017c38:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8017c3a:	693b      	ldr	r3, [r7, #16]
 8017c3c:	7b1a      	ldrb	r2, [r3, #12]
 8017c3e:	7b5b      	ldrb	r3, [r3, #13]
 8017c40:	021b      	lsls	r3, r3, #8
 8017c42:	4313      	orrs	r3, r2
 8017c44:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8017c46:	693b      	ldr	r3, [r7, #16]
 8017c48:	781b      	ldrb	r3, [r3, #0]
 8017c4a:	f003 0301 	and.w	r3, r3, #1
 8017c4e:	2b00      	cmp	r3, #0
 8017c50:	d023      	beq.n	8017c9a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8017c52:	693b      	ldr	r3, [r7, #16]
 8017c54:	781b      	ldrb	r3, [r3, #0]
 8017c56:	2b01      	cmp	r3, #1
 8017c58:	d10f      	bne.n	8017c7a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8017c5a:	693b      	ldr	r3, [r7, #16]
 8017c5c:	785b      	ldrb	r3, [r3, #1]
 8017c5e:	2b00      	cmp	r3, #0
 8017c60:	d11b      	bne.n	8017c9a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8017c62:	693b      	ldr	r3, [r7, #16]
 8017c64:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8017c66:	2b5e      	cmp	r3, #94	; 0x5e
 8017c68:	d117      	bne.n	8017c9a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8017c6a:	687b      	ldr	r3, [r7, #4]
 8017c6c:	7b5b      	ldrb	r3, [r3, #13]
 8017c6e:	f043 0310 	orr.w	r3, r3, #16
 8017c72:	b2da      	uxtb	r2, r3
 8017c74:	687b      	ldr	r3, [r7, #4]
 8017c76:	735a      	strb	r2, [r3, #13]
 8017c78:	e00f      	b.n	8017c9a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8017c7a:	693b      	ldr	r3, [r7, #16]
 8017c7c:	2206      	movs	r2, #6
 8017c7e:	4928      	ldr	r1, [pc, #160]	; (8017d20 <ethernet_input+0x118>)
 8017c80:	4618      	mov	r0, r3
 8017c82:	f000 f8e9 	bl	8017e58 <memcmp>
 8017c86:	4603      	mov	r3, r0
 8017c88:	2b00      	cmp	r3, #0
 8017c8a:	d106      	bne.n	8017c9a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8017c8c:	687b      	ldr	r3, [r7, #4]
 8017c8e:	7b5b      	ldrb	r3, [r3, #13]
 8017c90:	f043 0308 	orr.w	r3, r3, #8
 8017c94:	b2da      	uxtb	r2, r3
 8017c96:	687b      	ldr	r3, [r7, #4]
 8017c98:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8017c9a:	89fb      	ldrh	r3, [r7, #14]
 8017c9c:	2b08      	cmp	r3, #8
 8017c9e:	d003      	beq.n	8017ca8 <ethernet_input+0xa0>
 8017ca0:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8017ca4:	d014      	beq.n	8017cd0 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8017ca6:	e032      	b.n	8017d0e <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8017ca8:	683b      	ldr	r3, [r7, #0]
 8017caa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8017cae:	f003 0308 	and.w	r3, r3, #8
 8017cb2:	2b00      	cmp	r3, #0
 8017cb4:	d024      	beq.n	8017d00 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8017cb6:	8afb      	ldrh	r3, [r7, #22]
 8017cb8:	4619      	mov	r1, r3
 8017cba:	6878      	ldr	r0, [r7, #4]
 8017cbc:	f7f5 fd0c 	bl	800d6d8 <pbuf_remove_header>
 8017cc0:	4603      	mov	r3, r0
 8017cc2:	2b00      	cmp	r3, #0
 8017cc4:	d11e      	bne.n	8017d04 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8017cc6:	6839      	ldr	r1, [r7, #0]
 8017cc8:	6878      	ldr	r0, [r7, #4]
 8017cca:	f7fe ff0f 	bl	8016aec <ip4_input>
      break;
 8017cce:	e013      	b.n	8017cf8 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8017cd0:	683b      	ldr	r3, [r7, #0]
 8017cd2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8017cd6:	f003 0308 	and.w	r3, r3, #8
 8017cda:	2b00      	cmp	r3, #0
 8017cdc:	d014      	beq.n	8017d08 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8017cde:	8afb      	ldrh	r3, [r7, #22]
 8017ce0:	4619      	mov	r1, r3
 8017ce2:	6878      	ldr	r0, [r7, #4]
 8017ce4:	f7f5 fcf8 	bl	800d6d8 <pbuf_remove_header>
 8017ce8:	4603      	mov	r3, r0
 8017cea:	2b00      	cmp	r3, #0
 8017cec:	d10e      	bne.n	8017d0c <ethernet_input+0x104>
        etharp_input(p, netif);
 8017cee:	6839      	ldr	r1, [r7, #0]
 8017cf0:	6878      	ldr	r0, [r7, #4]
 8017cf2:	f7fe f8ab 	bl	8015e4c <etharp_input>
      break;
 8017cf6:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8017cf8:	2300      	movs	r3, #0
 8017cfa:	e00c      	b.n	8017d16 <ethernet_input+0x10e>
    goto free_and_return;
 8017cfc:	bf00      	nop
 8017cfe:	e006      	b.n	8017d0e <ethernet_input+0x106>
        goto free_and_return;
 8017d00:	bf00      	nop
 8017d02:	e004      	b.n	8017d0e <ethernet_input+0x106>
        goto free_and_return;
 8017d04:	bf00      	nop
 8017d06:	e002      	b.n	8017d0e <ethernet_input+0x106>
        goto free_and_return;
 8017d08:	bf00      	nop
 8017d0a:	e000      	b.n	8017d0e <ethernet_input+0x106>
        goto free_and_return;
 8017d0c:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8017d0e:	6878      	ldr	r0, [r7, #4]
 8017d10:	f7f5 fd68 	bl	800d7e4 <pbuf_free>
  return ERR_OK;
 8017d14:	2300      	movs	r3, #0
}
 8017d16:	4618      	mov	r0, r3
 8017d18:	3718      	adds	r7, #24
 8017d1a:	46bd      	mov	sp, r7
 8017d1c:	bd80      	pop	{r7, pc}
 8017d1e:	bf00      	nop
 8017d20:	08020a68 	.word	0x08020a68

08017d24 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8017d24:	b580      	push	{r7, lr}
 8017d26:	b086      	sub	sp, #24
 8017d28:	af00      	add	r7, sp, #0
 8017d2a:	60f8      	str	r0, [r7, #12]
 8017d2c:	60b9      	str	r1, [r7, #8]
 8017d2e:	607a      	str	r2, [r7, #4]
 8017d30:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8017d32:	8c3b      	ldrh	r3, [r7, #32]
 8017d34:	4618      	mov	r0, r3
 8017d36:	f7f4 fabd 	bl	800c2b4 <lwip_htons>
 8017d3a:	4603      	mov	r3, r0
 8017d3c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8017d3e:	210e      	movs	r1, #14
 8017d40:	68b8      	ldr	r0, [r7, #8]
 8017d42:	f7f5 fcb9 	bl	800d6b8 <pbuf_add_header>
 8017d46:	4603      	mov	r3, r0
 8017d48:	2b00      	cmp	r3, #0
 8017d4a:	d125      	bne.n	8017d98 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8017d4c:	68bb      	ldr	r3, [r7, #8]
 8017d4e:	685b      	ldr	r3, [r3, #4]
 8017d50:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8017d52:	693b      	ldr	r3, [r7, #16]
 8017d54:	8afa      	ldrh	r2, [r7, #22]
 8017d56:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8017d58:	693b      	ldr	r3, [r7, #16]
 8017d5a:	2206      	movs	r2, #6
 8017d5c:	6839      	ldr	r1, [r7, #0]
 8017d5e:	4618      	mov	r0, r3
 8017d60:	f000 f889 	bl	8017e76 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8017d64:	693b      	ldr	r3, [r7, #16]
 8017d66:	3306      	adds	r3, #6
 8017d68:	2206      	movs	r2, #6
 8017d6a:	6879      	ldr	r1, [r7, #4]
 8017d6c:	4618      	mov	r0, r3
 8017d6e:	f000 f882 	bl	8017e76 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8017d72:	68fb      	ldr	r3, [r7, #12]
 8017d74:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017d78:	2b06      	cmp	r3, #6
 8017d7a:	d006      	beq.n	8017d8a <ethernet_output+0x66>
 8017d7c:	4b0a      	ldr	r3, [pc, #40]	; (8017da8 <ethernet_output+0x84>)
 8017d7e:	f240 1233 	movw	r2, #307	; 0x133
 8017d82:	490a      	ldr	r1, [pc, #40]	; (8017dac <ethernet_output+0x88>)
 8017d84:	480a      	ldr	r0, [pc, #40]	; (8017db0 <ethernet_output+0x8c>)
 8017d86:	f000 fda7 	bl	80188d8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8017d8a:	68fb      	ldr	r3, [r7, #12]
 8017d8c:	699b      	ldr	r3, [r3, #24]
 8017d8e:	68b9      	ldr	r1, [r7, #8]
 8017d90:	68f8      	ldr	r0, [r7, #12]
 8017d92:	4798      	blx	r3
 8017d94:	4603      	mov	r3, r0
 8017d96:	e002      	b.n	8017d9e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8017d98:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8017d9a:	f06f 0301 	mvn.w	r3, #1
}
 8017d9e:	4618      	mov	r0, r3
 8017da0:	3718      	adds	r7, #24
 8017da2:	46bd      	mov	sp, r7
 8017da4:	bd80      	pop	{r7, pc}
 8017da6:	bf00      	nop
 8017da8:	080208c4 	.word	0x080208c4
 8017dac:	080208fc 	.word	0x080208fc
 8017db0:	08020930 	.word	0x08020930

08017db4 <atof>:
 8017db4:	2100      	movs	r1, #0
 8017db6:	f001 bc7b 	b.w	80196b0 <strtod>

08017dba <atoi>:
 8017dba:	220a      	movs	r2, #10
 8017dbc:	2100      	movs	r1, #0
 8017dbe:	f001 bd07 	b.w	80197d0 <strtol>
	...

08017dc4 <__libc_init_array>:
 8017dc4:	b570      	push	{r4, r5, r6, lr}
 8017dc6:	4e0d      	ldr	r6, [pc, #52]	; (8017dfc <__libc_init_array+0x38>)
 8017dc8:	4c0d      	ldr	r4, [pc, #52]	; (8017e00 <__libc_init_array+0x3c>)
 8017dca:	1ba4      	subs	r4, r4, r6
 8017dcc:	10a4      	asrs	r4, r4, #2
 8017dce:	2500      	movs	r5, #0
 8017dd0:	42a5      	cmp	r5, r4
 8017dd2:	d109      	bne.n	8017de8 <__libc_init_array+0x24>
 8017dd4:	4e0b      	ldr	r6, [pc, #44]	; (8017e04 <__libc_init_array+0x40>)
 8017dd6:	4c0c      	ldr	r4, [pc, #48]	; (8017e08 <__libc_init_array+0x44>)
 8017dd8:	f005 f90e 	bl	801cff8 <_init>
 8017ddc:	1ba4      	subs	r4, r4, r6
 8017dde:	10a4      	asrs	r4, r4, #2
 8017de0:	2500      	movs	r5, #0
 8017de2:	42a5      	cmp	r5, r4
 8017de4:	d105      	bne.n	8017df2 <__libc_init_array+0x2e>
 8017de6:	bd70      	pop	{r4, r5, r6, pc}
 8017de8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8017dec:	4798      	blx	r3
 8017dee:	3501      	adds	r5, #1
 8017df0:	e7ee      	b.n	8017dd0 <__libc_init_array+0xc>
 8017df2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8017df6:	4798      	blx	r3
 8017df8:	3501      	adds	r5, #1
 8017dfa:	e7f2      	b.n	8017de2 <__libc_init_array+0x1e>
 8017dfc:	08020de0 	.word	0x08020de0
 8017e00:	08020de0 	.word	0x08020de0
 8017e04:	08020de0 	.word	0x08020de0
 8017e08:	08020de4 	.word	0x08020de4

08017e0c <__locale_ctype_ptr_l>:
 8017e0c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8017e10:	4770      	bx	lr
	...

08017e14 <malloc>:
 8017e14:	4b02      	ldr	r3, [pc, #8]	; (8017e20 <malloc+0xc>)
 8017e16:	4601      	mov	r1, r0
 8017e18:	6818      	ldr	r0, [r3, #0]
 8017e1a:	f000 b8a7 	b.w	8017f6c <_malloc_r>
 8017e1e:	bf00      	nop
 8017e20:	20000074 	.word	0x20000074

08017e24 <free>:
 8017e24:	4b02      	ldr	r3, [pc, #8]	; (8017e30 <free+0xc>)
 8017e26:	4601      	mov	r1, r0
 8017e28:	6818      	ldr	r0, [r3, #0]
 8017e2a:	f000 b851 	b.w	8017ed0 <_free_r>
 8017e2e:	bf00      	nop
 8017e30:	20000074 	.word	0x20000074

08017e34 <__ascii_mbtowc>:
 8017e34:	b082      	sub	sp, #8
 8017e36:	b901      	cbnz	r1, 8017e3a <__ascii_mbtowc+0x6>
 8017e38:	a901      	add	r1, sp, #4
 8017e3a:	b142      	cbz	r2, 8017e4e <__ascii_mbtowc+0x1a>
 8017e3c:	b14b      	cbz	r3, 8017e52 <__ascii_mbtowc+0x1e>
 8017e3e:	7813      	ldrb	r3, [r2, #0]
 8017e40:	600b      	str	r3, [r1, #0]
 8017e42:	7812      	ldrb	r2, [r2, #0]
 8017e44:	1c10      	adds	r0, r2, #0
 8017e46:	bf18      	it	ne
 8017e48:	2001      	movne	r0, #1
 8017e4a:	b002      	add	sp, #8
 8017e4c:	4770      	bx	lr
 8017e4e:	4610      	mov	r0, r2
 8017e50:	e7fb      	b.n	8017e4a <__ascii_mbtowc+0x16>
 8017e52:	f06f 0001 	mvn.w	r0, #1
 8017e56:	e7f8      	b.n	8017e4a <__ascii_mbtowc+0x16>

08017e58 <memcmp>:
 8017e58:	b530      	push	{r4, r5, lr}
 8017e5a:	2400      	movs	r4, #0
 8017e5c:	42a2      	cmp	r2, r4
 8017e5e:	d101      	bne.n	8017e64 <memcmp+0xc>
 8017e60:	2000      	movs	r0, #0
 8017e62:	e007      	b.n	8017e74 <memcmp+0x1c>
 8017e64:	5d03      	ldrb	r3, [r0, r4]
 8017e66:	3401      	adds	r4, #1
 8017e68:	190d      	adds	r5, r1, r4
 8017e6a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8017e6e:	42ab      	cmp	r3, r5
 8017e70:	d0f4      	beq.n	8017e5c <memcmp+0x4>
 8017e72:	1b58      	subs	r0, r3, r5
 8017e74:	bd30      	pop	{r4, r5, pc}

08017e76 <memcpy>:
 8017e76:	b510      	push	{r4, lr}
 8017e78:	1e43      	subs	r3, r0, #1
 8017e7a:	440a      	add	r2, r1
 8017e7c:	4291      	cmp	r1, r2
 8017e7e:	d100      	bne.n	8017e82 <memcpy+0xc>
 8017e80:	bd10      	pop	{r4, pc}
 8017e82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017e86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017e8a:	e7f7      	b.n	8017e7c <memcpy+0x6>

08017e8c <memmove>:
 8017e8c:	4288      	cmp	r0, r1
 8017e8e:	b510      	push	{r4, lr}
 8017e90:	eb01 0302 	add.w	r3, r1, r2
 8017e94:	d807      	bhi.n	8017ea6 <memmove+0x1a>
 8017e96:	1e42      	subs	r2, r0, #1
 8017e98:	4299      	cmp	r1, r3
 8017e9a:	d00a      	beq.n	8017eb2 <memmove+0x26>
 8017e9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017ea0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8017ea4:	e7f8      	b.n	8017e98 <memmove+0xc>
 8017ea6:	4283      	cmp	r3, r0
 8017ea8:	d9f5      	bls.n	8017e96 <memmove+0xa>
 8017eaa:	1881      	adds	r1, r0, r2
 8017eac:	1ad2      	subs	r2, r2, r3
 8017eae:	42d3      	cmn	r3, r2
 8017eb0:	d100      	bne.n	8017eb4 <memmove+0x28>
 8017eb2:	bd10      	pop	{r4, pc}
 8017eb4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017eb8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8017ebc:	e7f7      	b.n	8017eae <memmove+0x22>

08017ebe <memset>:
 8017ebe:	4402      	add	r2, r0
 8017ec0:	4603      	mov	r3, r0
 8017ec2:	4293      	cmp	r3, r2
 8017ec4:	d100      	bne.n	8017ec8 <memset+0xa>
 8017ec6:	4770      	bx	lr
 8017ec8:	f803 1b01 	strb.w	r1, [r3], #1
 8017ecc:	e7f9      	b.n	8017ec2 <memset+0x4>
	...

08017ed0 <_free_r>:
 8017ed0:	b538      	push	{r3, r4, r5, lr}
 8017ed2:	4605      	mov	r5, r0
 8017ed4:	2900      	cmp	r1, #0
 8017ed6:	d045      	beq.n	8017f64 <_free_r+0x94>
 8017ed8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017edc:	1f0c      	subs	r4, r1, #4
 8017ede:	2b00      	cmp	r3, #0
 8017ee0:	bfb8      	it	lt
 8017ee2:	18e4      	addlt	r4, r4, r3
 8017ee4:	f002 fedc 	bl	801aca0 <__malloc_lock>
 8017ee8:	4a1f      	ldr	r2, [pc, #124]	; (8017f68 <_free_r+0x98>)
 8017eea:	6813      	ldr	r3, [r2, #0]
 8017eec:	4610      	mov	r0, r2
 8017eee:	b933      	cbnz	r3, 8017efe <_free_r+0x2e>
 8017ef0:	6063      	str	r3, [r4, #4]
 8017ef2:	6014      	str	r4, [r2, #0]
 8017ef4:	4628      	mov	r0, r5
 8017ef6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017efa:	f002 bed2 	b.w	801aca2 <__malloc_unlock>
 8017efe:	42a3      	cmp	r3, r4
 8017f00:	d90c      	bls.n	8017f1c <_free_r+0x4c>
 8017f02:	6821      	ldr	r1, [r4, #0]
 8017f04:	1862      	adds	r2, r4, r1
 8017f06:	4293      	cmp	r3, r2
 8017f08:	bf04      	itt	eq
 8017f0a:	681a      	ldreq	r2, [r3, #0]
 8017f0c:	685b      	ldreq	r3, [r3, #4]
 8017f0e:	6063      	str	r3, [r4, #4]
 8017f10:	bf04      	itt	eq
 8017f12:	1852      	addeq	r2, r2, r1
 8017f14:	6022      	streq	r2, [r4, #0]
 8017f16:	6004      	str	r4, [r0, #0]
 8017f18:	e7ec      	b.n	8017ef4 <_free_r+0x24>
 8017f1a:	4613      	mov	r3, r2
 8017f1c:	685a      	ldr	r2, [r3, #4]
 8017f1e:	b10a      	cbz	r2, 8017f24 <_free_r+0x54>
 8017f20:	42a2      	cmp	r2, r4
 8017f22:	d9fa      	bls.n	8017f1a <_free_r+0x4a>
 8017f24:	6819      	ldr	r1, [r3, #0]
 8017f26:	1858      	adds	r0, r3, r1
 8017f28:	42a0      	cmp	r0, r4
 8017f2a:	d10b      	bne.n	8017f44 <_free_r+0x74>
 8017f2c:	6820      	ldr	r0, [r4, #0]
 8017f2e:	4401      	add	r1, r0
 8017f30:	1858      	adds	r0, r3, r1
 8017f32:	4282      	cmp	r2, r0
 8017f34:	6019      	str	r1, [r3, #0]
 8017f36:	d1dd      	bne.n	8017ef4 <_free_r+0x24>
 8017f38:	6810      	ldr	r0, [r2, #0]
 8017f3a:	6852      	ldr	r2, [r2, #4]
 8017f3c:	605a      	str	r2, [r3, #4]
 8017f3e:	4401      	add	r1, r0
 8017f40:	6019      	str	r1, [r3, #0]
 8017f42:	e7d7      	b.n	8017ef4 <_free_r+0x24>
 8017f44:	d902      	bls.n	8017f4c <_free_r+0x7c>
 8017f46:	230c      	movs	r3, #12
 8017f48:	602b      	str	r3, [r5, #0]
 8017f4a:	e7d3      	b.n	8017ef4 <_free_r+0x24>
 8017f4c:	6820      	ldr	r0, [r4, #0]
 8017f4e:	1821      	adds	r1, r4, r0
 8017f50:	428a      	cmp	r2, r1
 8017f52:	bf04      	itt	eq
 8017f54:	6811      	ldreq	r1, [r2, #0]
 8017f56:	6852      	ldreq	r2, [r2, #4]
 8017f58:	6062      	str	r2, [r4, #4]
 8017f5a:	bf04      	itt	eq
 8017f5c:	1809      	addeq	r1, r1, r0
 8017f5e:	6021      	streq	r1, [r4, #0]
 8017f60:	605c      	str	r4, [r3, #4]
 8017f62:	e7c7      	b.n	8017ef4 <_free_r+0x24>
 8017f64:	bd38      	pop	{r3, r4, r5, pc}
 8017f66:	bf00      	nop
 8017f68:	200005dc 	.word	0x200005dc

08017f6c <_malloc_r>:
 8017f6c:	b570      	push	{r4, r5, r6, lr}
 8017f6e:	1ccd      	adds	r5, r1, #3
 8017f70:	f025 0503 	bic.w	r5, r5, #3
 8017f74:	3508      	adds	r5, #8
 8017f76:	2d0c      	cmp	r5, #12
 8017f78:	bf38      	it	cc
 8017f7a:	250c      	movcc	r5, #12
 8017f7c:	2d00      	cmp	r5, #0
 8017f7e:	4606      	mov	r6, r0
 8017f80:	db01      	blt.n	8017f86 <_malloc_r+0x1a>
 8017f82:	42a9      	cmp	r1, r5
 8017f84:	d903      	bls.n	8017f8e <_malloc_r+0x22>
 8017f86:	230c      	movs	r3, #12
 8017f88:	6033      	str	r3, [r6, #0]
 8017f8a:	2000      	movs	r0, #0
 8017f8c:	bd70      	pop	{r4, r5, r6, pc}
 8017f8e:	f002 fe87 	bl	801aca0 <__malloc_lock>
 8017f92:	4a21      	ldr	r2, [pc, #132]	; (8018018 <_malloc_r+0xac>)
 8017f94:	6814      	ldr	r4, [r2, #0]
 8017f96:	4621      	mov	r1, r4
 8017f98:	b991      	cbnz	r1, 8017fc0 <_malloc_r+0x54>
 8017f9a:	4c20      	ldr	r4, [pc, #128]	; (801801c <_malloc_r+0xb0>)
 8017f9c:	6823      	ldr	r3, [r4, #0]
 8017f9e:	b91b      	cbnz	r3, 8017fa8 <_malloc_r+0x3c>
 8017fa0:	4630      	mov	r0, r6
 8017fa2:	f000 fce5 	bl	8018970 <_sbrk_r>
 8017fa6:	6020      	str	r0, [r4, #0]
 8017fa8:	4629      	mov	r1, r5
 8017faa:	4630      	mov	r0, r6
 8017fac:	f000 fce0 	bl	8018970 <_sbrk_r>
 8017fb0:	1c43      	adds	r3, r0, #1
 8017fb2:	d124      	bne.n	8017ffe <_malloc_r+0x92>
 8017fb4:	230c      	movs	r3, #12
 8017fb6:	6033      	str	r3, [r6, #0]
 8017fb8:	4630      	mov	r0, r6
 8017fba:	f002 fe72 	bl	801aca2 <__malloc_unlock>
 8017fbe:	e7e4      	b.n	8017f8a <_malloc_r+0x1e>
 8017fc0:	680b      	ldr	r3, [r1, #0]
 8017fc2:	1b5b      	subs	r3, r3, r5
 8017fc4:	d418      	bmi.n	8017ff8 <_malloc_r+0x8c>
 8017fc6:	2b0b      	cmp	r3, #11
 8017fc8:	d90f      	bls.n	8017fea <_malloc_r+0x7e>
 8017fca:	600b      	str	r3, [r1, #0]
 8017fcc:	50cd      	str	r5, [r1, r3]
 8017fce:	18cc      	adds	r4, r1, r3
 8017fd0:	4630      	mov	r0, r6
 8017fd2:	f002 fe66 	bl	801aca2 <__malloc_unlock>
 8017fd6:	f104 000b 	add.w	r0, r4, #11
 8017fda:	1d23      	adds	r3, r4, #4
 8017fdc:	f020 0007 	bic.w	r0, r0, #7
 8017fe0:	1ac3      	subs	r3, r0, r3
 8017fe2:	d0d3      	beq.n	8017f8c <_malloc_r+0x20>
 8017fe4:	425a      	negs	r2, r3
 8017fe6:	50e2      	str	r2, [r4, r3]
 8017fe8:	e7d0      	b.n	8017f8c <_malloc_r+0x20>
 8017fea:	428c      	cmp	r4, r1
 8017fec:	684b      	ldr	r3, [r1, #4]
 8017fee:	bf16      	itet	ne
 8017ff0:	6063      	strne	r3, [r4, #4]
 8017ff2:	6013      	streq	r3, [r2, #0]
 8017ff4:	460c      	movne	r4, r1
 8017ff6:	e7eb      	b.n	8017fd0 <_malloc_r+0x64>
 8017ff8:	460c      	mov	r4, r1
 8017ffa:	6849      	ldr	r1, [r1, #4]
 8017ffc:	e7cc      	b.n	8017f98 <_malloc_r+0x2c>
 8017ffe:	1cc4      	adds	r4, r0, #3
 8018000:	f024 0403 	bic.w	r4, r4, #3
 8018004:	42a0      	cmp	r0, r4
 8018006:	d005      	beq.n	8018014 <_malloc_r+0xa8>
 8018008:	1a21      	subs	r1, r4, r0
 801800a:	4630      	mov	r0, r6
 801800c:	f000 fcb0 	bl	8018970 <_sbrk_r>
 8018010:	3001      	adds	r0, #1
 8018012:	d0cf      	beq.n	8017fb4 <_malloc_r+0x48>
 8018014:	6025      	str	r5, [r4, #0]
 8018016:	e7db      	b.n	8017fd0 <_malloc_r+0x64>
 8018018:	200005dc 	.word	0x200005dc
 801801c:	200005e0 	.word	0x200005e0

08018020 <__cvt>:
 8018020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018024:	ec55 4b10 	vmov	r4, r5, d0
 8018028:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801802a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801802e:	2d00      	cmp	r5, #0
 8018030:	460e      	mov	r6, r1
 8018032:	4691      	mov	r9, r2
 8018034:	4619      	mov	r1, r3
 8018036:	bfb8      	it	lt
 8018038:	4622      	movlt	r2, r4
 801803a:	462b      	mov	r3, r5
 801803c:	f027 0720 	bic.w	r7, r7, #32
 8018040:	bfbb      	ittet	lt
 8018042:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8018046:	461d      	movlt	r5, r3
 8018048:	2300      	movge	r3, #0
 801804a:	232d      	movlt	r3, #45	; 0x2d
 801804c:	bfb8      	it	lt
 801804e:	4614      	movlt	r4, r2
 8018050:	2f46      	cmp	r7, #70	; 0x46
 8018052:	700b      	strb	r3, [r1, #0]
 8018054:	d004      	beq.n	8018060 <__cvt+0x40>
 8018056:	2f45      	cmp	r7, #69	; 0x45
 8018058:	d100      	bne.n	801805c <__cvt+0x3c>
 801805a:	3601      	adds	r6, #1
 801805c:	2102      	movs	r1, #2
 801805e:	e000      	b.n	8018062 <__cvt+0x42>
 8018060:	2103      	movs	r1, #3
 8018062:	ab03      	add	r3, sp, #12
 8018064:	9301      	str	r3, [sp, #4]
 8018066:	ab02      	add	r3, sp, #8
 8018068:	9300      	str	r3, [sp, #0]
 801806a:	4632      	mov	r2, r6
 801806c:	4653      	mov	r3, sl
 801806e:	ec45 4b10 	vmov	d0, r4, r5
 8018072:	f001 fc5d 	bl	8019930 <_dtoa_r>
 8018076:	2f47      	cmp	r7, #71	; 0x47
 8018078:	4680      	mov	r8, r0
 801807a:	d102      	bne.n	8018082 <__cvt+0x62>
 801807c:	f019 0f01 	tst.w	r9, #1
 8018080:	d026      	beq.n	80180d0 <__cvt+0xb0>
 8018082:	2f46      	cmp	r7, #70	; 0x46
 8018084:	eb08 0906 	add.w	r9, r8, r6
 8018088:	d111      	bne.n	80180ae <__cvt+0x8e>
 801808a:	f898 3000 	ldrb.w	r3, [r8]
 801808e:	2b30      	cmp	r3, #48	; 0x30
 8018090:	d10a      	bne.n	80180a8 <__cvt+0x88>
 8018092:	2200      	movs	r2, #0
 8018094:	2300      	movs	r3, #0
 8018096:	4620      	mov	r0, r4
 8018098:	4629      	mov	r1, r5
 801809a:	f7e8 fd25 	bl	8000ae8 <__aeabi_dcmpeq>
 801809e:	b918      	cbnz	r0, 80180a8 <__cvt+0x88>
 80180a0:	f1c6 0601 	rsb	r6, r6, #1
 80180a4:	f8ca 6000 	str.w	r6, [sl]
 80180a8:	f8da 3000 	ldr.w	r3, [sl]
 80180ac:	4499      	add	r9, r3
 80180ae:	2200      	movs	r2, #0
 80180b0:	2300      	movs	r3, #0
 80180b2:	4620      	mov	r0, r4
 80180b4:	4629      	mov	r1, r5
 80180b6:	f7e8 fd17 	bl	8000ae8 <__aeabi_dcmpeq>
 80180ba:	b938      	cbnz	r0, 80180cc <__cvt+0xac>
 80180bc:	2230      	movs	r2, #48	; 0x30
 80180be:	9b03      	ldr	r3, [sp, #12]
 80180c0:	454b      	cmp	r3, r9
 80180c2:	d205      	bcs.n	80180d0 <__cvt+0xb0>
 80180c4:	1c59      	adds	r1, r3, #1
 80180c6:	9103      	str	r1, [sp, #12]
 80180c8:	701a      	strb	r2, [r3, #0]
 80180ca:	e7f8      	b.n	80180be <__cvt+0x9e>
 80180cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80180d0:	9b03      	ldr	r3, [sp, #12]
 80180d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80180d4:	eba3 0308 	sub.w	r3, r3, r8
 80180d8:	4640      	mov	r0, r8
 80180da:	6013      	str	r3, [r2, #0]
 80180dc:	b004      	add	sp, #16
 80180de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080180e2 <__exponent>:
 80180e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80180e4:	2900      	cmp	r1, #0
 80180e6:	4604      	mov	r4, r0
 80180e8:	bfba      	itte	lt
 80180ea:	4249      	neglt	r1, r1
 80180ec:	232d      	movlt	r3, #45	; 0x2d
 80180ee:	232b      	movge	r3, #43	; 0x2b
 80180f0:	2909      	cmp	r1, #9
 80180f2:	f804 2b02 	strb.w	r2, [r4], #2
 80180f6:	7043      	strb	r3, [r0, #1]
 80180f8:	dd20      	ble.n	801813c <__exponent+0x5a>
 80180fa:	f10d 0307 	add.w	r3, sp, #7
 80180fe:	461f      	mov	r7, r3
 8018100:	260a      	movs	r6, #10
 8018102:	fb91 f5f6 	sdiv	r5, r1, r6
 8018106:	fb06 1115 	mls	r1, r6, r5, r1
 801810a:	3130      	adds	r1, #48	; 0x30
 801810c:	2d09      	cmp	r5, #9
 801810e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018112:	f103 32ff 	add.w	r2, r3, #4294967295
 8018116:	4629      	mov	r1, r5
 8018118:	dc09      	bgt.n	801812e <__exponent+0x4c>
 801811a:	3130      	adds	r1, #48	; 0x30
 801811c:	3b02      	subs	r3, #2
 801811e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8018122:	42bb      	cmp	r3, r7
 8018124:	4622      	mov	r2, r4
 8018126:	d304      	bcc.n	8018132 <__exponent+0x50>
 8018128:	1a10      	subs	r0, r2, r0
 801812a:	b003      	add	sp, #12
 801812c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801812e:	4613      	mov	r3, r2
 8018130:	e7e7      	b.n	8018102 <__exponent+0x20>
 8018132:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018136:	f804 2b01 	strb.w	r2, [r4], #1
 801813a:	e7f2      	b.n	8018122 <__exponent+0x40>
 801813c:	2330      	movs	r3, #48	; 0x30
 801813e:	4419      	add	r1, r3
 8018140:	7083      	strb	r3, [r0, #2]
 8018142:	1d02      	adds	r2, r0, #4
 8018144:	70c1      	strb	r1, [r0, #3]
 8018146:	e7ef      	b.n	8018128 <__exponent+0x46>

08018148 <_printf_float>:
 8018148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801814c:	b08d      	sub	sp, #52	; 0x34
 801814e:	460c      	mov	r4, r1
 8018150:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8018154:	4616      	mov	r6, r2
 8018156:	461f      	mov	r7, r3
 8018158:	4605      	mov	r5, r0
 801815a:	f002 fd93 	bl	801ac84 <_localeconv_r>
 801815e:	6803      	ldr	r3, [r0, #0]
 8018160:	9304      	str	r3, [sp, #16]
 8018162:	4618      	mov	r0, r3
 8018164:	f7e8 f83e 	bl	80001e4 <strlen>
 8018168:	2300      	movs	r3, #0
 801816a:	930a      	str	r3, [sp, #40]	; 0x28
 801816c:	f8d8 3000 	ldr.w	r3, [r8]
 8018170:	9005      	str	r0, [sp, #20]
 8018172:	3307      	adds	r3, #7
 8018174:	f023 0307 	bic.w	r3, r3, #7
 8018178:	f103 0208 	add.w	r2, r3, #8
 801817c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8018180:	f8d4 b000 	ldr.w	fp, [r4]
 8018184:	f8c8 2000 	str.w	r2, [r8]
 8018188:	e9d3 2300 	ldrd	r2, r3, [r3]
 801818c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8018190:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8018194:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8018198:	9307      	str	r3, [sp, #28]
 801819a:	f8cd 8018 	str.w	r8, [sp, #24]
 801819e:	f04f 32ff 	mov.w	r2, #4294967295
 80181a2:	4ba7      	ldr	r3, [pc, #668]	; (8018440 <_printf_float+0x2f8>)
 80181a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80181a8:	f7e8 fcd0 	bl	8000b4c <__aeabi_dcmpun>
 80181ac:	bb70      	cbnz	r0, 801820c <_printf_float+0xc4>
 80181ae:	f04f 32ff 	mov.w	r2, #4294967295
 80181b2:	4ba3      	ldr	r3, [pc, #652]	; (8018440 <_printf_float+0x2f8>)
 80181b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80181b8:	f7e8 fcaa 	bl	8000b10 <__aeabi_dcmple>
 80181bc:	bb30      	cbnz	r0, 801820c <_printf_float+0xc4>
 80181be:	2200      	movs	r2, #0
 80181c0:	2300      	movs	r3, #0
 80181c2:	4640      	mov	r0, r8
 80181c4:	4649      	mov	r1, r9
 80181c6:	f7e8 fc99 	bl	8000afc <__aeabi_dcmplt>
 80181ca:	b110      	cbz	r0, 80181d2 <_printf_float+0x8a>
 80181cc:	232d      	movs	r3, #45	; 0x2d
 80181ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80181d2:	4a9c      	ldr	r2, [pc, #624]	; (8018444 <_printf_float+0x2fc>)
 80181d4:	4b9c      	ldr	r3, [pc, #624]	; (8018448 <_printf_float+0x300>)
 80181d6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80181da:	bf8c      	ite	hi
 80181dc:	4690      	movhi	r8, r2
 80181de:	4698      	movls	r8, r3
 80181e0:	2303      	movs	r3, #3
 80181e2:	f02b 0204 	bic.w	r2, fp, #4
 80181e6:	6123      	str	r3, [r4, #16]
 80181e8:	6022      	str	r2, [r4, #0]
 80181ea:	f04f 0900 	mov.w	r9, #0
 80181ee:	9700      	str	r7, [sp, #0]
 80181f0:	4633      	mov	r3, r6
 80181f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80181f4:	4621      	mov	r1, r4
 80181f6:	4628      	mov	r0, r5
 80181f8:	f000 f9e6 	bl	80185c8 <_printf_common>
 80181fc:	3001      	adds	r0, #1
 80181fe:	f040 808d 	bne.w	801831c <_printf_float+0x1d4>
 8018202:	f04f 30ff 	mov.w	r0, #4294967295
 8018206:	b00d      	add	sp, #52	; 0x34
 8018208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801820c:	4642      	mov	r2, r8
 801820e:	464b      	mov	r3, r9
 8018210:	4640      	mov	r0, r8
 8018212:	4649      	mov	r1, r9
 8018214:	f7e8 fc9a 	bl	8000b4c <__aeabi_dcmpun>
 8018218:	b110      	cbz	r0, 8018220 <_printf_float+0xd8>
 801821a:	4a8c      	ldr	r2, [pc, #560]	; (801844c <_printf_float+0x304>)
 801821c:	4b8c      	ldr	r3, [pc, #560]	; (8018450 <_printf_float+0x308>)
 801821e:	e7da      	b.n	80181d6 <_printf_float+0x8e>
 8018220:	6861      	ldr	r1, [r4, #4]
 8018222:	1c4b      	adds	r3, r1, #1
 8018224:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8018228:	a80a      	add	r0, sp, #40	; 0x28
 801822a:	d13e      	bne.n	80182aa <_printf_float+0x162>
 801822c:	2306      	movs	r3, #6
 801822e:	6063      	str	r3, [r4, #4]
 8018230:	2300      	movs	r3, #0
 8018232:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8018236:	ab09      	add	r3, sp, #36	; 0x24
 8018238:	9300      	str	r3, [sp, #0]
 801823a:	ec49 8b10 	vmov	d0, r8, r9
 801823e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8018242:	6022      	str	r2, [r4, #0]
 8018244:	f8cd a004 	str.w	sl, [sp, #4]
 8018248:	6861      	ldr	r1, [r4, #4]
 801824a:	4628      	mov	r0, r5
 801824c:	f7ff fee8 	bl	8018020 <__cvt>
 8018250:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8018254:	2b47      	cmp	r3, #71	; 0x47
 8018256:	4680      	mov	r8, r0
 8018258:	d109      	bne.n	801826e <_printf_float+0x126>
 801825a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801825c:	1cd8      	adds	r0, r3, #3
 801825e:	db02      	blt.n	8018266 <_printf_float+0x11e>
 8018260:	6862      	ldr	r2, [r4, #4]
 8018262:	4293      	cmp	r3, r2
 8018264:	dd47      	ble.n	80182f6 <_printf_float+0x1ae>
 8018266:	f1aa 0a02 	sub.w	sl, sl, #2
 801826a:	fa5f fa8a 	uxtb.w	sl, sl
 801826e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8018272:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018274:	d824      	bhi.n	80182c0 <_printf_float+0x178>
 8018276:	3901      	subs	r1, #1
 8018278:	4652      	mov	r2, sl
 801827a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801827e:	9109      	str	r1, [sp, #36]	; 0x24
 8018280:	f7ff ff2f 	bl	80180e2 <__exponent>
 8018284:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018286:	1813      	adds	r3, r2, r0
 8018288:	2a01      	cmp	r2, #1
 801828a:	4681      	mov	r9, r0
 801828c:	6123      	str	r3, [r4, #16]
 801828e:	dc02      	bgt.n	8018296 <_printf_float+0x14e>
 8018290:	6822      	ldr	r2, [r4, #0]
 8018292:	07d1      	lsls	r1, r2, #31
 8018294:	d501      	bpl.n	801829a <_printf_float+0x152>
 8018296:	3301      	adds	r3, #1
 8018298:	6123      	str	r3, [r4, #16]
 801829a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801829e:	2b00      	cmp	r3, #0
 80182a0:	d0a5      	beq.n	80181ee <_printf_float+0xa6>
 80182a2:	232d      	movs	r3, #45	; 0x2d
 80182a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80182a8:	e7a1      	b.n	80181ee <_printf_float+0xa6>
 80182aa:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80182ae:	f000 8177 	beq.w	80185a0 <_printf_float+0x458>
 80182b2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80182b6:	d1bb      	bne.n	8018230 <_printf_float+0xe8>
 80182b8:	2900      	cmp	r1, #0
 80182ba:	d1b9      	bne.n	8018230 <_printf_float+0xe8>
 80182bc:	2301      	movs	r3, #1
 80182be:	e7b6      	b.n	801822e <_printf_float+0xe6>
 80182c0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80182c4:	d119      	bne.n	80182fa <_printf_float+0x1b2>
 80182c6:	2900      	cmp	r1, #0
 80182c8:	6863      	ldr	r3, [r4, #4]
 80182ca:	dd0c      	ble.n	80182e6 <_printf_float+0x19e>
 80182cc:	6121      	str	r1, [r4, #16]
 80182ce:	b913      	cbnz	r3, 80182d6 <_printf_float+0x18e>
 80182d0:	6822      	ldr	r2, [r4, #0]
 80182d2:	07d2      	lsls	r2, r2, #31
 80182d4:	d502      	bpl.n	80182dc <_printf_float+0x194>
 80182d6:	3301      	adds	r3, #1
 80182d8:	440b      	add	r3, r1
 80182da:	6123      	str	r3, [r4, #16]
 80182dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80182de:	65a3      	str	r3, [r4, #88]	; 0x58
 80182e0:	f04f 0900 	mov.w	r9, #0
 80182e4:	e7d9      	b.n	801829a <_printf_float+0x152>
 80182e6:	b913      	cbnz	r3, 80182ee <_printf_float+0x1a6>
 80182e8:	6822      	ldr	r2, [r4, #0]
 80182ea:	07d0      	lsls	r0, r2, #31
 80182ec:	d501      	bpl.n	80182f2 <_printf_float+0x1aa>
 80182ee:	3302      	adds	r3, #2
 80182f0:	e7f3      	b.n	80182da <_printf_float+0x192>
 80182f2:	2301      	movs	r3, #1
 80182f4:	e7f1      	b.n	80182da <_printf_float+0x192>
 80182f6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80182fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80182fe:	4293      	cmp	r3, r2
 8018300:	db05      	blt.n	801830e <_printf_float+0x1c6>
 8018302:	6822      	ldr	r2, [r4, #0]
 8018304:	6123      	str	r3, [r4, #16]
 8018306:	07d1      	lsls	r1, r2, #31
 8018308:	d5e8      	bpl.n	80182dc <_printf_float+0x194>
 801830a:	3301      	adds	r3, #1
 801830c:	e7e5      	b.n	80182da <_printf_float+0x192>
 801830e:	2b00      	cmp	r3, #0
 8018310:	bfd4      	ite	le
 8018312:	f1c3 0302 	rsble	r3, r3, #2
 8018316:	2301      	movgt	r3, #1
 8018318:	4413      	add	r3, r2
 801831a:	e7de      	b.n	80182da <_printf_float+0x192>
 801831c:	6823      	ldr	r3, [r4, #0]
 801831e:	055a      	lsls	r2, r3, #21
 8018320:	d407      	bmi.n	8018332 <_printf_float+0x1ea>
 8018322:	6923      	ldr	r3, [r4, #16]
 8018324:	4642      	mov	r2, r8
 8018326:	4631      	mov	r1, r6
 8018328:	4628      	mov	r0, r5
 801832a:	47b8      	blx	r7
 801832c:	3001      	adds	r0, #1
 801832e:	d12b      	bne.n	8018388 <_printf_float+0x240>
 8018330:	e767      	b.n	8018202 <_printf_float+0xba>
 8018332:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8018336:	f240 80dc 	bls.w	80184f2 <_printf_float+0x3aa>
 801833a:	2200      	movs	r2, #0
 801833c:	2300      	movs	r3, #0
 801833e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8018342:	f7e8 fbd1 	bl	8000ae8 <__aeabi_dcmpeq>
 8018346:	2800      	cmp	r0, #0
 8018348:	d033      	beq.n	80183b2 <_printf_float+0x26a>
 801834a:	2301      	movs	r3, #1
 801834c:	4a41      	ldr	r2, [pc, #260]	; (8018454 <_printf_float+0x30c>)
 801834e:	4631      	mov	r1, r6
 8018350:	4628      	mov	r0, r5
 8018352:	47b8      	blx	r7
 8018354:	3001      	adds	r0, #1
 8018356:	f43f af54 	beq.w	8018202 <_printf_float+0xba>
 801835a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801835e:	429a      	cmp	r2, r3
 8018360:	db02      	blt.n	8018368 <_printf_float+0x220>
 8018362:	6823      	ldr	r3, [r4, #0]
 8018364:	07d8      	lsls	r0, r3, #31
 8018366:	d50f      	bpl.n	8018388 <_printf_float+0x240>
 8018368:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801836c:	4631      	mov	r1, r6
 801836e:	4628      	mov	r0, r5
 8018370:	47b8      	blx	r7
 8018372:	3001      	adds	r0, #1
 8018374:	f43f af45 	beq.w	8018202 <_printf_float+0xba>
 8018378:	f04f 0800 	mov.w	r8, #0
 801837c:	f104 091a 	add.w	r9, r4, #26
 8018380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018382:	3b01      	subs	r3, #1
 8018384:	4543      	cmp	r3, r8
 8018386:	dc09      	bgt.n	801839c <_printf_float+0x254>
 8018388:	6823      	ldr	r3, [r4, #0]
 801838a:	079b      	lsls	r3, r3, #30
 801838c:	f100 8103 	bmi.w	8018596 <_printf_float+0x44e>
 8018390:	68e0      	ldr	r0, [r4, #12]
 8018392:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018394:	4298      	cmp	r0, r3
 8018396:	bfb8      	it	lt
 8018398:	4618      	movlt	r0, r3
 801839a:	e734      	b.n	8018206 <_printf_float+0xbe>
 801839c:	2301      	movs	r3, #1
 801839e:	464a      	mov	r2, r9
 80183a0:	4631      	mov	r1, r6
 80183a2:	4628      	mov	r0, r5
 80183a4:	47b8      	blx	r7
 80183a6:	3001      	adds	r0, #1
 80183a8:	f43f af2b 	beq.w	8018202 <_printf_float+0xba>
 80183ac:	f108 0801 	add.w	r8, r8, #1
 80183b0:	e7e6      	b.n	8018380 <_printf_float+0x238>
 80183b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80183b4:	2b00      	cmp	r3, #0
 80183b6:	dc2b      	bgt.n	8018410 <_printf_float+0x2c8>
 80183b8:	2301      	movs	r3, #1
 80183ba:	4a26      	ldr	r2, [pc, #152]	; (8018454 <_printf_float+0x30c>)
 80183bc:	4631      	mov	r1, r6
 80183be:	4628      	mov	r0, r5
 80183c0:	47b8      	blx	r7
 80183c2:	3001      	adds	r0, #1
 80183c4:	f43f af1d 	beq.w	8018202 <_printf_float+0xba>
 80183c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80183ca:	b923      	cbnz	r3, 80183d6 <_printf_float+0x28e>
 80183cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80183ce:	b913      	cbnz	r3, 80183d6 <_printf_float+0x28e>
 80183d0:	6823      	ldr	r3, [r4, #0]
 80183d2:	07d9      	lsls	r1, r3, #31
 80183d4:	d5d8      	bpl.n	8018388 <_printf_float+0x240>
 80183d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80183da:	4631      	mov	r1, r6
 80183dc:	4628      	mov	r0, r5
 80183de:	47b8      	blx	r7
 80183e0:	3001      	adds	r0, #1
 80183e2:	f43f af0e 	beq.w	8018202 <_printf_float+0xba>
 80183e6:	f04f 0900 	mov.w	r9, #0
 80183ea:	f104 0a1a 	add.w	sl, r4, #26
 80183ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80183f0:	425b      	negs	r3, r3
 80183f2:	454b      	cmp	r3, r9
 80183f4:	dc01      	bgt.n	80183fa <_printf_float+0x2b2>
 80183f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80183f8:	e794      	b.n	8018324 <_printf_float+0x1dc>
 80183fa:	2301      	movs	r3, #1
 80183fc:	4652      	mov	r2, sl
 80183fe:	4631      	mov	r1, r6
 8018400:	4628      	mov	r0, r5
 8018402:	47b8      	blx	r7
 8018404:	3001      	adds	r0, #1
 8018406:	f43f aefc 	beq.w	8018202 <_printf_float+0xba>
 801840a:	f109 0901 	add.w	r9, r9, #1
 801840e:	e7ee      	b.n	80183ee <_printf_float+0x2a6>
 8018410:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018412:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8018414:	429a      	cmp	r2, r3
 8018416:	bfa8      	it	ge
 8018418:	461a      	movge	r2, r3
 801841a:	2a00      	cmp	r2, #0
 801841c:	4691      	mov	r9, r2
 801841e:	dd07      	ble.n	8018430 <_printf_float+0x2e8>
 8018420:	4613      	mov	r3, r2
 8018422:	4631      	mov	r1, r6
 8018424:	4642      	mov	r2, r8
 8018426:	4628      	mov	r0, r5
 8018428:	47b8      	blx	r7
 801842a:	3001      	adds	r0, #1
 801842c:	f43f aee9 	beq.w	8018202 <_printf_float+0xba>
 8018430:	f104 031a 	add.w	r3, r4, #26
 8018434:	f04f 0b00 	mov.w	fp, #0
 8018438:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801843c:	9306      	str	r3, [sp, #24]
 801843e:	e015      	b.n	801846c <_printf_float+0x324>
 8018440:	7fefffff 	.word	0x7fefffff
 8018444:	08020b8a 	.word	0x08020b8a
 8018448:	08020b86 	.word	0x08020b86
 801844c:	08020b92 	.word	0x08020b92
 8018450:	08020b8e 	.word	0x08020b8e
 8018454:	08020b96 	.word	0x08020b96
 8018458:	2301      	movs	r3, #1
 801845a:	9a06      	ldr	r2, [sp, #24]
 801845c:	4631      	mov	r1, r6
 801845e:	4628      	mov	r0, r5
 8018460:	47b8      	blx	r7
 8018462:	3001      	adds	r0, #1
 8018464:	f43f aecd 	beq.w	8018202 <_printf_float+0xba>
 8018468:	f10b 0b01 	add.w	fp, fp, #1
 801846c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8018470:	ebaa 0309 	sub.w	r3, sl, r9
 8018474:	455b      	cmp	r3, fp
 8018476:	dcef      	bgt.n	8018458 <_printf_float+0x310>
 8018478:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801847c:	429a      	cmp	r2, r3
 801847e:	44d0      	add	r8, sl
 8018480:	db15      	blt.n	80184ae <_printf_float+0x366>
 8018482:	6823      	ldr	r3, [r4, #0]
 8018484:	07da      	lsls	r2, r3, #31
 8018486:	d412      	bmi.n	80184ae <_printf_float+0x366>
 8018488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801848a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801848c:	eba3 020a 	sub.w	r2, r3, sl
 8018490:	eba3 0a01 	sub.w	sl, r3, r1
 8018494:	4592      	cmp	sl, r2
 8018496:	bfa8      	it	ge
 8018498:	4692      	movge	sl, r2
 801849a:	f1ba 0f00 	cmp.w	sl, #0
 801849e:	dc0e      	bgt.n	80184be <_printf_float+0x376>
 80184a0:	f04f 0800 	mov.w	r8, #0
 80184a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80184a8:	f104 091a 	add.w	r9, r4, #26
 80184ac:	e019      	b.n	80184e2 <_printf_float+0x39a>
 80184ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80184b2:	4631      	mov	r1, r6
 80184b4:	4628      	mov	r0, r5
 80184b6:	47b8      	blx	r7
 80184b8:	3001      	adds	r0, #1
 80184ba:	d1e5      	bne.n	8018488 <_printf_float+0x340>
 80184bc:	e6a1      	b.n	8018202 <_printf_float+0xba>
 80184be:	4653      	mov	r3, sl
 80184c0:	4642      	mov	r2, r8
 80184c2:	4631      	mov	r1, r6
 80184c4:	4628      	mov	r0, r5
 80184c6:	47b8      	blx	r7
 80184c8:	3001      	adds	r0, #1
 80184ca:	d1e9      	bne.n	80184a0 <_printf_float+0x358>
 80184cc:	e699      	b.n	8018202 <_printf_float+0xba>
 80184ce:	2301      	movs	r3, #1
 80184d0:	464a      	mov	r2, r9
 80184d2:	4631      	mov	r1, r6
 80184d4:	4628      	mov	r0, r5
 80184d6:	47b8      	blx	r7
 80184d8:	3001      	adds	r0, #1
 80184da:	f43f ae92 	beq.w	8018202 <_printf_float+0xba>
 80184de:	f108 0801 	add.w	r8, r8, #1
 80184e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80184e6:	1a9b      	subs	r3, r3, r2
 80184e8:	eba3 030a 	sub.w	r3, r3, sl
 80184ec:	4543      	cmp	r3, r8
 80184ee:	dcee      	bgt.n	80184ce <_printf_float+0x386>
 80184f0:	e74a      	b.n	8018388 <_printf_float+0x240>
 80184f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80184f4:	2a01      	cmp	r2, #1
 80184f6:	dc01      	bgt.n	80184fc <_printf_float+0x3b4>
 80184f8:	07db      	lsls	r3, r3, #31
 80184fa:	d53a      	bpl.n	8018572 <_printf_float+0x42a>
 80184fc:	2301      	movs	r3, #1
 80184fe:	4642      	mov	r2, r8
 8018500:	4631      	mov	r1, r6
 8018502:	4628      	mov	r0, r5
 8018504:	47b8      	blx	r7
 8018506:	3001      	adds	r0, #1
 8018508:	f43f ae7b 	beq.w	8018202 <_printf_float+0xba>
 801850c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018510:	4631      	mov	r1, r6
 8018512:	4628      	mov	r0, r5
 8018514:	47b8      	blx	r7
 8018516:	3001      	adds	r0, #1
 8018518:	f108 0801 	add.w	r8, r8, #1
 801851c:	f43f ae71 	beq.w	8018202 <_printf_float+0xba>
 8018520:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018522:	2200      	movs	r2, #0
 8018524:	f103 3aff 	add.w	sl, r3, #4294967295
 8018528:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801852c:	2300      	movs	r3, #0
 801852e:	f7e8 fadb 	bl	8000ae8 <__aeabi_dcmpeq>
 8018532:	b9c8      	cbnz	r0, 8018568 <_printf_float+0x420>
 8018534:	4653      	mov	r3, sl
 8018536:	4642      	mov	r2, r8
 8018538:	4631      	mov	r1, r6
 801853a:	4628      	mov	r0, r5
 801853c:	47b8      	blx	r7
 801853e:	3001      	adds	r0, #1
 8018540:	d10e      	bne.n	8018560 <_printf_float+0x418>
 8018542:	e65e      	b.n	8018202 <_printf_float+0xba>
 8018544:	2301      	movs	r3, #1
 8018546:	4652      	mov	r2, sl
 8018548:	4631      	mov	r1, r6
 801854a:	4628      	mov	r0, r5
 801854c:	47b8      	blx	r7
 801854e:	3001      	adds	r0, #1
 8018550:	f43f ae57 	beq.w	8018202 <_printf_float+0xba>
 8018554:	f108 0801 	add.w	r8, r8, #1
 8018558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801855a:	3b01      	subs	r3, #1
 801855c:	4543      	cmp	r3, r8
 801855e:	dcf1      	bgt.n	8018544 <_printf_float+0x3fc>
 8018560:	464b      	mov	r3, r9
 8018562:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8018566:	e6de      	b.n	8018326 <_printf_float+0x1de>
 8018568:	f04f 0800 	mov.w	r8, #0
 801856c:	f104 0a1a 	add.w	sl, r4, #26
 8018570:	e7f2      	b.n	8018558 <_printf_float+0x410>
 8018572:	2301      	movs	r3, #1
 8018574:	e7df      	b.n	8018536 <_printf_float+0x3ee>
 8018576:	2301      	movs	r3, #1
 8018578:	464a      	mov	r2, r9
 801857a:	4631      	mov	r1, r6
 801857c:	4628      	mov	r0, r5
 801857e:	47b8      	blx	r7
 8018580:	3001      	adds	r0, #1
 8018582:	f43f ae3e 	beq.w	8018202 <_printf_float+0xba>
 8018586:	f108 0801 	add.w	r8, r8, #1
 801858a:	68e3      	ldr	r3, [r4, #12]
 801858c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801858e:	1a9b      	subs	r3, r3, r2
 8018590:	4543      	cmp	r3, r8
 8018592:	dcf0      	bgt.n	8018576 <_printf_float+0x42e>
 8018594:	e6fc      	b.n	8018390 <_printf_float+0x248>
 8018596:	f04f 0800 	mov.w	r8, #0
 801859a:	f104 0919 	add.w	r9, r4, #25
 801859e:	e7f4      	b.n	801858a <_printf_float+0x442>
 80185a0:	2900      	cmp	r1, #0
 80185a2:	f43f ae8b 	beq.w	80182bc <_printf_float+0x174>
 80185a6:	2300      	movs	r3, #0
 80185a8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80185ac:	ab09      	add	r3, sp, #36	; 0x24
 80185ae:	9300      	str	r3, [sp, #0]
 80185b0:	ec49 8b10 	vmov	d0, r8, r9
 80185b4:	6022      	str	r2, [r4, #0]
 80185b6:	f8cd a004 	str.w	sl, [sp, #4]
 80185ba:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80185be:	4628      	mov	r0, r5
 80185c0:	f7ff fd2e 	bl	8018020 <__cvt>
 80185c4:	4680      	mov	r8, r0
 80185c6:	e648      	b.n	801825a <_printf_float+0x112>

080185c8 <_printf_common>:
 80185c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80185cc:	4691      	mov	r9, r2
 80185ce:	461f      	mov	r7, r3
 80185d0:	688a      	ldr	r2, [r1, #8]
 80185d2:	690b      	ldr	r3, [r1, #16]
 80185d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80185d8:	4293      	cmp	r3, r2
 80185da:	bfb8      	it	lt
 80185dc:	4613      	movlt	r3, r2
 80185de:	f8c9 3000 	str.w	r3, [r9]
 80185e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80185e6:	4606      	mov	r6, r0
 80185e8:	460c      	mov	r4, r1
 80185ea:	b112      	cbz	r2, 80185f2 <_printf_common+0x2a>
 80185ec:	3301      	adds	r3, #1
 80185ee:	f8c9 3000 	str.w	r3, [r9]
 80185f2:	6823      	ldr	r3, [r4, #0]
 80185f4:	0699      	lsls	r1, r3, #26
 80185f6:	bf42      	ittt	mi
 80185f8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80185fc:	3302      	addmi	r3, #2
 80185fe:	f8c9 3000 	strmi.w	r3, [r9]
 8018602:	6825      	ldr	r5, [r4, #0]
 8018604:	f015 0506 	ands.w	r5, r5, #6
 8018608:	d107      	bne.n	801861a <_printf_common+0x52>
 801860a:	f104 0a19 	add.w	sl, r4, #25
 801860e:	68e3      	ldr	r3, [r4, #12]
 8018610:	f8d9 2000 	ldr.w	r2, [r9]
 8018614:	1a9b      	subs	r3, r3, r2
 8018616:	42ab      	cmp	r3, r5
 8018618:	dc28      	bgt.n	801866c <_printf_common+0xa4>
 801861a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801861e:	6822      	ldr	r2, [r4, #0]
 8018620:	3300      	adds	r3, #0
 8018622:	bf18      	it	ne
 8018624:	2301      	movne	r3, #1
 8018626:	0692      	lsls	r2, r2, #26
 8018628:	d42d      	bmi.n	8018686 <_printf_common+0xbe>
 801862a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801862e:	4639      	mov	r1, r7
 8018630:	4630      	mov	r0, r6
 8018632:	47c0      	blx	r8
 8018634:	3001      	adds	r0, #1
 8018636:	d020      	beq.n	801867a <_printf_common+0xb2>
 8018638:	6823      	ldr	r3, [r4, #0]
 801863a:	68e5      	ldr	r5, [r4, #12]
 801863c:	f8d9 2000 	ldr.w	r2, [r9]
 8018640:	f003 0306 	and.w	r3, r3, #6
 8018644:	2b04      	cmp	r3, #4
 8018646:	bf08      	it	eq
 8018648:	1aad      	subeq	r5, r5, r2
 801864a:	68a3      	ldr	r3, [r4, #8]
 801864c:	6922      	ldr	r2, [r4, #16]
 801864e:	bf0c      	ite	eq
 8018650:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018654:	2500      	movne	r5, #0
 8018656:	4293      	cmp	r3, r2
 8018658:	bfc4      	itt	gt
 801865a:	1a9b      	subgt	r3, r3, r2
 801865c:	18ed      	addgt	r5, r5, r3
 801865e:	f04f 0900 	mov.w	r9, #0
 8018662:	341a      	adds	r4, #26
 8018664:	454d      	cmp	r5, r9
 8018666:	d11a      	bne.n	801869e <_printf_common+0xd6>
 8018668:	2000      	movs	r0, #0
 801866a:	e008      	b.n	801867e <_printf_common+0xb6>
 801866c:	2301      	movs	r3, #1
 801866e:	4652      	mov	r2, sl
 8018670:	4639      	mov	r1, r7
 8018672:	4630      	mov	r0, r6
 8018674:	47c0      	blx	r8
 8018676:	3001      	adds	r0, #1
 8018678:	d103      	bne.n	8018682 <_printf_common+0xba>
 801867a:	f04f 30ff 	mov.w	r0, #4294967295
 801867e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018682:	3501      	adds	r5, #1
 8018684:	e7c3      	b.n	801860e <_printf_common+0x46>
 8018686:	18e1      	adds	r1, r4, r3
 8018688:	1c5a      	adds	r2, r3, #1
 801868a:	2030      	movs	r0, #48	; 0x30
 801868c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8018690:	4422      	add	r2, r4
 8018692:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8018696:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801869a:	3302      	adds	r3, #2
 801869c:	e7c5      	b.n	801862a <_printf_common+0x62>
 801869e:	2301      	movs	r3, #1
 80186a0:	4622      	mov	r2, r4
 80186a2:	4639      	mov	r1, r7
 80186a4:	4630      	mov	r0, r6
 80186a6:	47c0      	blx	r8
 80186a8:	3001      	adds	r0, #1
 80186aa:	d0e6      	beq.n	801867a <_printf_common+0xb2>
 80186ac:	f109 0901 	add.w	r9, r9, #1
 80186b0:	e7d8      	b.n	8018664 <_printf_common+0x9c>
	...

080186b4 <_printf_i>:
 80186b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80186b8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80186bc:	460c      	mov	r4, r1
 80186be:	7e09      	ldrb	r1, [r1, #24]
 80186c0:	b085      	sub	sp, #20
 80186c2:	296e      	cmp	r1, #110	; 0x6e
 80186c4:	4617      	mov	r7, r2
 80186c6:	4606      	mov	r6, r0
 80186c8:	4698      	mov	r8, r3
 80186ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80186cc:	f000 80b3 	beq.w	8018836 <_printf_i+0x182>
 80186d0:	d822      	bhi.n	8018718 <_printf_i+0x64>
 80186d2:	2963      	cmp	r1, #99	; 0x63
 80186d4:	d036      	beq.n	8018744 <_printf_i+0x90>
 80186d6:	d80a      	bhi.n	80186ee <_printf_i+0x3a>
 80186d8:	2900      	cmp	r1, #0
 80186da:	f000 80b9 	beq.w	8018850 <_printf_i+0x19c>
 80186de:	2958      	cmp	r1, #88	; 0x58
 80186e0:	f000 8083 	beq.w	80187ea <_printf_i+0x136>
 80186e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80186e8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80186ec:	e032      	b.n	8018754 <_printf_i+0xa0>
 80186ee:	2964      	cmp	r1, #100	; 0x64
 80186f0:	d001      	beq.n	80186f6 <_printf_i+0x42>
 80186f2:	2969      	cmp	r1, #105	; 0x69
 80186f4:	d1f6      	bne.n	80186e4 <_printf_i+0x30>
 80186f6:	6820      	ldr	r0, [r4, #0]
 80186f8:	6813      	ldr	r3, [r2, #0]
 80186fa:	0605      	lsls	r5, r0, #24
 80186fc:	f103 0104 	add.w	r1, r3, #4
 8018700:	d52a      	bpl.n	8018758 <_printf_i+0xa4>
 8018702:	681b      	ldr	r3, [r3, #0]
 8018704:	6011      	str	r1, [r2, #0]
 8018706:	2b00      	cmp	r3, #0
 8018708:	da03      	bge.n	8018712 <_printf_i+0x5e>
 801870a:	222d      	movs	r2, #45	; 0x2d
 801870c:	425b      	negs	r3, r3
 801870e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8018712:	486f      	ldr	r0, [pc, #444]	; (80188d0 <_printf_i+0x21c>)
 8018714:	220a      	movs	r2, #10
 8018716:	e039      	b.n	801878c <_printf_i+0xd8>
 8018718:	2973      	cmp	r1, #115	; 0x73
 801871a:	f000 809d 	beq.w	8018858 <_printf_i+0x1a4>
 801871e:	d808      	bhi.n	8018732 <_printf_i+0x7e>
 8018720:	296f      	cmp	r1, #111	; 0x6f
 8018722:	d020      	beq.n	8018766 <_printf_i+0xb2>
 8018724:	2970      	cmp	r1, #112	; 0x70
 8018726:	d1dd      	bne.n	80186e4 <_printf_i+0x30>
 8018728:	6823      	ldr	r3, [r4, #0]
 801872a:	f043 0320 	orr.w	r3, r3, #32
 801872e:	6023      	str	r3, [r4, #0]
 8018730:	e003      	b.n	801873a <_printf_i+0x86>
 8018732:	2975      	cmp	r1, #117	; 0x75
 8018734:	d017      	beq.n	8018766 <_printf_i+0xb2>
 8018736:	2978      	cmp	r1, #120	; 0x78
 8018738:	d1d4      	bne.n	80186e4 <_printf_i+0x30>
 801873a:	2378      	movs	r3, #120	; 0x78
 801873c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8018740:	4864      	ldr	r0, [pc, #400]	; (80188d4 <_printf_i+0x220>)
 8018742:	e055      	b.n	80187f0 <_printf_i+0x13c>
 8018744:	6813      	ldr	r3, [r2, #0]
 8018746:	1d19      	adds	r1, r3, #4
 8018748:	681b      	ldr	r3, [r3, #0]
 801874a:	6011      	str	r1, [r2, #0]
 801874c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8018750:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8018754:	2301      	movs	r3, #1
 8018756:	e08c      	b.n	8018872 <_printf_i+0x1be>
 8018758:	681b      	ldr	r3, [r3, #0]
 801875a:	6011      	str	r1, [r2, #0]
 801875c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8018760:	bf18      	it	ne
 8018762:	b21b      	sxthne	r3, r3
 8018764:	e7cf      	b.n	8018706 <_printf_i+0x52>
 8018766:	6813      	ldr	r3, [r2, #0]
 8018768:	6825      	ldr	r5, [r4, #0]
 801876a:	1d18      	adds	r0, r3, #4
 801876c:	6010      	str	r0, [r2, #0]
 801876e:	0628      	lsls	r0, r5, #24
 8018770:	d501      	bpl.n	8018776 <_printf_i+0xc2>
 8018772:	681b      	ldr	r3, [r3, #0]
 8018774:	e002      	b.n	801877c <_printf_i+0xc8>
 8018776:	0668      	lsls	r0, r5, #25
 8018778:	d5fb      	bpl.n	8018772 <_printf_i+0xbe>
 801877a:	881b      	ldrh	r3, [r3, #0]
 801877c:	4854      	ldr	r0, [pc, #336]	; (80188d0 <_printf_i+0x21c>)
 801877e:	296f      	cmp	r1, #111	; 0x6f
 8018780:	bf14      	ite	ne
 8018782:	220a      	movne	r2, #10
 8018784:	2208      	moveq	r2, #8
 8018786:	2100      	movs	r1, #0
 8018788:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801878c:	6865      	ldr	r5, [r4, #4]
 801878e:	60a5      	str	r5, [r4, #8]
 8018790:	2d00      	cmp	r5, #0
 8018792:	f2c0 8095 	blt.w	80188c0 <_printf_i+0x20c>
 8018796:	6821      	ldr	r1, [r4, #0]
 8018798:	f021 0104 	bic.w	r1, r1, #4
 801879c:	6021      	str	r1, [r4, #0]
 801879e:	2b00      	cmp	r3, #0
 80187a0:	d13d      	bne.n	801881e <_printf_i+0x16a>
 80187a2:	2d00      	cmp	r5, #0
 80187a4:	f040 808e 	bne.w	80188c4 <_printf_i+0x210>
 80187a8:	4665      	mov	r5, ip
 80187aa:	2a08      	cmp	r2, #8
 80187ac:	d10b      	bne.n	80187c6 <_printf_i+0x112>
 80187ae:	6823      	ldr	r3, [r4, #0]
 80187b0:	07db      	lsls	r3, r3, #31
 80187b2:	d508      	bpl.n	80187c6 <_printf_i+0x112>
 80187b4:	6923      	ldr	r3, [r4, #16]
 80187b6:	6862      	ldr	r2, [r4, #4]
 80187b8:	429a      	cmp	r2, r3
 80187ba:	bfde      	ittt	le
 80187bc:	2330      	movle	r3, #48	; 0x30
 80187be:	f805 3c01 	strble.w	r3, [r5, #-1]
 80187c2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80187c6:	ebac 0305 	sub.w	r3, ip, r5
 80187ca:	6123      	str	r3, [r4, #16]
 80187cc:	f8cd 8000 	str.w	r8, [sp]
 80187d0:	463b      	mov	r3, r7
 80187d2:	aa03      	add	r2, sp, #12
 80187d4:	4621      	mov	r1, r4
 80187d6:	4630      	mov	r0, r6
 80187d8:	f7ff fef6 	bl	80185c8 <_printf_common>
 80187dc:	3001      	adds	r0, #1
 80187de:	d14d      	bne.n	801887c <_printf_i+0x1c8>
 80187e0:	f04f 30ff 	mov.w	r0, #4294967295
 80187e4:	b005      	add	sp, #20
 80187e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80187ea:	4839      	ldr	r0, [pc, #228]	; (80188d0 <_printf_i+0x21c>)
 80187ec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80187f0:	6813      	ldr	r3, [r2, #0]
 80187f2:	6821      	ldr	r1, [r4, #0]
 80187f4:	1d1d      	adds	r5, r3, #4
 80187f6:	681b      	ldr	r3, [r3, #0]
 80187f8:	6015      	str	r5, [r2, #0]
 80187fa:	060a      	lsls	r2, r1, #24
 80187fc:	d50b      	bpl.n	8018816 <_printf_i+0x162>
 80187fe:	07ca      	lsls	r2, r1, #31
 8018800:	bf44      	itt	mi
 8018802:	f041 0120 	orrmi.w	r1, r1, #32
 8018806:	6021      	strmi	r1, [r4, #0]
 8018808:	b91b      	cbnz	r3, 8018812 <_printf_i+0x15e>
 801880a:	6822      	ldr	r2, [r4, #0]
 801880c:	f022 0220 	bic.w	r2, r2, #32
 8018810:	6022      	str	r2, [r4, #0]
 8018812:	2210      	movs	r2, #16
 8018814:	e7b7      	b.n	8018786 <_printf_i+0xd2>
 8018816:	064d      	lsls	r5, r1, #25
 8018818:	bf48      	it	mi
 801881a:	b29b      	uxthmi	r3, r3
 801881c:	e7ef      	b.n	80187fe <_printf_i+0x14a>
 801881e:	4665      	mov	r5, ip
 8018820:	fbb3 f1f2 	udiv	r1, r3, r2
 8018824:	fb02 3311 	mls	r3, r2, r1, r3
 8018828:	5cc3      	ldrb	r3, [r0, r3]
 801882a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801882e:	460b      	mov	r3, r1
 8018830:	2900      	cmp	r1, #0
 8018832:	d1f5      	bne.n	8018820 <_printf_i+0x16c>
 8018834:	e7b9      	b.n	80187aa <_printf_i+0xf6>
 8018836:	6813      	ldr	r3, [r2, #0]
 8018838:	6825      	ldr	r5, [r4, #0]
 801883a:	6961      	ldr	r1, [r4, #20]
 801883c:	1d18      	adds	r0, r3, #4
 801883e:	6010      	str	r0, [r2, #0]
 8018840:	0628      	lsls	r0, r5, #24
 8018842:	681b      	ldr	r3, [r3, #0]
 8018844:	d501      	bpl.n	801884a <_printf_i+0x196>
 8018846:	6019      	str	r1, [r3, #0]
 8018848:	e002      	b.n	8018850 <_printf_i+0x19c>
 801884a:	066a      	lsls	r2, r5, #25
 801884c:	d5fb      	bpl.n	8018846 <_printf_i+0x192>
 801884e:	8019      	strh	r1, [r3, #0]
 8018850:	2300      	movs	r3, #0
 8018852:	6123      	str	r3, [r4, #16]
 8018854:	4665      	mov	r5, ip
 8018856:	e7b9      	b.n	80187cc <_printf_i+0x118>
 8018858:	6813      	ldr	r3, [r2, #0]
 801885a:	1d19      	adds	r1, r3, #4
 801885c:	6011      	str	r1, [r2, #0]
 801885e:	681d      	ldr	r5, [r3, #0]
 8018860:	6862      	ldr	r2, [r4, #4]
 8018862:	2100      	movs	r1, #0
 8018864:	4628      	mov	r0, r5
 8018866:	f7e7 fccb 	bl	8000200 <memchr>
 801886a:	b108      	cbz	r0, 8018870 <_printf_i+0x1bc>
 801886c:	1b40      	subs	r0, r0, r5
 801886e:	6060      	str	r0, [r4, #4]
 8018870:	6863      	ldr	r3, [r4, #4]
 8018872:	6123      	str	r3, [r4, #16]
 8018874:	2300      	movs	r3, #0
 8018876:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801887a:	e7a7      	b.n	80187cc <_printf_i+0x118>
 801887c:	6923      	ldr	r3, [r4, #16]
 801887e:	462a      	mov	r2, r5
 8018880:	4639      	mov	r1, r7
 8018882:	4630      	mov	r0, r6
 8018884:	47c0      	blx	r8
 8018886:	3001      	adds	r0, #1
 8018888:	d0aa      	beq.n	80187e0 <_printf_i+0x12c>
 801888a:	6823      	ldr	r3, [r4, #0]
 801888c:	079b      	lsls	r3, r3, #30
 801888e:	d413      	bmi.n	80188b8 <_printf_i+0x204>
 8018890:	68e0      	ldr	r0, [r4, #12]
 8018892:	9b03      	ldr	r3, [sp, #12]
 8018894:	4298      	cmp	r0, r3
 8018896:	bfb8      	it	lt
 8018898:	4618      	movlt	r0, r3
 801889a:	e7a3      	b.n	80187e4 <_printf_i+0x130>
 801889c:	2301      	movs	r3, #1
 801889e:	464a      	mov	r2, r9
 80188a0:	4639      	mov	r1, r7
 80188a2:	4630      	mov	r0, r6
 80188a4:	47c0      	blx	r8
 80188a6:	3001      	adds	r0, #1
 80188a8:	d09a      	beq.n	80187e0 <_printf_i+0x12c>
 80188aa:	3501      	adds	r5, #1
 80188ac:	68e3      	ldr	r3, [r4, #12]
 80188ae:	9a03      	ldr	r2, [sp, #12]
 80188b0:	1a9b      	subs	r3, r3, r2
 80188b2:	42ab      	cmp	r3, r5
 80188b4:	dcf2      	bgt.n	801889c <_printf_i+0x1e8>
 80188b6:	e7eb      	b.n	8018890 <_printf_i+0x1dc>
 80188b8:	2500      	movs	r5, #0
 80188ba:	f104 0919 	add.w	r9, r4, #25
 80188be:	e7f5      	b.n	80188ac <_printf_i+0x1f8>
 80188c0:	2b00      	cmp	r3, #0
 80188c2:	d1ac      	bne.n	801881e <_printf_i+0x16a>
 80188c4:	7803      	ldrb	r3, [r0, #0]
 80188c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80188ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80188ce:	e76c      	b.n	80187aa <_printf_i+0xf6>
 80188d0:	08020b98 	.word	0x08020b98
 80188d4:	08020ba9 	.word	0x08020ba9

080188d8 <iprintf>:
 80188d8:	b40f      	push	{r0, r1, r2, r3}
 80188da:	4b0a      	ldr	r3, [pc, #40]	; (8018904 <iprintf+0x2c>)
 80188dc:	b513      	push	{r0, r1, r4, lr}
 80188de:	681c      	ldr	r4, [r3, #0]
 80188e0:	b124      	cbz	r4, 80188ec <iprintf+0x14>
 80188e2:	69a3      	ldr	r3, [r4, #24]
 80188e4:	b913      	cbnz	r3, 80188ec <iprintf+0x14>
 80188e6:	4620      	mov	r0, r4
 80188e8:	f001 fe1a 	bl	801a520 <__sinit>
 80188ec:	ab05      	add	r3, sp, #20
 80188ee:	9a04      	ldr	r2, [sp, #16]
 80188f0:	68a1      	ldr	r1, [r4, #8]
 80188f2:	9301      	str	r3, [sp, #4]
 80188f4:	4620      	mov	r0, r4
 80188f6:	f002 ff5f 	bl	801b7b8 <_vfiprintf_r>
 80188fa:	b002      	add	sp, #8
 80188fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018900:	b004      	add	sp, #16
 8018902:	4770      	bx	lr
 8018904:	20000074 	.word	0x20000074

08018908 <rand>:
 8018908:	b538      	push	{r3, r4, r5, lr}
 801890a:	4b13      	ldr	r3, [pc, #76]	; (8018958 <rand+0x50>)
 801890c:	681c      	ldr	r4, [r3, #0]
 801890e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8018910:	b97b      	cbnz	r3, 8018932 <rand+0x2a>
 8018912:	2018      	movs	r0, #24
 8018914:	f7ff fa7e 	bl	8017e14 <malloc>
 8018918:	4a10      	ldr	r2, [pc, #64]	; (801895c <rand+0x54>)
 801891a:	4b11      	ldr	r3, [pc, #68]	; (8018960 <rand+0x58>)
 801891c:	63a0      	str	r0, [r4, #56]	; 0x38
 801891e:	e9c0 2300 	strd	r2, r3, [r0]
 8018922:	4b10      	ldr	r3, [pc, #64]	; (8018964 <rand+0x5c>)
 8018924:	6083      	str	r3, [r0, #8]
 8018926:	230b      	movs	r3, #11
 8018928:	8183      	strh	r3, [r0, #12]
 801892a:	2201      	movs	r2, #1
 801892c:	2300      	movs	r3, #0
 801892e:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8018932:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8018934:	480c      	ldr	r0, [pc, #48]	; (8018968 <rand+0x60>)
 8018936:	690a      	ldr	r2, [r1, #16]
 8018938:	694b      	ldr	r3, [r1, #20]
 801893a:	4c0c      	ldr	r4, [pc, #48]	; (801896c <rand+0x64>)
 801893c:	4350      	muls	r0, r2
 801893e:	fb04 0003 	mla	r0, r4, r3, r0
 8018942:	fba2 2304 	umull	r2, r3, r2, r4
 8018946:	4403      	add	r3, r0
 8018948:	1c54      	adds	r4, r2, #1
 801894a:	f143 0500 	adc.w	r5, r3, #0
 801894e:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8018952:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8018956:	bd38      	pop	{r3, r4, r5, pc}
 8018958:	20000074 	.word	0x20000074
 801895c:	abcd330e 	.word	0xabcd330e
 8018960:	e66d1234 	.word	0xe66d1234
 8018964:	0005deec 	.word	0x0005deec
 8018968:	5851f42d 	.word	0x5851f42d
 801896c:	4c957f2d 	.word	0x4c957f2d

08018970 <_sbrk_r>:
 8018970:	b538      	push	{r3, r4, r5, lr}
 8018972:	4c06      	ldr	r4, [pc, #24]	; (801898c <_sbrk_r+0x1c>)
 8018974:	2300      	movs	r3, #0
 8018976:	4605      	mov	r5, r0
 8018978:	4608      	mov	r0, r1
 801897a:	6023      	str	r3, [r4, #0]
 801897c:	f7ec fdca 	bl	8005514 <_sbrk>
 8018980:	1c43      	adds	r3, r0, #1
 8018982:	d102      	bne.n	801898a <_sbrk_r+0x1a>
 8018984:	6823      	ldr	r3, [r4, #0]
 8018986:	b103      	cbz	r3, 801898a <_sbrk_r+0x1a>
 8018988:	602b      	str	r3, [r5, #0]
 801898a:	bd38      	pop	{r3, r4, r5, pc}
 801898c:	2000718c 	.word	0x2000718c

08018990 <sniprintf>:
 8018990:	b40c      	push	{r2, r3}
 8018992:	b530      	push	{r4, r5, lr}
 8018994:	4b17      	ldr	r3, [pc, #92]	; (80189f4 <sniprintf+0x64>)
 8018996:	1e0c      	subs	r4, r1, #0
 8018998:	b09d      	sub	sp, #116	; 0x74
 801899a:	681d      	ldr	r5, [r3, #0]
 801899c:	da08      	bge.n	80189b0 <sniprintf+0x20>
 801899e:	238b      	movs	r3, #139	; 0x8b
 80189a0:	602b      	str	r3, [r5, #0]
 80189a2:	f04f 30ff 	mov.w	r0, #4294967295
 80189a6:	b01d      	add	sp, #116	; 0x74
 80189a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80189ac:	b002      	add	sp, #8
 80189ae:	4770      	bx	lr
 80189b0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80189b4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80189b8:	bf14      	ite	ne
 80189ba:	f104 33ff 	addne.w	r3, r4, #4294967295
 80189be:	4623      	moveq	r3, r4
 80189c0:	9304      	str	r3, [sp, #16]
 80189c2:	9307      	str	r3, [sp, #28]
 80189c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80189c8:	9002      	str	r0, [sp, #8]
 80189ca:	9006      	str	r0, [sp, #24]
 80189cc:	f8ad 3016 	strh.w	r3, [sp, #22]
 80189d0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80189d2:	ab21      	add	r3, sp, #132	; 0x84
 80189d4:	a902      	add	r1, sp, #8
 80189d6:	4628      	mov	r0, r5
 80189d8:	9301      	str	r3, [sp, #4]
 80189da:	f002 fdcb 	bl	801b574 <_svfiprintf_r>
 80189de:	1c43      	adds	r3, r0, #1
 80189e0:	bfbc      	itt	lt
 80189e2:	238b      	movlt	r3, #139	; 0x8b
 80189e4:	602b      	strlt	r3, [r5, #0]
 80189e6:	2c00      	cmp	r4, #0
 80189e8:	d0dd      	beq.n	80189a6 <sniprintf+0x16>
 80189ea:	9b02      	ldr	r3, [sp, #8]
 80189ec:	2200      	movs	r2, #0
 80189ee:	701a      	strb	r2, [r3, #0]
 80189f0:	e7d9      	b.n	80189a6 <sniprintf+0x16>
 80189f2:	bf00      	nop
 80189f4:	20000074 	.word	0x20000074

080189f8 <siprintf>:
 80189f8:	b40e      	push	{r1, r2, r3}
 80189fa:	b500      	push	{lr}
 80189fc:	b09c      	sub	sp, #112	; 0x70
 80189fe:	ab1d      	add	r3, sp, #116	; 0x74
 8018a00:	9002      	str	r0, [sp, #8]
 8018a02:	9006      	str	r0, [sp, #24]
 8018a04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018a08:	4809      	ldr	r0, [pc, #36]	; (8018a30 <siprintf+0x38>)
 8018a0a:	9107      	str	r1, [sp, #28]
 8018a0c:	9104      	str	r1, [sp, #16]
 8018a0e:	4909      	ldr	r1, [pc, #36]	; (8018a34 <siprintf+0x3c>)
 8018a10:	f853 2b04 	ldr.w	r2, [r3], #4
 8018a14:	9105      	str	r1, [sp, #20]
 8018a16:	6800      	ldr	r0, [r0, #0]
 8018a18:	9301      	str	r3, [sp, #4]
 8018a1a:	a902      	add	r1, sp, #8
 8018a1c:	f002 fdaa 	bl	801b574 <_svfiprintf_r>
 8018a20:	9b02      	ldr	r3, [sp, #8]
 8018a22:	2200      	movs	r2, #0
 8018a24:	701a      	strb	r2, [r3, #0]
 8018a26:	b01c      	add	sp, #112	; 0x70
 8018a28:	f85d eb04 	ldr.w	lr, [sp], #4
 8018a2c:	b003      	add	sp, #12
 8018a2e:	4770      	bx	lr
 8018a30:	20000074 	.word	0x20000074
 8018a34:	ffff0208 	.word	0xffff0208

08018a38 <strncmp>:
 8018a38:	b510      	push	{r4, lr}
 8018a3a:	b16a      	cbz	r2, 8018a58 <strncmp+0x20>
 8018a3c:	3901      	subs	r1, #1
 8018a3e:	1884      	adds	r4, r0, r2
 8018a40:	f810 3b01 	ldrb.w	r3, [r0], #1
 8018a44:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8018a48:	4293      	cmp	r3, r2
 8018a4a:	d103      	bne.n	8018a54 <strncmp+0x1c>
 8018a4c:	42a0      	cmp	r0, r4
 8018a4e:	d001      	beq.n	8018a54 <strncmp+0x1c>
 8018a50:	2b00      	cmp	r3, #0
 8018a52:	d1f5      	bne.n	8018a40 <strncmp+0x8>
 8018a54:	1a98      	subs	r0, r3, r2
 8018a56:	bd10      	pop	{r4, pc}
 8018a58:	4610      	mov	r0, r2
 8018a5a:	e7fc      	b.n	8018a56 <strncmp+0x1e>

08018a5c <strstr>:
 8018a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018a5e:	7803      	ldrb	r3, [r0, #0]
 8018a60:	b17b      	cbz	r3, 8018a82 <strstr+0x26>
 8018a62:	4604      	mov	r4, r0
 8018a64:	7823      	ldrb	r3, [r4, #0]
 8018a66:	4620      	mov	r0, r4
 8018a68:	1c66      	adds	r6, r4, #1
 8018a6a:	b17b      	cbz	r3, 8018a8c <strstr+0x30>
 8018a6c:	1e4a      	subs	r2, r1, #1
 8018a6e:	1e63      	subs	r3, r4, #1
 8018a70:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8018a74:	b14d      	cbz	r5, 8018a8a <strstr+0x2e>
 8018a76:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8018a7a:	42af      	cmp	r7, r5
 8018a7c:	4634      	mov	r4, r6
 8018a7e:	d0f7      	beq.n	8018a70 <strstr+0x14>
 8018a80:	e7f0      	b.n	8018a64 <strstr+0x8>
 8018a82:	780b      	ldrb	r3, [r1, #0]
 8018a84:	2b00      	cmp	r3, #0
 8018a86:	bf18      	it	ne
 8018a88:	2000      	movne	r0, #0
 8018a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018a8c:	4618      	mov	r0, r3
 8018a8e:	e7fc      	b.n	8018a8a <strstr+0x2e>

08018a90 <sulp>:
 8018a90:	b570      	push	{r4, r5, r6, lr}
 8018a92:	4604      	mov	r4, r0
 8018a94:	460d      	mov	r5, r1
 8018a96:	ec45 4b10 	vmov	d0, r4, r5
 8018a9a:	4616      	mov	r6, r2
 8018a9c:	f002 fbce 	bl	801b23c <__ulp>
 8018aa0:	ec51 0b10 	vmov	r0, r1, d0
 8018aa4:	b17e      	cbz	r6, 8018ac6 <sulp+0x36>
 8018aa6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8018aaa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8018aae:	2b00      	cmp	r3, #0
 8018ab0:	dd09      	ble.n	8018ac6 <sulp+0x36>
 8018ab2:	051b      	lsls	r3, r3, #20
 8018ab4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8018ab8:	2400      	movs	r4, #0
 8018aba:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8018abe:	4622      	mov	r2, r4
 8018ac0:	462b      	mov	r3, r5
 8018ac2:	f7e7 fda9 	bl	8000618 <__aeabi_dmul>
 8018ac6:	bd70      	pop	{r4, r5, r6, pc}

08018ac8 <_strtod_l>:
 8018ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018acc:	461f      	mov	r7, r3
 8018ace:	b0a1      	sub	sp, #132	; 0x84
 8018ad0:	2300      	movs	r3, #0
 8018ad2:	4681      	mov	r9, r0
 8018ad4:	4638      	mov	r0, r7
 8018ad6:	460e      	mov	r6, r1
 8018ad8:	9217      	str	r2, [sp, #92]	; 0x5c
 8018ada:	931c      	str	r3, [sp, #112]	; 0x70
 8018adc:	f002 f8d0 	bl	801ac80 <__localeconv_l>
 8018ae0:	4680      	mov	r8, r0
 8018ae2:	6800      	ldr	r0, [r0, #0]
 8018ae4:	f7e7 fb7e 	bl	80001e4 <strlen>
 8018ae8:	f04f 0a00 	mov.w	sl, #0
 8018aec:	4604      	mov	r4, r0
 8018aee:	f04f 0b00 	mov.w	fp, #0
 8018af2:	961b      	str	r6, [sp, #108]	; 0x6c
 8018af4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018af6:	781a      	ldrb	r2, [r3, #0]
 8018af8:	2a0d      	cmp	r2, #13
 8018afa:	d832      	bhi.n	8018b62 <_strtod_l+0x9a>
 8018afc:	2a09      	cmp	r2, #9
 8018afe:	d236      	bcs.n	8018b6e <_strtod_l+0xa6>
 8018b00:	2a00      	cmp	r2, #0
 8018b02:	d03e      	beq.n	8018b82 <_strtod_l+0xba>
 8018b04:	2300      	movs	r3, #0
 8018b06:	930d      	str	r3, [sp, #52]	; 0x34
 8018b08:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8018b0a:	782b      	ldrb	r3, [r5, #0]
 8018b0c:	2b30      	cmp	r3, #48	; 0x30
 8018b0e:	f040 80ac 	bne.w	8018c6a <_strtod_l+0x1a2>
 8018b12:	786b      	ldrb	r3, [r5, #1]
 8018b14:	2b58      	cmp	r3, #88	; 0x58
 8018b16:	d001      	beq.n	8018b1c <_strtod_l+0x54>
 8018b18:	2b78      	cmp	r3, #120	; 0x78
 8018b1a:	d167      	bne.n	8018bec <_strtod_l+0x124>
 8018b1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018b1e:	9301      	str	r3, [sp, #4]
 8018b20:	ab1c      	add	r3, sp, #112	; 0x70
 8018b22:	9300      	str	r3, [sp, #0]
 8018b24:	9702      	str	r7, [sp, #8]
 8018b26:	ab1d      	add	r3, sp, #116	; 0x74
 8018b28:	4a88      	ldr	r2, [pc, #544]	; (8018d4c <_strtod_l+0x284>)
 8018b2a:	a91b      	add	r1, sp, #108	; 0x6c
 8018b2c:	4648      	mov	r0, r9
 8018b2e:	f001 fdd0 	bl	801a6d2 <__gethex>
 8018b32:	f010 0407 	ands.w	r4, r0, #7
 8018b36:	4606      	mov	r6, r0
 8018b38:	d005      	beq.n	8018b46 <_strtod_l+0x7e>
 8018b3a:	2c06      	cmp	r4, #6
 8018b3c:	d12b      	bne.n	8018b96 <_strtod_l+0xce>
 8018b3e:	3501      	adds	r5, #1
 8018b40:	2300      	movs	r3, #0
 8018b42:	951b      	str	r5, [sp, #108]	; 0x6c
 8018b44:	930d      	str	r3, [sp, #52]	; 0x34
 8018b46:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018b48:	2b00      	cmp	r3, #0
 8018b4a:	f040 859a 	bne.w	8019682 <_strtod_l+0xbba>
 8018b4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018b50:	b1e3      	cbz	r3, 8018b8c <_strtod_l+0xc4>
 8018b52:	4652      	mov	r2, sl
 8018b54:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8018b58:	ec43 2b10 	vmov	d0, r2, r3
 8018b5c:	b021      	add	sp, #132	; 0x84
 8018b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b62:	2a2b      	cmp	r2, #43	; 0x2b
 8018b64:	d015      	beq.n	8018b92 <_strtod_l+0xca>
 8018b66:	2a2d      	cmp	r2, #45	; 0x2d
 8018b68:	d004      	beq.n	8018b74 <_strtod_l+0xac>
 8018b6a:	2a20      	cmp	r2, #32
 8018b6c:	d1ca      	bne.n	8018b04 <_strtod_l+0x3c>
 8018b6e:	3301      	adds	r3, #1
 8018b70:	931b      	str	r3, [sp, #108]	; 0x6c
 8018b72:	e7bf      	b.n	8018af4 <_strtod_l+0x2c>
 8018b74:	2201      	movs	r2, #1
 8018b76:	920d      	str	r2, [sp, #52]	; 0x34
 8018b78:	1c5a      	adds	r2, r3, #1
 8018b7a:	921b      	str	r2, [sp, #108]	; 0x6c
 8018b7c:	785b      	ldrb	r3, [r3, #1]
 8018b7e:	2b00      	cmp	r3, #0
 8018b80:	d1c2      	bne.n	8018b08 <_strtod_l+0x40>
 8018b82:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018b84:	961b      	str	r6, [sp, #108]	; 0x6c
 8018b86:	2b00      	cmp	r3, #0
 8018b88:	f040 8579 	bne.w	801967e <_strtod_l+0xbb6>
 8018b8c:	4652      	mov	r2, sl
 8018b8e:	465b      	mov	r3, fp
 8018b90:	e7e2      	b.n	8018b58 <_strtod_l+0x90>
 8018b92:	2200      	movs	r2, #0
 8018b94:	e7ef      	b.n	8018b76 <_strtod_l+0xae>
 8018b96:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8018b98:	b13a      	cbz	r2, 8018baa <_strtod_l+0xe2>
 8018b9a:	2135      	movs	r1, #53	; 0x35
 8018b9c:	a81e      	add	r0, sp, #120	; 0x78
 8018b9e:	f002 fc45 	bl	801b42c <__copybits>
 8018ba2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8018ba4:	4648      	mov	r0, r9
 8018ba6:	f002 f8b1 	bl	801ad0c <_Bfree>
 8018baa:	3c01      	subs	r4, #1
 8018bac:	2c04      	cmp	r4, #4
 8018bae:	d806      	bhi.n	8018bbe <_strtod_l+0xf6>
 8018bb0:	e8df f004 	tbb	[pc, r4]
 8018bb4:	1714030a 	.word	0x1714030a
 8018bb8:	0a          	.byte	0x0a
 8018bb9:	00          	.byte	0x00
 8018bba:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8018bbe:	0730      	lsls	r0, r6, #28
 8018bc0:	d5c1      	bpl.n	8018b46 <_strtod_l+0x7e>
 8018bc2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8018bc6:	e7be      	b.n	8018b46 <_strtod_l+0x7e>
 8018bc8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8018bcc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8018bce:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8018bd2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8018bd6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8018bda:	e7f0      	b.n	8018bbe <_strtod_l+0xf6>
 8018bdc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8018d50 <_strtod_l+0x288>
 8018be0:	e7ed      	b.n	8018bbe <_strtod_l+0xf6>
 8018be2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8018be6:	f04f 3aff 	mov.w	sl, #4294967295
 8018bea:	e7e8      	b.n	8018bbe <_strtod_l+0xf6>
 8018bec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018bee:	1c5a      	adds	r2, r3, #1
 8018bf0:	921b      	str	r2, [sp, #108]	; 0x6c
 8018bf2:	785b      	ldrb	r3, [r3, #1]
 8018bf4:	2b30      	cmp	r3, #48	; 0x30
 8018bf6:	d0f9      	beq.n	8018bec <_strtod_l+0x124>
 8018bf8:	2b00      	cmp	r3, #0
 8018bfa:	d0a4      	beq.n	8018b46 <_strtod_l+0x7e>
 8018bfc:	2301      	movs	r3, #1
 8018bfe:	2500      	movs	r5, #0
 8018c00:	9306      	str	r3, [sp, #24]
 8018c02:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018c04:	9308      	str	r3, [sp, #32]
 8018c06:	9507      	str	r5, [sp, #28]
 8018c08:	9505      	str	r5, [sp, #20]
 8018c0a:	220a      	movs	r2, #10
 8018c0c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8018c0e:	7807      	ldrb	r7, [r0, #0]
 8018c10:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8018c14:	b2d9      	uxtb	r1, r3
 8018c16:	2909      	cmp	r1, #9
 8018c18:	d929      	bls.n	8018c6e <_strtod_l+0x1a6>
 8018c1a:	4622      	mov	r2, r4
 8018c1c:	f8d8 1000 	ldr.w	r1, [r8]
 8018c20:	f7ff ff0a 	bl	8018a38 <strncmp>
 8018c24:	2800      	cmp	r0, #0
 8018c26:	d031      	beq.n	8018c8c <_strtod_l+0x1c4>
 8018c28:	2000      	movs	r0, #0
 8018c2a:	9c05      	ldr	r4, [sp, #20]
 8018c2c:	9004      	str	r0, [sp, #16]
 8018c2e:	463b      	mov	r3, r7
 8018c30:	4602      	mov	r2, r0
 8018c32:	2b65      	cmp	r3, #101	; 0x65
 8018c34:	d001      	beq.n	8018c3a <_strtod_l+0x172>
 8018c36:	2b45      	cmp	r3, #69	; 0x45
 8018c38:	d114      	bne.n	8018c64 <_strtod_l+0x19c>
 8018c3a:	b924      	cbnz	r4, 8018c46 <_strtod_l+0x17e>
 8018c3c:	b910      	cbnz	r0, 8018c44 <_strtod_l+0x17c>
 8018c3e:	9b06      	ldr	r3, [sp, #24]
 8018c40:	2b00      	cmp	r3, #0
 8018c42:	d09e      	beq.n	8018b82 <_strtod_l+0xba>
 8018c44:	2400      	movs	r4, #0
 8018c46:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8018c48:	1c73      	adds	r3, r6, #1
 8018c4a:	931b      	str	r3, [sp, #108]	; 0x6c
 8018c4c:	7873      	ldrb	r3, [r6, #1]
 8018c4e:	2b2b      	cmp	r3, #43	; 0x2b
 8018c50:	d078      	beq.n	8018d44 <_strtod_l+0x27c>
 8018c52:	2b2d      	cmp	r3, #45	; 0x2d
 8018c54:	d070      	beq.n	8018d38 <_strtod_l+0x270>
 8018c56:	f04f 0c00 	mov.w	ip, #0
 8018c5a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8018c5e:	2f09      	cmp	r7, #9
 8018c60:	d97c      	bls.n	8018d5c <_strtod_l+0x294>
 8018c62:	961b      	str	r6, [sp, #108]	; 0x6c
 8018c64:	f04f 0e00 	mov.w	lr, #0
 8018c68:	e09a      	b.n	8018da0 <_strtod_l+0x2d8>
 8018c6a:	2300      	movs	r3, #0
 8018c6c:	e7c7      	b.n	8018bfe <_strtod_l+0x136>
 8018c6e:	9905      	ldr	r1, [sp, #20]
 8018c70:	2908      	cmp	r1, #8
 8018c72:	bfdd      	ittte	le
 8018c74:	9907      	ldrle	r1, [sp, #28]
 8018c76:	fb02 3301 	mlale	r3, r2, r1, r3
 8018c7a:	9307      	strle	r3, [sp, #28]
 8018c7c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8018c80:	9b05      	ldr	r3, [sp, #20]
 8018c82:	3001      	adds	r0, #1
 8018c84:	3301      	adds	r3, #1
 8018c86:	9305      	str	r3, [sp, #20]
 8018c88:	901b      	str	r0, [sp, #108]	; 0x6c
 8018c8a:	e7bf      	b.n	8018c0c <_strtod_l+0x144>
 8018c8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018c8e:	191a      	adds	r2, r3, r4
 8018c90:	921b      	str	r2, [sp, #108]	; 0x6c
 8018c92:	9a05      	ldr	r2, [sp, #20]
 8018c94:	5d1b      	ldrb	r3, [r3, r4]
 8018c96:	2a00      	cmp	r2, #0
 8018c98:	d037      	beq.n	8018d0a <_strtod_l+0x242>
 8018c9a:	9c05      	ldr	r4, [sp, #20]
 8018c9c:	4602      	mov	r2, r0
 8018c9e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8018ca2:	2909      	cmp	r1, #9
 8018ca4:	d913      	bls.n	8018cce <_strtod_l+0x206>
 8018ca6:	2101      	movs	r1, #1
 8018ca8:	9104      	str	r1, [sp, #16]
 8018caa:	e7c2      	b.n	8018c32 <_strtod_l+0x16a>
 8018cac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018cae:	1c5a      	adds	r2, r3, #1
 8018cb0:	921b      	str	r2, [sp, #108]	; 0x6c
 8018cb2:	785b      	ldrb	r3, [r3, #1]
 8018cb4:	3001      	adds	r0, #1
 8018cb6:	2b30      	cmp	r3, #48	; 0x30
 8018cb8:	d0f8      	beq.n	8018cac <_strtod_l+0x1e4>
 8018cba:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8018cbe:	2a08      	cmp	r2, #8
 8018cc0:	f200 84e4 	bhi.w	801968c <_strtod_l+0xbc4>
 8018cc4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8018cc6:	9208      	str	r2, [sp, #32]
 8018cc8:	4602      	mov	r2, r0
 8018cca:	2000      	movs	r0, #0
 8018ccc:	4604      	mov	r4, r0
 8018cce:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8018cd2:	f100 0101 	add.w	r1, r0, #1
 8018cd6:	d012      	beq.n	8018cfe <_strtod_l+0x236>
 8018cd8:	440a      	add	r2, r1
 8018cda:	eb00 0c04 	add.w	ip, r0, r4
 8018cde:	4621      	mov	r1, r4
 8018ce0:	270a      	movs	r7, #10
 8018ce2:	458c      	cmp	ip, r1
 8018ce4:	d113      	bne.n	8018d0e <_strtod_l+0x246>
 8018ce6:	1821      	adds	r1, r4, r0
 8018ce8:	2908      	cmp	r1, #8
 8018cea:	f104 0401 	add.w	r4, r4, #1
 8018cee:	4404      	add	r4, r0
 8018cf0:	dc19      	bgt.n	8018d26 <_strtod_l+0x25e>
 8018cf2:	9b07      	ldr	r3, [sp, #28]
 8018cf4:	210a      	movs	r1, #10
 8018cf6:	fb01 e303 	mla	r3, r1, r3, lr
 8018cfa:	9307      	str	r3, [sp, #28]
 8018cfc:	2100      	movs	r1, #0
 8018cfe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018d00:	1c58      	adds	r0, r3, #1
 8018d02:	901b      	str	r0, [sp, #108]	; 0x6c
 8018d04:	785b      	ldrb	r3, [r3, #1]
 8018d06:	4608      	mov	r0, r1
 8018d08:	e7c9      	b.n	8018c9e <_strtod_l+0x1d6>
 8018d0a:	9805      	ldr	r0, [sp, #20]
 8018d0c:	e7d3      	b.n	8018cb6 <_strtod_l+0x1ee>
 8018d0e:	2908      	cmp	r1, #8
 8018d10:	f101 0101 	add.w	r1, r1, #1
 8018d14:	dc03      	bgt.n	8018d1e <_strtod_l+0x256>
 8018d16:	9b07      	ldr	r3, [sp, #28]
 8018d18:	437b      	muls	r3, r7
 8018d1a:	9307      	str	r3, [sp, #28]
 8018d1c:	e7e1      	b.n	8018ce2 <_strtod_l+0x21a>
 8018d1e:	2910      	cmp	r1, #16
 8018d20:	bfd8      	it	le
 8018d22:	437d      	mulle	r5, r7
 8018d24:	e7dd      	b.n	8018ce2 <_strtod_l+0x21a>
 8018d26:	2c10      	cmp	r4, #16
 8018d28:	bfdc      	itt	le
 8018d2a:	210a      	movle	r1, #10
 8018d2c:	fb01 e505 	mlale	r5, r1, r5, lr
 8018d30:	e7e4      	b.n	8018cfc <_strtod_l+0x234>
 8018d32:	2301      	movs	r3, #1
 8018d34:	9304      	str	r3, [sp, #16]
 8018d36:	e781      	b.n	8018c3c <_strtod_l+0x174>
 8018d38:	f04f 0c01 	mov.w	ip, #1
 8018d3c:	1cb3      	adds	r3, r6, #2
 8018d3e:	931b      	str	r3, [sp, #108]	; 0x6c
 8018d40:	78b3      	ldrb	r3, [r6, #2]
 8018d42:	e78a      	b.n	8018c5a <_strtod_l+0x192>
 8018d44:	f04f 0c00 	mov.w	ip, #0
 8018d48:	e7f8      	b.n	8018d3c <_strtod_l+0x274>
 8018d4a:	bf00      	nop
 8018d4c:	08020bbc 	.word	0x08020bbc
 8018d50:	7ff00000 	.word	0x7ff00000
 8018d54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018d56:	1c5f      	adds	r7, r3, #1
 8018d58:	971b      	str	r7, [sp, #108]	; 0x6c
 8018d5a:	785b      	ldrb	r3, [r3, #1]
 8018d5c:	2b30      	cmp	r3, #48	; 0x30
 8018d5e:	d0f9      	beq.n	8018d54 <_strtod_l+0x28c>
 8018d60:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8018d64:	2f08      	cmp	r7, #8
 8018d66:	f63f af7d 	bhi.w	8018c64 <_strtod_l+0x19c>
 8018d6a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8018d6e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018d70:	930a      	str	r3, [sp, #40]	; 0x28
 8018d72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018d74:	1c5f      	adds	r7, r3, #1
 8018d76:	971b      	str	r7, [sp, #108]	; 0x6c
 8018d78:	785b      	ldrb	r3, [r3, #1]
 8018d7a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8018d7e:	f1b8 0f09 	cmp.w	r8, #9
 8018d82:	d937      	bls.n	8018df4 <_strtod_l+0x32c>
 8018d84:	990a      	ldr	r1, [sp, #40]	; 0x28
 8018d86:	1a7f      	subs	r7, r7, r1
 8018d88:	2f08      	cmp	r7, #8
 8018d8a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8018d8e:	dc37      	bgt.n	8018e00 <_strtod_l+0x338>
 8018d90:	45be      	cmp	lr, r7
 8018d92:	bfa8      	it	ge
 8018d94:	46be      	movge	lr, r7
 8018d96:	f1bc 0f00 	cmp.w	ip, #0
 8018d9a:	d001      	beq.n	8018da0 <_strtod_l+0x2d8>
 8018d9c:	f1ce 0e00 	rsb	lr, lr, #0
 8018da0:	2c00      	cmp	r4, #0
 8018da2:	d151      	bne.n	8018e48 <_strtod_l+0x380>
 8018da4:	2800      	cmp	r0, #0
 8018da6:	f47f aece 	bne.w	8018b46 <_strtod_l+0x7e>
 8018daa:	9a06      	ldr	r2, [sp, #24]
 8018dac:	2a00      	cmp	r2, #0
 8018dae:	f47f aeca 	bne.w	8018b46 <_strtod_l+0x7e>
 8018db2:	9a04      	ldr	r2, [sp, #16]
 8018db4:	2a00      	cmp	r2, #0
 8018db6:	f47f aee4 	bne.w	8018b82 <_strtod_l+0xba>
 8018dba:	2b4e      	cmp	r3, #78	; 0x4e
 8018dbc:	d027      	beq.n	8018e0e <_strtod_l+0x346>
 8018dbe:	dc21      	bgt.n	8018e04 <_strtod_l+0x33c>
 8018dc0:	2b49      	cmp	r3, #73	; 0x49
 8018dc2:	f47f aede 	bne.w	8018b82 <_strtod_l+0xba>
 8018dc6:	49a0      	ldr	r1, [pc, #640]	; (8019048 <_strtod_l+0x580>)
 8018dc8:	a81b      	add	r0, sp, #108	; 0x6c
 8018dca:	f001 feb5 	bl	801ab38 <__match>
 8018dce:	2800      	cmp	r0, #0
 8018dd0:	f43f aed7 	beq.w	8018b82 <_strtod_l+0xba>
 8018dd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018dd6:	499d      	ldr	r1, [pc, #628]	; (801904c <_strtod_l+0x584>)
 8018dd8:	3b01      	subs	r3, #1
 8018dda:	a81b      	add	r0, sp, #108	; 0x6c
 8018ddc:	931b      	str	r3, [sp, #108]	; 0x6c
 8018dde:	f001 feab 	bl	801ab38 <__match>
 8018de2:	b910      	cbnz	r0, 8018dea <_strtod_l+0x322>
 8018de4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018de6:	3301      	adds	r3, #1
 8018de8:	931b      	str	r3, [sp, #108]	; 0x6c
 8018dea:	f8df b274 	ldr.w	fp, [pc, #628]	; 8019060 <_strtod_l+0x598>
 8018dee:	f04f 0a00 	mov.w	sl, #0
 8018df2:	e6a8      	b.n	8018b46 <_strtod_l+0x7e>
 8018df4:	210a      	movs	r1, #10
 8018df6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8018dfa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8018dfe:	e7b8      	b.n	8018d72 <_strtod_l+0x2aa>
 8018e00:	46be      	mov	lr, r7
 8018e02:	e7c8      	b.n	8018d96 <_strtod_l+0x2ce>
 8018e04:	2b69      	cmp	r3, #105	; 0x69
 8018e06:	d0de      	beq.n	8018dc6 <_strtod_l+0x2fe>
 8018e08:	2b6e      	cmp	r3, #110	; 0x6e
 8018e0a:	f47f aeba 	bne.w	8018b82 <_strtod_l+0xba>
 8018e0e:	4990      	ldr	r1, [pc, #576]	; (8019050 <_strtod_l+0x588>)
 8018e10:	a81b      	add	r0, sp, #108	; 0x6c
 8018e12:	f001 fe91 	bl	801ab38 <__match>
 8018e16:	2800      	cmp	r0, #0
 8018e18:	f43f aeb3 	beq.w	8018b82 <_strtod_l+0xba>
 8018e1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018e1e:	781b      	ldrb	r3, [r3, #0]
 8018e20:	2b28      	cmp	r3, #40	; 0x28
 8018e22:	d10e      	bne.n	8018e42 <_strtod_l+0x37a>
 8018e24:	aa1e      	add	r2, sp, #120	; 0x78
 8018e26:	498b      	ldr	r1, [pc, #556]	; (8019054 <_strtod_l+0x58c>)
 8018e28:	a81b      	add	r0, sp, #108	; 0x6c
 8018e2a:	f001 fe99 	bl	801ab60 <__hexnan>
 8018e2e:	2805      	cmp	r0, #5
 8018e30:	d107      	bne.n	8018e42 <_strtod_l+0x37a>
 8018e32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8018e34:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8018e38:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8018e3c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8018e40:	e681      	b.n	8018b46 <_strtod_l+0x7e>
 8018e42:	f8df b224 	ldr.w	fp, [pc, #548]	; 8019068 <_strtod_l+0x5a0>
 8018e46:	e7d2      	b.n	8018dee <_strtod_l+0x326>
 8018e48:	ebae 0302 	sub.w	r3, lr, r2
 8018e4c:	9306      	str	r3, [sp, #24]
 8018e4e:	9b05      	ldr	r3, [sp, #20]
 8018e50:	9807      	ldr	r0, [sp, #28]
 8018e52:	2b00      	cmp	r3, #0
 8018e54:	bf08      	it	eq
 8018e56:	4623      	moveq	r3, r4
 8018e58:	2c10      	cmp	r4, #16
 8018e5a:	9305      	str	r3, [sp, #20]
 8018e5c:	46a0      	mov	r8, r4
 8018e5e:	bfa8      	it	ge
 8018e60:	f04f 0810 	movge.w	r8, #16
 8018e64:	f7e7 fb5e 	bl	8000524 <__aeabi_ui2d>
 8018e68:	2c09      	cmp	r4, #9
 8018e6a:	4682      	mov	sl, r0
 8018e6c:	468b      	mov	fp, r1
 8018e6e:	dc13      	bgt.n	8018e98 <_strtod_l+0x3d0>
 8018e70:	9b06      	ldr	r3, [sp, #24]
 8018e72:	2b00      	cmp	r3, #0
 8018e74:	f43f ae67 	beq.w	8018b46 <_strtod_l+0x7e>
 8018e78:	9b06      	ldr	r3, [sp, #24]
 8018e7a:	dd7a      	ble.n	8018f72 <_strtod_l+0x4aa>
 8018e7c:	2b16      	cmp	r3, #22
 8018e7e:	dc61      	bgt.n	8018f44 <_strtod_l+0x47c>
 8018e80:	4a75      	ldr	r2, [pc, #468]	; (8019058 <_strtod_l+0x590>)
 8018e82:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8018e86:	e9de 0100 	ldrd	r0, r1, [lr]
 8018e8a:	4652      	mov	r2, sl
 8018e8c:	465b      	mov	r3, fp
 8018e8e:	f7e7 fbc3 	bl	8000618 <__aeabi_dmul>
 8018e92:	4682      	mov	sl, r0
 8018e94:	468b      	mov	fp, r1
 8018e96:	e656      	b.n	8018b46 <_strtod_l+0x7e>
 8018e98:	4b6f      	ldr	r3, [pc, #444]	; (8019058 <_strtod_l+0x590>)
 8018e9a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8018e9e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8018ea2:	f7e7 fbb9 	bl	8000618 <__aeabi_dmul>
 8018ea6:	4606      	mov	r6, r0
 8018ea8:	4628      	mov	r0, r5
 8018eaa:	460f      	mov	r7, r1
 8018eac:	f7e7 fb3a 	bl	8000524 <__aeabi_ui2d>
 8018eb0:	4602      	mov	r2, r0
 8018eb2:	460b      	mov	r3, r1
 8018eb4:	4630      	mov	r0, r6
 8018eb6:	4639      	mov	r1, r7
 8018eb8:	f7e7 f9f8 	bl	80002ac <__adddf3>
 8018ebc:	2c0f      	cmp	r4, #15
 8018ebe:	4682      	mov	sl, r0
 8018ec0:	468b      	mov	fp, r1
 8018ec2:	ddd5      	ble.n	8018e70 <_strtod_l+0x3a8>
 8018ec4:	9b06      	ldr	r3, [sp, #24]
 8018ec6:	eba4 0808 	sub.w	r8, r4, r8
 8018eca:	4498      	add	r8, r3
 8018ecc:	f1b8 0f00 	cmp.w	r8, #0
 8018ed0:	f340 8096 	ble.w	8019000 <_strtod_l+0x538>
 8018ed4:	f018 030f 	ands.w	r3, r8, #15
 8018ed8:	d00a      	beq.n	8018ef0 <_strtod_l+0x428>
 8018eda:	495f      	ldr	r1, [pc, #380]	; (8019058 <_strtod_l+0x590>)
 8018edc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018ee0:	4652      	mov	r2, sl
 8018ee2:	465b      	mov	r3, fp
 8018ee4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018ee8:	f7e7 fb96 	bl	8000618 <__aeabi_dmul>
 8018eec:	4682      	mov	sl, r0
 8018eee:	468b      	mov	fp, r1
 8018ef0:	f038 080f 	bics.w	r8, r8, #15
 8018ef4:	d073      	beq.n	8018fde <_strtod_l+0x516>
 8018ef6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8018efa:	dd47      	ble.n	8018f8c <_strtod_l+0x4c4>
 8018efc:	2400      	movs	r4, #0
 8018efe:	46a0      	mov	r8, r4
 8018f00:	9407      	str	r4, [sp, #28]
 8018f02:	9405      	str	r4, [sp, #20]
 8018f04:	2322      	movs	r3, #34	; 0x22
 8018f06:	f8df b158 	ldr.w	fp, [pc, #344]	; 8019060 <_strtod_l+0x598>
 8018f0a:	f8c9 3000 	str.w	r3, [r9]
 8018f0e:	f04f 0a00 	mov.w	sl, #0
 8018f12:	9b07      	ldr	r3, [sp, #28]
 8018f14:	2b00      	cmp	r3, #0
 8018f16:	f43f ae16 	beq.w	8018b46 <_strtod_l+0x7e>
 8018f1a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8018f1c:	4648      	mov	r0, r9
 8018f1e:	f001 fef5 	bl	801ad0c <_Bfree>
 8018f22:	9905      	ldr	r1, [sp, #20]
 8018f24:	4648      	mov	r0, r9
 8018f26:	f001 fef1 	bl	801ad0c <_Bfree>
 8018f2a:	4641      	mov	r1, r8
 8018f2c:	4648      	mov	r0, r9
 8018f2e:	f001 feed 	bl	801ad0c <_Bfree>
 8018f32:	9907      	ldr	r1, [sp, #28]
 8018f34:	4648      	mov	r0, r9
 8018f36:	f001 fee9 	bl	801ad0c <_Bfree>
 8018f3a:	4621      	mov	r1, r4
 8018f3c:	4648      	mov	r0, r9
 8018f3e:	f001 fee5 	bl	801ad0c <_Bfree>
 8018f42:	e600      	b.n	8018b46 <_strtod_l+0x7e>
 8018f44:	9a06      	ldr	r2, [sp, #24]
 8018f46:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8018f4a:	4293      	cmp	r3, r2
 8018f4c:	dbba      	blt.n	8018ec4 <_strtod_l+0x3fc>
 8018f4e:	4d42      	ldr	r5, [pc, #264]	; (8019058 <_strtod_l+0x590>)
 8018f50:	f1c4 040f 	rsb	r4, r4, #15
 8018f54:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8018f58:	4652      	mov	r2, sl
 8018f5a:	465b      	mov	r3, fp
 8018f5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018f60:	f7e7 fb5a 	bl	8000618 <__aeabi_dmul>
 8018f64:	9b06      	ldr	r3, [sp, #24]
 8018f66:	1b1c      	subs	r4, r3, r4
 8018f68:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8018f6c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018f70:	e78d      	b.n	8018e8e <_strtod_l+0x3c6>
 8018f72:	f113 0f16 	cmn.w	r3, #22
 8018f76:	dba5      	blt.n	8018ec4 <_strtod_l+0x3fc>
 8018f78:	4a37      	ldr	r2, [pc, #220]	; (8019058 <_strtod_l+0x590>)
 8018f7a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8018f7e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8018f82:	4650      	mov	r0, sl
 8018f84:	4659      	mov	r1, fp
 8018f86:	f7e7 fc71 	bl	800086c <__aeabi_ddiv>
 8018f8a:	e782      	b.n	8018e92 <_strtod_l+0x3ca>
 8018f8c:	2300      	movs	r3, #0
 8018f8e:	4e33      	ldr	r6, [pc, #204]	; (801905c <_strtod_l+0x594>)
 8018f90:	ea4f 1828 	mov.w	r8, r8, asr #4
 8018f94:	4650      	mov	r0, sl
 8018f96:	4659      	mov	r1, fp
 8018f98:	461d      	mov	r5, r3
 8018f9a:	f1b8 0f01 	cmp.w	r8, #1
 8018f9e:	dc21      	bgt.n	8018fe4 <_strtod_l+0x51c>
 8018fa0:	b10b      	cbz	r3, 8018fa6 <_strtod_l+0x4de>
 8018fa2:	4682      	mov	sl, r0
 8018fa4:	468b      	mov	fp, r1
 8018fa6:	4b2d      	ldr	r3, [pc, #180]	; (801905c <_strtod_l+0x594>)
 8018fa8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8018fac:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8018fb0:	4652      	mov	r2, sl
 8018fb2:	465b      	mov	r3, fp
 8018fb4:	e9d5 0100 	ldrd	r0, r1, [r5]
 8018fb8:	f7e7 fb2e 	bl	8000618 <__aeabi_dmul>
 8018fbc:	4b28      	ldr	r3, [pc, #160]	; (8019060 <_strtod_l+0x598>)
 8018fbe:	460a      	mov	r2, r1
 8018fc0:	400b      	ands	r3, r1
 8018fc2:	4928      	ldr	r1, [pc, #160]	; (8019064 <_strtod_l+0x59c>)
 8018fc4:	428b      	cmp	r3, r1
 8018fc6:	4682      	mov	sl, r0
 8018fc8:	d898      	bhi.n	8018efc <_strtod_l+0x434>
 8018fca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8018fce:	428b      	cmp	r3, r1
 8018fd0:	bf86      	itte	hi
 8018fd2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801906c <_strtod_l+0x5a4>
 8018fd6:	f04f 3aff 	movhi.w	sl, #4294967295
 8018fda:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8018fde:	2300      	movs	r3, #0
 8018fe0:	9304      	str	r3, [sp, #16]
 8018fe2:	e077      	b.n	80190d4 <_strtod_l+0x60c>
 8018fe4:	f018 0f01 	tst.w	r8, #1
 8018fe8:	d006      	beq.n	8018ff8 <_strtod_l+0x530>
 8018fea:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8018fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ff2:	f7e7 fb11 	bl	8000618 <__aeabi_dmul>
 8018ff6:	2301      	movs	r3, #1
 8018ff8:	3501      	adds	r5, #1
 8018ffa:	ea4f 0868 	mov.w	r8, r8, asr #1
 8018ffe:	e7cc      	b.n	8018f9a <_strtod_l+0x4d2>
 8019000:	d0ed      	beq.n	8018fde <_strtod_l+0x516>
 8019002:	f1c8 0800 	rsb	r8, r8, #0
 8019006:	f018 020f 	ands.w	r2, r8, #15
 801900a:	d00a      	beq.n	8019022 <_strtod_l+0x55a>
 801900c:	4b12      	ldr	r3, [pc, #72]	; (8019058 <_strtod_l+0x590>)
 801900e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019012:	4650      	mov	r0, sl
 8019014:	4659      	mov	r1, fp
 8019016:	e9d3 2300 	ldrd	r2, r3, [r3]
 801901a:	f7e7 fc27 	bl	800086c <__aeabi_ddiv>
 801901e:	4682      	mov	sl, r0
 8019020:	468b      	mov	fp, r1
 8019022:	ea5f 1828 	movs.w	r8, r8, asr #4
 8019026:	d0da      	beq.n	8018fde <_strtod_l+0x516>
 8019028:	f1b8 0f1f 	cmp.w	r8, #31
 801902c:	dd20      	ble.n	8019070 <_strtod_l+0x5a8>
 801902e:	2400      	movs	r4, #0
 8019030:	46a0      	mov	r8, r4
 8019032:	9407      	str	r4, [sp, #28]
 8019034:	9405      	str	r4, [sp, #20]
 8019036:	2322      	movs	r3, #34	; 0x22
 8019038:	f04f 0a00 	mov.w	sl, #0
 801903c:	f04f 0b00 	mov.w	fp, #0
 8019040:	f8c9 3000 	str.w	r3, [r9]
 8019044:	e765      	b.n	8018f12 <_strtod_l+0x44a>
 8019046:	bf00      	nop
 8019048:	08020b8b 	.word	0x08020b8b
 801904c:	08020c13 	.word	0x08020c13
 8019050:	08020b93 	.word	0x08020b93
 8019054:	08020bd0 	.word	0x08020bd0
 8019058:	08020ca8 	.word	0x08020ca8
 801905c:	08020c80 	.word	0x08020c80
 8019060:	7ff00000 	.word	0x7ff00000
 8019064:	7ca00000 	.word	0x7ca00000
 8019068:	fff80000 	.word	0xfff80000
 801906c:	7fefffff 	.word	0x7fefffff
 8019070:	f018 0310 	ands.w	r3, r8, #16
 8019074:	bf18      	it	ne
 8019076:	236a      	movne	r3, #106	; 0x6a
 8019078:	4da0      	ldr	r5, [pc, #640]	; (80192fc <_strtod_l+0x834>)
 801907a:	9304      	str	r3, [sp, #16]
 801907c:	4650      	mov	r0, sl
 801907e:	4659      	mov	r1, fp
 8019080:	2300      	movs	r3, #0
 8019082:	f1b8 0f00 	cmp.w	r8, #0
 8019086:	f300 810a 	bgt.w	801929e <_strtod_l+0x7d6>
 801908a:	b10b      	cbz	r3, 8019090 <_strtod_l+0x5c8>
 801908c:	4682      	mov	sl, r0
 801908e:	468b      	mov	fp, r1
 8019090:	9b04      	ldr	r3, [sp, #16]
 8019092:	b1bb      	cbz	r3, 80190c4 <_strtod_l+0x5fc>
 8019094:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8019098:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801909c:	2b00      	cmp	r3, #0
 801909e:	4659      	mov	r1, fp
 80190a0:	dd10      	ble.n	80190c4 <_strtod_l+0x5fc>
 80190a2:	2b1f      	cmp	r3, #31
 80190a4:	f340 8107 	ble.w	80192b6 <_strtod_l+0x7ee>
 80190a8:	2b34      	cmp	r3, #52	; 0x34
 80190aa:	bfde      	ittt	le
 80190ac:	3b20      	suble	r3, #32
 80190ae:	f04f 32ff 	movle.w	r2, #4294967295
 80190b2:	fa02 f303 	lslle.w	r3, r2, r3
 80190b6:	f04f 0a00 	mov.w	sl, #0
 80190ba:	bfcc      	ite	gt
 80190bc:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80190c0:	ea03 0b01 	andle.w	fp, r3, r1
 80190c4:	2200      	movs	r2, #0
 80190c6:	2300      	movs	r3, #0
 80190c8:	4650      	mov	r0, sl
 80190ca:	4659      	mov	r1, fp
 80190cc:	f7e7 fd0c 	bl	8000ae8 <__aeabi_dcmpeq>
 80190d0:	2800      	cmp	r0, #0
 80190d2:	d1ac      	bne.n	801902e <_strtod_l+0x566>
 80190d4:	9b07      	ldr	r3, [sp, #28]
 80190d6:	9300      	str	r3, [sp, #0]
 80190d8:	9a05      	ldr	r2, [sp, #20]
 80190da:	9908      	ldr	r1, [sp, #32]
 80190dc:	4623      	mov	r3, r4
 80190de:	4648      	mov	r0, r9
 80190e0:	f001 fe66 	bl	801adb0 <__s2b>
 80190e4:	9007      	str	r0, [sp, #28]
 80190e6:	2800      	cmp	r0, #0
 80190e8:	f43f af08 	beq.w	8018efc <_strtod_l+0x434>
 80190ec:	9a06      	ldr	r2, [sp, #24]
 80190ee:	9b06      	ldr	r3, [sp, #24]
 80190f0:	2a00      	cmp	r2, #0
 80190f2:	f1c3 0300 	rsb	r3, r3, #0
 80190f6:	bfa8      	it	ge
 80190f8:	2300      	movge	r3, #0
 80190fa:	930e      	str	r3, [sp, #56]	; 0x38
 80190fc:	2400      	movs	r4, #0
 80190fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8019102:	9316      	str	r3, [sp, #88]	; 0x58
 8019104:	46a0      	mov	r8, r4
 8019106:	9b07      	ldr	r3, [sp, #28]
 8019108:	4648      	mov	r0, r9
 801910a:	6859      	ldr	r1, [r3, #4]
 801910c:	f001 fdca 	bl	801aca4 <_Balloc>
 8019110:	9005      	str	r0, [sp, #20]
 8019112:	2800      	cmp	r0, #0
 8019114:	f43f aef6 	beq.w	8018f04 <_strtod_l+0x43c>
 8019118:	9b07      	ldr	r3, [sp, #28]
 801911a:	691a      	ldr	r2, [r3, #16]
 801911c:	3202      	adds	r2, #2
 801911e:	f103 010c 	add.w	r1, r3, #12
 8019122:	0092      	lsls	r2, r2, #2
 8019124:	300c      	adds	r0, #12
 8019126:	f7fe fea6 	bl	8017e76 <memcpy>
 801912a:	aa1e      	add	r2, sp, #120	; 0x78
 801912c:	a91d      	add	r1, sp, #116	; 0x74
 801912e:	ec4b ab10 	vmov	d0, sl, fp
 8019132:	4648      	mov	r0, r9
 8019134:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8019138:	f002 f8f6 	bl	801b328 <__d2b>
 801913c:	901c      	str	r0, [sp, #112]	; 0x70
 801913e:	2800      	cmp	r0, #0
 8019140:	f43f aee0 	beq.w	8018f04 <_strtod_l+0x43c>
 8019144:	2101      	movs	r1, #1
 8019146:	4648      	mov	r0, r9
 8019148:	f001 febe 	bl	801aec8 <__i2b>
 801914c:	4680      	mov	r8, r0
 801914e:	2800      	cmp	r0, #0
 8019150:	f43f aed8 	beq.w	8018f04 <_strtod_l+0x43c>
 8019154:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8019156:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8019158:	2e00      	cmp	r6, #0
 801915a:	bfab      	itete	ge
 801915c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801915e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8019160:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8019162:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8019164:	bfac      	ite	ge
 8019166:	18f7      	addge	r7, r6, r3
 8019168:	1b9d      	sublt	r5, r3, r6
 801916a:	9b04      	ldr	r3, [sp, #16]
 801916c:	1af6      	subs	r6, r6, r3
 801916e:	4416      	add	r6, r2
 8019170:	4b63      	ldr	r3, [pc, #396]	; (8019300 <_strtod_l+0x838>)
 8019172:	3e01      	subs	r6, #1
 8019174:	429e      	cmp	r6, r3
 8019176:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801917a:	f280 80af 	bge.w	80192dc <_strtod_l+0x814>
 801917e:	1b9b      	subs	r3, r3, r6
 8019180:	2b1f      	cmp	r3, #31
 8019182:	eba2 0203 	sub.w	r2, r2, r3
 8019186:	f04f 0101 	mov.w	r1, #1
 801918a:	f300 809b 	bgt.w	80192c4 <_strtod_l+0x7fc>
 801918e:	fa01 f303 	lsl.w	r3, r1, r3
 8019192:	930f      	str	r3, [sp, #60]	; 0x3c
 8019194:	2300      	movs	r3, #0
 8019196:	930a      	str	r3, [sp, #40]	; 0x28
 8019198:	18be      	adds	r6, r7, r2
 801919a:	9b04      	ldr	r3, [sp, #16]
 801919c:	42b7      	cmp	r7, r6
 801919e:	4415      	add	r5, r2
 80191a0:	441d      	add	r5, r3
 80191a2:	463b      	mov	r3, r7
 80191a4:	bfa8      	it	ge
 80191a6:	4633      	movge	r3, r6
 80191a8:	42ab      	cmp	r3, r5
 80191aa:	bfa8      	it	ge
 80191ac:	462b      	movge	r3, r5
 80191ae:	2b00      	cmp	r3, #0
 80191b0:	bfc2      	ittt	gt
 80191b2:	1af6      	subgt	r6, r6, r3
 80191b4:	1aed      	subgt	r5, r5, r3
 80191b6:	1aff      	subgt	r7, r7, r3
 80191b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80191ba:	b1bb      	cbz	r3, 80191ec <_strtod_l+0x724>
 80191bc:	4641      	mov	r1, r8
 80191be:	461a      	mov	r2, r3
 80191c0:	4648      	mov	r0, r9
 80191c2:	f001 ff21 	bl	801b008 <__pow5mult>
 80191c6:	4680      	mov	r8, r0
 80191c8:	2800      	cmp	r0, #0
 80191ca:	f43f ae9b 	beq.w	8018f04 <_strtod_l+0x43c>
 80191ce:	4601      	mov	r1, r0
 80191d0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80191d2:	4648      	mov	r0, r9
 80191d4:	f001 fe81 	bl	801aeda <__multiply>
 80191d8:	900c      	str	r0, [sp, #48]	; 0x30
 80191da:	2800      	cmp	r0, #0
 80191dc:	f43f ae92 	beq.w	8018f04 <_strtod_l+0x43c>
 80191e0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80191e2:	4648      	mov	r0, r9
 80191e4:	f001 fd92 	bl	801ad0c <_Bfree>
 80191e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80191ea:	931c      	str	r3, [sp, #112]	; 0x70
 80191ec:	2e00      	cmp	r6, #0
 80191ee:	dc7a      	bgt.n	80192e6 <_strtod_l+0x81e>
 80191f0:	9b06      	ldr	r3, [sp, #24]
 80191f2:	2b00      	cmp	r3, #0
 80191f4:	dd08      	ble.n	8019208 <_strtod_l+0x740>
 80191f6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80191f8:	9905      	ldr	r1, [sp, #20]
 80191fa:	4648      	mov	r0, r9
 80191fc:	f001 ff04 	bl	801b008 <__pow5mult>
 8019200:	9005      	str	r0, [sp, #20]
 8019202:	2800      	cmp	r0, #0
 8019204:	f43f ae7e 	beq.w	8018f04 <_strtod_l+0x43c>
 8019208:	2d00      	cmp	r5, #0
 801920a:	dd08      	ble.n	801921e <_strtod_l+0x756>
 801920c:	462a      	mov	r2, r5
 801920e:	9905      	ldr	r1, [sp, #20]
 8019210:	4648      	mov	r0, r9
 8019212:	f001 ff47 	bl	801b0a4 <__lshift>
 8019216:	9005      	str	r0, [sp, #20]
 8019218:	2800      	cmp	r0, #0
 801921a:	f43f ae73 	beq.w	8018f04 <_strtod_l+0x43c>
 801921e:	2f00      	cmp	r7, #0
 8019220:	dd08      	ble.n	8019234 <_strtod_l+0x76c>
 8019222:	4641      	mov	r1, r8
 8019224:	463a      	mov	r2, r7
 8019226:	4648      	mov	r0, r9
 8019228:	f001 ff3c 	bl	801b0a4 <__lshift>
 801922c:	4680      	mov	r8, r0
 801922e:	2800      	cmp	r0, #0
 8019230:	f43f ae68 	beq.w	8018f04 <_strtod_l+0x43c>
 8019234:	9a05      	ldr	r2, [sp, #20]
 8019236:	991c      	ldr	r1, [sp, #112]	; 0x70
 8019238:	4648      	mov	r0, r9
 801923a:	f001 ffa1 	bl	801b180 <__mdiff>
 801923e:	4604      	mov	r4, r0
 8019240:	2800      	cmp	r0, #0
 8019242:	f43f ae5f 	beq.w	8018f04 <_strtod_l+0x43c>
 8019246:	68c3      	ldr	r3, [r0, #12]
 8019248:	930c      	str	r3, [sp, #48]	; 0x30
 801924a:	2300      	movs	r3, #0
 801924c:	60c3      	str	r3, [r0, #12]
 801924e:	4641      	mov	r1, r8
 8019250:	f001 ff7c 	bl	801b14c <__mcmp>
 8019254:	2800      	cmp	r0, #0
 8019256:	da55      	bge.n	8019304 <_strtod_l+0x83c>
 8019258:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801925a:	b9e3      	cbnz	r3, 8019296 <_strtod_l+0x7ce>
 801925c:	f1ba 0f00 	cmp.w	sl, #0
 8019260:	d119      	bne.n	8019296 <_strtod_l+0x7ce>
 8019262:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019266:	b9b3      	cbnz	r3, 8019296 <_strtod_l+0x7ce>
 8019268:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801926c:	0d1b      	lsrs	r3, r3, #20
 801926e:	051b      	lsls	r3, r3, #20
 8019270:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8019274:	d90f      	bls.n	8019296 <_strtod_l+0x7ce>
 8019276:	6963      	ldr	r3, [r4, #20]
 8019278:	b913      	cbnz	r3, 8019280 <_strtod_l+0x7b8>
 801927a:	6923      	ldr	r3, [r4, #16]
 801927c:	2b01      	cmp	r3, #1
 801927e:	dd0a      	ble.n	8019296 <_strtod_l+0x7ce>
 8019280:	4621      	mov	r1, r4
 8019282:	2201      	movs	r2, #1
 8019284:	4648      	mov	r0, r9
 8019286:	f001 ff0d 	bl	801b0a4 <__lshift>
 801928a:	4641      	mov	r1, r8
 801928c:	4604      	mov	r4, r0
 801928e:	f001 ff5d 	bl	801b14c <__mcmp>
 8019292:	2800      	cmp	r0, #0
 8019294:	dc67      	bgt.n	8019366 <_strtod_l+0x89e>
 8019296:	9b04      	ldr	r3, [sp, #16]
 8019298:	2b00      	cmp	r3, #0
 801929a:	d171      	bne.n	8019380 <_strtod_l+0x8b8>
 801929c:	e63d      	b.n	8018f1a <_strtod_l+0x452>
 801929e:	f018 0f01 	tst.w	r8, #1
 80192a2:	d004      	beq.n	80192ae <_strtod_l+0x7e6>
 80192a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80192a8:	f7e7 f9b6 	bl	8000618 <__aeabi_dmul>
 80192ac:	2301      	movs	r3, #1
 80192ae:	ea4f 0868 	mov.w	r8, r8, asr #1
 80192b2:	3508      	adds	r5, #8
 80192b4:	e6e5      	b.n	8019082 <_strtod_l+0x5ba>
 80192b6:	f04f 32ff 	mov.w	r2, #4294967295
 80192ba:	fa02 f303 	lsl.w	r3, r2, r3
 80192be:	ea03 0a0a 	and.w	sl, r3, sl
 80192c2:	e6ff      	b.n	80190c4 <_strtod_l+0x5fc>
 80192c4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80192c8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80192cc:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80192d0:	36e2      	adds	r6, #226	; 0xe2
 80192d2:	fa01 f306 	lsl.w	r3, r1, r6
 80192d6:	930a      	str	r3, [sp, #40]	; 0x28
 80192d8:	910f      	str	r1, [sp, #60]	; 0x3c
 80192da:	e75d      	b.n	8019198 <_strtod_l+0x6d0>
 80192dc:	2300      	movs	r3, #0
 80192de:	930a      	str	r3, [sp, #40]	; 0x28
 80192e0:	2301      	movs	r3, #1
 80192e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80192e4:	e758      	b.n	8019198 <_strtod_l+0x6d0>
 80192e6:	4632      	mov	r2, r6
 80192e8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80192ea:	4648      	mov	r0, r9
 80192ec:	f001 feda 	bl	801b0a4 <__lshift>
 80192f0:	901c      	str	r0, [sp, #112]	; 0x70
 80192f2:	2800      	cmp	r0, #0
 80192f4:	f47f af7c 	bne.w	80191f0 <_strtod_l+0x728>
 80192f8:	e604      	b.n	8018f04 <_strtod_l+0x43c>
 80192fa:	bf00      	nop
 80192fc:	08020be8 	.word	0x08020be8
 8019300:	fffffc02 	.word	0xfffffc02
 8019304:	465d      	mov	r5, fp
 8019306:	f040 8086 	bne.w	8019416 <_strtod_l+0x94e>
 801930a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801930c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019310:	b32a      	cbz	r2, 801935e <_strtod_l+0x896>
 8019312:	4aaf      	ldr	r2, [pc, #700]	; (80195d0 <_strtod_l+0xb08>)
 8019314:	4293      	cmp	r3, r2
 8019316:	d153      	bne.n	80193c0 <_strtod_l+0x8f8>
 8019318:	9b04      	ldr	r3, [sp, #16]
 801931a:	4650      	mov	r0, sl
 801931c:	b1d3      	cbz	r3, 8019354 <_strtod_l+0x88c>
 801931e:	4aad      	ldr	r2, [pc, #692]	; (80195d4 <_strtod_l+0xb0c>)
 8019320:	402a      	ands	r2, r5
 8019322:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8019326:	f04f 31ff 	mov.w	r1, #4294967295
 801932a:	d816      	bhi.n	801935a <_strtod_l+0x892>
 801932c:	0d12      	lsrs	r2, r2, #20
 801932e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8019332:	fa01 f303 	lsl.w	r3, r1, r3
 8019336:	4298      	cmp	r0, r3
 8019338:	d142      	bne.n	80193c0 <_strtod_l+0x8f8>
 801933a:	4ba7      	ldr	r3, [pc, #668]	; (80195d8 <_strtod_l+0xb10>)
 801933c:	429d      	cmp	r5, r3
 801933e:	d102      	bne.n	8019346 <_strtod_l+0x87e>
 8019340:	3001      	adds	r0, #1
 8019342:	f43f addf 	beq.w	8018f04 <_strtod_l+0x43c>
 8019346:	4ba3      	ldr	r3, [pc, #652]	; (80195d4 <_strtod_l+0xb0c>)
 8019348:	402b      	ands	r3, r5
 801934a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801934e:	f04f 0a00 	mov.w	sl, #0
 8019352:	e7a0      	b.n	8019296 <_strtod_l+0x7ce>
 8019354:	f04f 33ff 	mov.w	r3, #4294967295
 8019358:	e7ed      	b.n	8019336 <_strtod_l+0x86e>
 801935a:	460b      	mov	r3, r1
 801935c:	e7eb      	b.n	8019336 <_strtod_l+0x86e>
 801935e:	bb7b      	cbnz	r3, 80193c0 <_strtod_l+0x8f8>
 8019360:	f1ba 0f00 	cmp.w	sl, #0
 8019364:	d12c      	bne.n	80193c0 <_strtod_l+0x8f8>
 8019366:	9904      	ldr	r1, [sp, #16]
 8019368:	4a9a      	ldr	r2, [pc, #616]	; (80195d4 <_strtod_l+0xb0c>)
 801936a:	465b      	mov	r3, fp
 801936c:	b1f1      	cbz	r1, 80193ac <_strtod_l+0x8e4>
 801936e:	ea02 010b 	and.w	r1, r2, fp
 8019372:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8019376:	dc19      	bgt.n	80193ac <_strtod_l+0x8e4>
 8019378:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801937c:	f77f ae5b 	ble.w	8019036 <_strtod_l+0x56e>
 8019380:	4a96      	ldr	r2, [pc, #600]	; (80195dc <_strtod_l+0xb14>)
 8019382:	2300      	movs	r3, #0
 8019384:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8019388:	4650      	mov	r0, sl
 801938a:	4659      	mov	r1, fp
 801938c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8019390:	f7e7 f942 	bl	8000618 <__aeabi_dmul>
 8019394:	4682      	mov	sl, r0
 8019396:	468b      	mov	fp, r1
 8019398:	2900      	cmp	r1, #0
 801939a:	f47f adbe 	bne.w	8018f1a <_strtod_l+0x452>
 801939e:	2800      	cmp	r0, #0
 80193a0:	f47f adbb 	bne.w	8018f1a <_strtod_l+0x452>
 80193a4:	2322      	movs	r3, #34	; 0x22
 80193a6:	f8c9 3000 	str.w	r3, [r9]
 80193aa:	e5b6      	b.n	8018f1a <_strtod_l+0x452>
 80193ac:	4013      	ands	r3, r2
 80193ae:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80193b2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80193b6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80193ba:	f04f 3aff 	mov.w	sl, #4294967295
 80193be:	e76a      	b.n	8019296 <_strtod_l+0x7ce>
 80193c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80193c2:	b193      	cbz	r3, 80193ea <_strtod_l+0x922>
 80193c4:	422b      	tst	r3, r5
 80193c6:	f43f af66 	beq.w	8019296 <_strtod_l+0x7ce>
 80193ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80193cc:	9a04      	ldr	r2, [sp, #16]
 80193ce:	4650      	mov	r0, sl
 80193d0:	4659      	mov	r1, fp
 80193d2:	b173      	cbz	r3, 80193f2 <_strtod_l+0x92a>
 80193d4:	f7ff fb5c 	bl	8018a90 <sulp>
 80193d8:	4602      	mov	r2, r0
 80193da:	460b      	mov	r3, r1
 80193dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80193e0:	f7e6 ff64 	bl	80002ac <__adddf3>
 80193e4:	4682      	mov	sl, r0
 80193e6:	468b      	mov	fp, r1
 80193e8:	e755      	b.n	8019296 <_strtod_l+0x7ce>
 80193ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80193ec:	ea13 0f0a 	tst.w	r3, sl
 80193f0:	e7e9      	b.n	80193c6 <_strtod_l+0x8fe>
 80193f2:	f7ff fb4d 	bl	8018a90 <sulp>
 80193f6:	4602      	mov	r2, r0
 80193f8:	460b      	mov	r3, r1
 80193fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80193fe:	f7e6 ff53 	bl	80002a8 <__aeabi_dsub>
 8019402:	2200      	movs	r2, #0
 8019404:	2300      	movs	r3, #0
 8019406:	4682      	mov	sl, r0
 8019408:	468b      	mov	fp, r1
 801940a:	f7e7 fb6d 	bl	8000ae8 <__aeabi_dcmpeq>
 801940e:	2800      	cmp	r0, #0
 8019410:	f47f ae11 	bne.w	8019036 <_strtod_l+0x56e>
 8019414:	e73f      	b.n	8019296 <_strtod_l+0x7ce>
 8019416:	4641      	mov	r1, r8
 8019418:	4620      	mov	r0, r4
 801941a:	f001 ffd4 	bl	801b3c6 <__ratio>
 801941e:	ec57 6b10 	vmov	r6, r7, d0
 8019422:	2200      	movs	r2, #0
 8019424:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8019428:	ee10 0a10 	vmov	r0, s0
 801942c:	4639      	mov	r1, r7
 801942e:	f7e7 fb6f 	bl	8000b10 <__aeabi_dcmple>
 8019432:	2800      	cmp	r0, #0
 8019434:	d077      	beq.n	8019526 <_strtod_l+0xa5e>
 8019436:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019438:	2b00      	cmp	r3, #0
 801943a:	d04a      	beq.n	80194d2 <_strtod_l+0xa0a>
 801943c:	4b68      	ldr	r3, [pc, #416]	; (80195e0 <_strtod_l+0xb18>)
 801943e:	2200      	movs	r2, #0
 8019440:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8019444:	4f66      	ldr	r7, [pc, #408]	; (80195e0 <_strtod_l+0xb18>)
 8019446:	2600      	movs	r6, #0
 8019448:	4b62      	ldr	r3, [pc, #392]	; (80195d4 <_strtod_l+0xb0c>)
 801944a:	402b      	ands	r3, r5
 801944c:	930f      	str	r3, [sp, #60]	; 0x3c
 801944e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8019450:	4b64      	ldr	r3, [pc, #400]	; (80195e4 <_strtod_l+0xb1c>)
 8019452:	429a      	cmp	r2, r3
 8019454:	f040 80ce 	bne.w	80195f4 <_strtod_l+0xb2c>
 8019458:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801945c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8019460:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8019464:	ec4b ab10 	vmov	d0, sl, fp
 8019468:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 801946c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8019470:	f001 fee4 	bl	801b23c <__ulp>
 8019474:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8019478:	ec53 2b10 	vmov	r2, r3, d0
 801947c:	f7e7 f8cc 	bl	8000618 <__aeabi_dmul>
 8019480:	4652      	mov	r2, sl
 8019482:	465b      	mov	r3, fp
 8019484:	f7e6 ff12 	bl	80002ac <__adddf3>
 8019488:	460b      	mov	r3, r1
 801948a:	4952      	ldr	r1, [pc, #328]	; (80195d4 <_strtod_l+0xb0c>)
 801948c:	4a56      	ldr	r2, [pc, #344]	; (80195e8 <_strtod_l+0xb20>)
 801948e:	4019      	ands	r1, r3
 8019490:	4291      	cmp	r1, r2
 8019492:	4682      	mov	sl, r0
 8019494:	d95b      	bls.n	801954e <_strtod_l+0xa86>
 8019496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019498:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801949c:	4293      	cmp	r3, r2
 801949e:	d103      	bne.n	80194a8 <_strtod_l+0x9e0>
 80194a0:	9b08      	ldr	r3, [sp, #32]
 80194a2:	3301      	adds	r3, #1
 80194a4:	f43f ad2e 	beq.w	8018f04 <_strtod_l+0x43c>
 80194a8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80195d8 <_strtod_l+0xb10>
 80194ac:	f04f 3aff 	mov.w	sl, #4294967295
 80194b0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80194b2:	4648      	mov	r0, r9
 80194b4:	f001 fc2a 	bl	801ad0c <_Bfree>
 80194b8:	9905      	ldr	r1, [sp, #20]
 80194ba:	4648      	mov	r0, r9
 80194bc:	f001 fc26 	bl	801ad0c <_Bfree>
 80194c0:	4641      	mov	r1, r8
 80194c2:	4648      	mov	r0, r9
 80194c4:	f001 fc22 	bl	801ad0c <_Bfree>
 80194c8:	4621      	mov	r1, r4
 80194ca:	4648      	mov	r0, r9
 80194cc:	f001 fc1e 	bl	801ad0c <_Bfree>
 80194d0:	e619      	b.n	8019106 <_strtod_l+0x63e>
 80194d2:	f1ba 0f00 	cmp.w	sl, #0
 80194d6:	d11a      	bne.n	801950e <_strtod_l+0xa46>
 80194d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80194dc:	b9eb      	cbnz	r3, 801951a <_strtod_l+0xa52>
 80194de:	2200      	movs	r2, #0
 80194e0:	4b3f      	ldr	r3, [pc, #252]	; (80195e0 <_strtod_l+0xb18>)
 80194e2:	4630      	mov	r0, r6
 80194e4:	4639      	mov	r1, r7
 80194e6:	f7e7 fb09 	bl	8000afc <__aeabi_dcmplt>
 80194ea:	b9c8      	cbnz	r0, 8019520 <_strtod_l+0xa58>
 80194ec:	4630      	mov	r0, r6
 80194ee:	4639      	mov	r1, r7
 80194f0:	2200      	movs	r2, #0
 80194f2:	4b3e      	ldr	r3, [pc, #248]	; (80195ec <_strtod_l+0xb24>)
 80194f4:	f7e7 f890 	bl	8000618 <__aeabi_dmul>
 80194f8:	4606      	mov	r6, r0
 80194fa:	460f      	mov	r7, r1
 80194fc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8019500:	9618      	str	r6, [sp, #96]	; 0x60
 8019502:	9319      	str	r3, [sp, #100]	; 0x64
 8019504:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8019508:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801950c:	e79c      	b.n	8019448 <_strtod_l+0x980>
 801950e:	f1ba 0f01 	cmp.w	sl, #1
 8019512:	d102      	bne.n	801951a <_strtod_l+0xa52>
 8019514:	2d00      	cmp	r5, #0
 8019516:	f43f ad8e 	beq.w	8019036 <_strtod_l+0x56e>
 801951a:	2200      	movs	r2, #0
 801951c:	4b34      	ldr	r3, [pc, #208]	; (80195f0 <_strtod_l+0xb28>)
 801951e:	e78f      	b.n	8019440 <_strtod_l+0x978>
 8019520:	2600      	movs	r6, #0
 8019522:	4f32      	ldr	r7, [pc, #200]	; (80195ec <_strtod_l+0xb24>)
 8019524:	e7ea      	b.n	80194fc <_strtod_l+0xa34>
 8019526:	4b31      	ldr	r3, [pc, #196]	; (80195ec <_strtod_l+0xb24>)
 8019528:	4630      	mov	r0, r6
 801952a:	4639      	mov	r1, r7
 801952c:	2200      	movs	r2, #0
 801952e:	f7e7 f873 	bl	8000618 <__aeabi_dmul>
 8019532:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019534:	4606      	mov	r6, r0
 8019536:	460f      	mov	r7, r1
 8019538:	b933      	cbnz	r3, 8019548 <_strtod_l+0xa80>
 801953a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801953e:	9010      	str	r0, [sp, #64]	; 0x40
 8019540:	9311      	str	r3, [sp, #68]	; 0x44
 8019542:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8019546:	e7df      	b.n	8019508 <_strtod_l+0xa40>
 8019548:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801954c:	e7f9      	b.n	8019542 <_strtod_l+0xa7a>
 801954e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8019552:	9b04      	ldr	r3, [sp, #16]
 8019554:	2b00      	cmp	r3, #0
 8019556:	d1ab      	bne.n	80194b0 <_strtod_l+0x9e8>
 8019558:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801955c:	0d1b      	lsrs	r3, r3, #20
 801955e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8019560:	051b      	lsls	r3, r3, #20
 8019562:	429a      	cmp	r2, r3
 8019564:	465d      	mov	r5, fp
 8019566:	d1a3      	bne.n	80194b0 <_strtod_l+0x9e8>
 8019568:	4639      	mov	r1, r7
 801956a:	4630      	mov	r0, r6
 801956c:	f7e7 fb04 	bl	8000b78 <__aeabi_d2iz>
 8019570:	f7e6 ffe8 	bl	8000544 <__aeabi_i2d>
 8019574:	460b      	mov	r3, r1
 8019576:	4602      	mov	r2, r0
 8019578:	4639      	mov	r1, r7
 801957a:	4630      	mov	r0, r6
 801957c:	f7e6 fe94 	bl	80002a8 <__aeabi_dsub>
 8019580:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019582:	4606      	mov	r6, r0
 8019584:	460f      	mov	r7, r1
 8019586:	b933      	cbnz	r3, 8019596 <_strtod_l+0xace>
 8019588:	f1ba 0f00 	cmp.w	sl, #0
 801958c:	d103      	bne.n	8019596 <_strtod_l+0xace>
 801958e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8019592:	2d00      	cmp	r5, #0
 8019594:	d06d      	beq.n	8019672 <_strtod_l+0xbaa>
 8019596:	a30a      	add	r3, pc, #40	; (adr r3, 80195c0 <_strtod_l+0xaf8>)
 8019598:	e9d3 2300 	ldrd	r2, r3, [r3]
 801959c:	4630      	mov	r0, r6
 801959e:	4639      	mov	r1, r7
 80195a0:	f7e7 faac 	bl	8000afc <__aeabi_dcmplt>
 80195a4:	2800      	cmp	r0, #0
 80195a6:	f47f acb8 	bne.w	8018f1a <_strtod_l+0x452>
 80195aa:	a307      	add	r3, pc, #28	; (adr r3, 80195c8 <_strtod_l+0xb00>)
 80195ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80195b0:	4630      	mov	r0, r6
 80195b2:	4639      	mov	r1, r7
 80195b4:	f7e7 fac0 	bl	8000b38 <__aeabi_dcmpgt>
 80195b8:	2800      	cmp	r0, #0
 80195ba:	f43f af79 	beq.w	80194b0 <_strtod_l+0x9e8>
 80195be:	e4ac      	b.n	8018f1a <_strtod_l+0x452>
 80195c0:	94a03595 	.word	0x94a03595
 80195c4:	3fdfffff 	.word	0x3fdfffff
 80195c8:	35afe535 	.word	0x35afe535
 80195cc:	3fe00000 	.word	0x3fe00000
 80195d0:	000fffff 	.word	0x000fffff
 80195d4:	7ff00000 	.word	0x7ff00000
 80195d8:	7fefffff 	.word	0x7fefffff
 80195dc:	39500000 	.word	0x39500000
 80195e0:	3ff00000 	.word	0x3ff00000
 80195e4:	7fe00000 	.word	0x7fe00000
 80195e8:	7c9fffff 	.word	0x7c9fffff
 80195ec:	3fe00000 	.word	0x3fe00000
 80195f0:	bff00000 	.word	0xbff00000
 80195f4:	9b04      	ldr	r3, [sp, #16]
 80195f6:	b333      	cbz	r3, 8019646 <_strtod_l+0xb7e>
 80195f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80195fa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80195fe:	d822      	bhi.n	8019646 <_strtod_l+0xb7e>
 8019600:	a327      	add	r3, pc, #156	; (adr r3, 80196a0 <_strtod_l+0xbd8>)
 8019602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019606:	4630      	mov	r0, r6
 8019608:	4639      	mov	r1, r7
 801960a:	f7e7 fa81 	bl	8000b10 <__aeabi_dcmple>
 801960e:	b1a0      	cbz	r0, 801963a <_strtod_l+0xb72>
 8019610:	4639      	mov	r1, r7
 8019612:	4630      	mov	r0, r6
 8019614:	f7e7 fad8 	bl	8000bc8 <__aeabi_d2uiz>
 8019618:	2800      	cmp	r0, #0
 801961a:	bf08      	it	eq
 801961c:	2001      	moveq	r0, #1
 801961e:	f7e6 ff81 	bl	8000524 <__aeabi_ui2d>
 8019622:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019624:	4606      	mov	r6, r0
 8019626:	460f      	mov	r7, r1
 8019628:	bb03      	cbnz	r3, 801966c <_strtod_l+0xba4>
 801962a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801962e:	9012      	str	r0, [sp, #72]	; 0x48
 8019630:	9313      	str	r3, [sp, #76]	; 0x4c
 8019632:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8019636:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801963a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801963c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801963e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8019642:	1a9b      	subs	r3, r3, r2
 8019644:	930b      	str	r3, [sp, #44]	; 0x2c
 8019646:	ed9d 0b08 	vldr	d0, [sp, #32]
 801964a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801964e:	f001 fdf5 	bl	801b23c <__ulp>
 8019652:	4650      	mov	r0, sl
 8019654:	ec53 2b10 	vmov	r2, r3, d0
 8019658:	4659      	mov	r1, fp
 801965a:	f7e6 ffdd 	bl	8000618 <__aeabi_dmul>
 801965e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8019662:	f7e6 fe23 	bl	80002ac <__adddf3>
 8019666:	4682      	mov	sl, r0
 8019668:	468b      	mov	fp, r1
 801966a:	e772      	b.n	8019552 <_strtod_l+0xa8a>
 801966c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8019670:	e7df      	b.n	8019632 <_strtod_l+0xb6a>
 8019672:	a30d      	add	r3, pc, #52	; (adr r3, 80196a8 <_strtod_l+0xbe0>)
 8019674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019678:	f7e7 fa40 	bl	8000afc <__aeabi_dcmplt>
 801967c:	e79c      	b.n	80195b8 <_strtod_l+0xaf0>
 801967e:	2300      	movs	r3, #0
 8019680:	930d      	str	r3, [sp, #52]	; 0x34
 8019682:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8019684:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8019686:	6013      	str	r3, [r2, #0]
 8019688:	f7ff ba61 	b.w	8018b4e <_strtod_l+0x86>
 801968c:	2b65      	cmp	r3, #101	; 0x65
 801968e:	f04f 0200 	mov.w	r2, #0
 8019692:	f43f ab4e 	beq.w	8018d32 <_strtod_l+0x26a>
 8019696:	2101      	movs	r1, #1
 8019698:	4614      	mov	r4, r2
 801969a:	9104      	str	r1, [sp, #16]
 801969c:	f7ff bacb 	b.w	8018c36 <_strtod_l+0x16e>
 80196a0:	ffc00000 	.word	0xffc00000
 80196a4:	41dfffff 	.word	0x41dfffff
 80196a8:	94a03595 	.word	0x94a03595
 80196ac:	3fcfffff 	.word	0x3fcfffff

080196b0 <strtod>:
 80196b0:	4b07      	ldr	r3, [pc, #28]	; (80196d0 <strtod+0x20>)
 80196b2:	4a08      	ldr	r2, [pc, #32]	; (80196d4 <strtod+0x24>)
 80196b4:	b410      	push	{r4}
 80196b6:	681c      	ldr	r4, [r3, #0]
 80196b8:	6a23      	ldr	r3, [r4, #32]
 80196ba:	2b00      	cmp	r3, #0
 80196bc:	bf08      	it	eq
 80196be:	4613      	moveq	r3, r2
 80196c0:	460a      	mov	r2, r1
 80196c2:	4601      	mov	r1, r0
 80196c4:	4620      	mov	r0, r4
 80196c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80196ca:	f7ff b9fd 	b.w	8018ac8 <_strtod_l>
 80196ce:	bf00      	nop
 80196d0:	20000074 	.word	0x20000074
 80196d4:	200000d8 	.word	0x200000d8

080196d8 <_strtol_l.isra.0>:
 80196d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80196dc:	4680      	mov	r8, r0
 80196de:	4689      	mov	r9, r1
 80196e0:	4692      	mov	sl, r2
 80196e2:	461e      	mov	r6, r3
 80196e4:	460f      	mov	r7, r1
 80196e6:	463d      	mov	r5, r7
 80196e8:	9808      	ldr	r0, [sp, #32]
 80196ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80196ee:	f7fe fb8d 	bl	8017e0c <__locale_ctype_ptr_l>
 80196f2:	4420      	add	r0, r4
 80196f4:	7843      	ldrb	r3, [r0, #1]
 80196f6:	f013 0308 	ands.w	r3, r3, #8
 80196fa:	d132      	bne.n	8019762 <_strtol_l.isra.0+0x8a>
 80196fc:	2c2d      	cmp	r4, #45	; 0x2d
 80196fe:	d132      	bne.n	8019766 <_strtol_l.isra.0+0x8e>
 8019700:	787c      	ldrb	r4, [r7, #1]
 8019702:	1cbd      	adds	r5, r7, #2
 8019704:	2201      	movs	r2, #1
 8019706:	2e00      	cmp	r6, #0
 8019708:	d05d      	beq.n	80197c6 <_strtol_l.isra.0+0xee>
 801970a:	2e10      	cmp	r6, #16
 801970c:	d109      	bne.n	8019722 <_strtol_l.isra.0+0x4a>
 801970e:	2c30      	cmp	r4, #48	; 0x30
 8019710:	d107      	bne.n	8019722 <_strtol_l.isra.0+0x4a>
 8019712:	782b      	ldrb	r3, [r5, #0]
 8019714:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8019718:	2b58      	cmp	r3, #88	; 0x58
 801971a:	d14f      	bne.n	80197bc <_strtol_l.isra.0+0xe4>
 801971c:	786c      	ldrb	r4, [r5, #1]
 801971e:	2610      	movs	r6, #16
 8019720:	3502      	adds	r5, #2
 8019722:	2a00      	cmp	r2, #0
 8019724:	bf14      	ite	ne
 8019726:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801972a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801972e:	2700      	movs	r7, #0
 8019730:	fbb1 fcf6 	udiv	ip, r1, r6
 8019734:	4638      	mov	r0, r7
 8019736:	fb06 1e1c 	mls	lr, r6, ip, r1
 801973a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801973e:	2b09      	cmp	r3, #9
 8019740:	d817      	bhi.n	8019772 <_strtol_l.isra.0+0x9a>
 8019742:	461c      	mov	r4, r3
 8019744:	42a6      	cmp	r6, r4
 8019746:	dd23      	ble.n	8019790 <_strtol_l.isra.0+0xb8>
 8019748:	1c7b      	adds	r3, r7, #1
 801974a:	d007      	beq.n	801975c <_strtol_l.isra.0+0x84>
 801974c:	4584      	cmp	ip, r0
 801974e:	d31c      	bcc.n	801978a <_strtol_l.isra.0+0xb2>
 8019750:	d101      	bne.n	8019756 <_strtol_l.isra.0+0x7e>
 8019752:	45a6      	cmp	lr, r4
 8019754:	db19      	blt.n	801978a <_strtol_l.isra.0+0xb2>
 8019756:	fb00 4006 	mla	r0, r0, r6, r4
 801975a:	2701      	movs	r7, #1
 801975c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019760:	e7eb      	b.n	801973a <_strtol_l.isra.0+0x62>
 8019762:	462f      	mov	r7, r5
 8019764:	e7bf      	b.n	80196e6 <_strtol_l.isra.0+0xe>
 8019766:	2c2b      	cmp	r4, #43	; 0x2b
 8019768:	bf04      	itt	eq
 801976a:	1cbd      	addeq	r5, r7, #2
 801976c:	787c      	ldrbeq	r4, [r7, #1]
 801976e:	461a      	mov	r2, r3
 8019770:	e7c9      	b.n	8019706 <_strtol_l.isra.0+0x2e>
 8019772:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8019776:	2b19      	cmp	r3, #25
 8019778:	d801      	bhi.n	801977e <_strtol_l.isra.0+0xa6>
 801977a:	3c37      	subs	r4, #55	; 0x37
 801977c:	e7e2      	b.n	8019744 <_strtol_l.isra.0+0x6c>
 801977e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8019782:	2b19      	cmp	r3, #25
 8019784:	d804      	bhi.n	8019790 <_strtol_l.isra.0+0xb8>
 8019786:	3c57      	subs	r4, #87	; 0x57
 8019788:	e7dc      	b.n	8019744 <_strtol_l.isra.0+0x6c>
 801978a:	f04f 37ff 	mov.w	r7, #4294967295
 801978e:	e7e5      	b.n	801975c <_strtol_l.isra.0+0x84>
 8019790:	1c7b      	adds	r3, r7, #1
 8019792:	d108      	bne.n	80197a6 <_strtol_l.isra.0+0xce>
 8019794:	2322      	movs	r3, #34	; 0x22
 8019796:	f8c8 3000 	str.w	r3, [r8]
 801979a:	4608      	mov	r0, r1
 801979c:	f1ba 0f00 	cmp.w	sl, #0
 80197a0:	d107      	bne.n	80197b2 <_strtol_l.isra.0+0xda>
 80197a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80197a6:	b102      	cbz	r2, 80197aa <_strtol_l.isra.0+0xd2>
 80197a8:	4240      	negs	r0, r0
 80197aa:	f1ba 0f00 	cmp.w	sl, #0
 80197ae:	d0f8      	beq.n	80197a2 <_strtol_l.isra.0+0xca>
 80197b0:	b10f      	cbz	r7, 80197b6 <_strtol_l.isra.0+0xde>
 80197b2:	f105 39ff 	add.w	r9, r5, #4294967295
 80197b6:	f8ca 9000 	str.w	r9, [sl]
 80197ba:	e7f2      	b.n	80197a2 <_strtol_l.isra.0+0xca>
 80197bc:	2430      	movs	r4, #48	; 0x30
 80197be:	2e00      	cmp	r6, #0
 80197c0:	d1af      	bne.n	8019722 <_strtol_l.isra.0+0x4a>
 80197c2:	2608      	movs	r6, #8
 80197c4:	e7ad      	b.n	8019722 <_strtol_l.isra.0+0x4a>
 80197c6:	2c30      	cmp	r4, #48	; 0x30
 80197c8:	d0a3      	beq.n	8019712 <_strtol_l.isra.0+0x3a>
 80197ca:	260a      	movs	r6, #10
 80197cc:	e7a9      	b.n	8019722 <_strtol_l.isra.0+0x4a>
	...

080197d0 <strtol>:
 80197d0:	4b08      	ldr	r3, [pc, #32]	; (80197f4 <strtol+0x24>)
 80197d2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80197d4:	681c      	ldr	r4, [r3, #0]
 80197d6:	4d08      	ldr	r5, [pc, #32]	; (80197f8 <strtol+0x28>)
 80197d8:	6a23      	ldr	r3, [r4, #32]
 80197da:	2b00      	cmp	r3, #0
 80197dc:	bf08      	it	eq
 80197de:	462b      	moveq	r3, r5
 80197e0:	9300      	str	r3, [sp, #0]
 80197e2:	4613      	mov	r3, r2
 80197e4:	460a      	mov	r2, r1
 80197e6:	4601      	mov	r1, r0
 80197e8:	4620      	mov	r0, r4
 80197ea:	f7ff ff75 	bl	80196d8 <_strtol_l.isra.0>
 80197ee:	b003      	add	sp, #12
 80197f0:	bd30      	pop	{r4, r5, pc}
 80197f2:	bf00      	nop
 80197f4:	20000074 	.word	0x20000074
 80197f8:	200000d8 	.word	0x200000d8

080197fc <__ascii_wctomb>:
 80197fc:	b149      	cbz	r1, 8019812 <__ascii_wctomb+0x16>
 80197fe:	2aff      	cmp	r2, #255	; 0xff
 8019800:	bf85      	ittet	hi
 8019802:	238a      	movhi	r3, #138	; 0x8a
 8019804:	6003      	strhi	r3, [r0, #0]
 8019806:	700a      	strbls	r2, [r1, #0]
 8019808:	f04f 30ff 	movhi.w	r0, #4294967295
 801980c:	bf98      	it	ls
 801980e:	2001      	movls	r0, #1
 8019810:	4770      	bx	lr
 8019812:	4608      	mov	r0, r1
 8019814:	4770      	bx	lr

08019816 <quorem>:
 8019816:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801981a:	6903      	ldr	r3, [r0, #16]
 801981c:	690c      	ldr	r4, [r1, #16]
 801981e:	42a3      	cmp	r3, r4
 8019820:	4680      	mov	r8, r0
 8019822:	f2c0 8082 	blt.w	801992a <quorem+0x114>
 8019826:	3c01      	subs	r4, #1
 8019828:	f101 0714 	add.w	r7, r1, #20
 801982c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8019830:	f100 0614 	add.w	r6, r0, #20
 8019834:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8019838:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801983c:	eb06 030c 	add.w	r3, r6, ip
 8019840:	3501      	adds	r5, #1
 8019842:	eb07 090c 	add.w	r9, r7, ip
 8019846:	9301      	str	r3, [sp, #4]
 8019848:	fbb0 f5f5 	udiv	r5, r0, r5
 801984c:	b395      	cbz	r5, 80198b4 <quorem+0x9e>
 801984e:	f04f 0a00 	mov.w	sl, #0
 8019852:	4638      	mov	r0, r7
 8019854:	46b6      	mov	lr, r6
 8019856:	46d3      	mov	fp, sl
 8019858:	f850 2b04 	ldr.w	r2, [r0], #4
 801985c:	b293      	uxth	r3, r2
 801985e:	fb05 a303 	mla	r3, r5, r3, sl
 8019862:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019866:	b29b      	uxth	r3, r3
 8019868:	ebab 0303 	sub.w	r3, fp, r3
 801986c:	0c12      	lsrs	r2, r2, #16
 801986e:	f8de b000 	ldr.w	fp, [lr]
 8019872:	fb05 a202 	mla	r2, r5, r2, sl
 8019876:	fa13 f38b 	uxtah	r3, r3, fp
 801987a:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801987e:	fa1f fb82 	uxth.w	fp, r2
 8019882:	f8de 2000 	ldr.w	r2, [lr]
 8019886:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801988a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801988e:	b29b      	uxth	r3, r3
 8019890:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019894:	4581      	cmp	r9, r0
 8019896:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801989a:	f84e 3b04 	str.w	r3, [lr], #4
 801989e:	d2db      	bcs.n	8019858 <quorem+0x42>
 80198a0:	f856 300c 	ldr.w	r3, [r6, ip]
 80198a4:	b933      	cbnz	r3, 80198b4 <quorem+0x9e>
 80198a6:	9b01      	ldr	r3, [sp, #4]
 80198a8:	3b04      	subs	r3, #4
 80198aa:	429e      	cmp	r6, r3
 80198ac:	461a      	mov	r2, r3
 80198ae:	d330      	bcc.n	8019912 <quorem+0xfc>
 80198b0:	f8c8 4010 	str.w	r4, [r8, #16]
 80198b4:	4640      	mov	r0, r8
 80198b6:	f001 fc49 	bl	801b14c <__mcmp>
 80198ba:	2800      	cmp	r0, #0
 80198bc:	db25      	blt.n	801990a <quorem+0xf4>
 80198be:	3501      	adds	r5, #1
 80198c0:	4630      	mov	r0, r6
 80198c2:	f04f 0c00 	mov.w	ip, #0
 80198c6:	f857 2b04 	ldr.w	r2, [r7], #4
 80198ca:	f8d0 e000 	ldr.w	lr, [r0]
 80198ce:	b293      	uxth	r3, r2
 80198d0:	ebac 0303 	sub.w	r3, ip, r3
 80198d4:	0c12      	lsrs	r2, r2, #16
 80198d6:	fa13 f38e 	uxtah	r3, r3, lr
 80198da:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80198de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80198e2:	b29b      	uxth	r3, r3
 80198e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80198e8:	45b9      	cmp	r9, r7
 80198ea:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80198ee:	f840 3b04 	str.w	r3, [r0], #4
 80198f2:	d2e8      	bcs.n	80198c6 <quorem+0xb0>
 80198f4:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80198f8:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80198fc:	b92a      	cbnz	r2, 801990a <quorem+0xf4>
 80198fe:	3b04      	subs	r3, #4
 8019900:	429e      	cmp	r6, r3
 8019902:	461a      	mov	r2, r3
 8019904:	d30b      	bcc.n	801991e <quorem+0x108>
 8019906:	f8c8 4010 	str.w	r4, [r8, #16]
 801990a:	4628      	mov	r0, r5
 801990c:	b003      	add	sp, #12
 801990e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019912:	6812      	ldr	r2, [r2, #0]
 8019914:	3b04      	subs	r3, #4
 8019916:	2a00      	cmp	r2, #0
 8019918:	d1ca      	bne.n	80198b0 <quorem+0x9a>
 801991a:	3c01      	subs	r4, #1
 801991c:	e7c5      	b.n	80198aa <quorem+0x94>
 801991e:	6812      	ldr	r2, [r2, #0]
 8019920:	3b04      	subs	r3, #4
 8019922:	2a00      	cmp	r2, #0
 8019924:	d1ef      	bne.n	8019906 <quorem+0xf0>
 8019926:	3c01      	subs	r4, #1
 8019928:	e7ea      	b.n	8019900 <quorem+0xea>
 801992a:	2000      	movs	r0, #0
 801992c:	e7ee      	b.n	801990c <quorem+0xf6>
	...

08019930 <_dtoa_r>:
 8019930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019934:	ec57 6b10 	vmov	r6, r7, d0
 8019938:	b097      	sub	sp, #92	; 0x5c
 801993a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801993c:	9106      	str	r1, [sp, #24]
 801993e:	4604      	mov	r4, r0
 8019940:	920b      	str	r2, [sp, #44]	; 0x2c
 8019942:	9312      	str	r3, [sp, #72]	; 0x48
 8019944:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8019948:	e9cd 6700 	strd	r6, r7, [sp]
 801994c:	b93d      	cbnz	r5, 801995e <_dtoa_r+0x2e>
 801994e:	2010      	movs	r0, #16
 8019950:	f7fe fa60 	bl	8017e14 <malloc>
 8019954:	6260      	str	r0, [r4, #36]	; 0x24
 8019956:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801995a:	6005      	str	r5, [r0, #0]
 801995c:	60c5      	str	r5, [r0, #12]
 801995e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019960:	6819      	ldr	r1, [r3, #0]
 8019962:	b151      	cbz	r1, 801997a <_dtoa_r+0x4a>
 8019964:	685a      	ldr	r2, [r3, #4]
 8019966:	604a      	str	r2, [r1, #4]
 8019968:	2301      	movs	r3, #1
 801996a:	4093      	lsls	r3, r2
 801996c:	608b      	str	r3, [r1, #8]
 801996e:	4620      	mov	r0, r4
 8019970:	f001 f9cc 	bl	801ad0c <_Bfree>
 8019974:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019976:	2200      	movs	r2, #0
 8019978:	601a      	str	r2, [r3, #0]
 801997a:	1e3b      	subs	r3, r7, #0
 801997c:	bfbb      	ittet	lt
 801997e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8019982:	9301      	strlt	r3, [sp, #4]
 8019984:	2300      	movge	r3, #0
 8019986:	2201      	movlt	r2, #1
 8019988:	bfac      	ite	ge
 801998a:	f8c8 3000 	strge.w	r3, [r8]
 801998e:	f8c8 2000 	strlt.w	r2, [r8]
 8019992:	4baf      	ldr	r3, [pc, #700]	; (8019c50 <_dtoa_r+0x320>)
 8019994:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8019998:	ea33 0308 	bics.w	r3, r3, r8
 801999c:	d114      	bne.n	80199c8 <_dtoa_r+0x98>
 801999e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80199a0:	f242 730f 	movw	r3, #9999	; 0x270f
 80199a4:	6013      	str	r3, [r2, #0]
 80199a6:	9b00      	ldr	r3, [sp, #0]
 80199a8:	b923      	cbnz	r3, 80199b4 <_dtoa_r+0x84>
 80199aa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80199ae:	2800      	cmp	r0, #0
 80199b0:	f000 8542 	beq.w	801a438 <_dtoa_r+0xb08>
 80199b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80199b6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8019c64 <_dtoa_r+0x334>
 80199ba:	2b00      	cmp	r3, #0
 80199bc:	f000 8544 	beq.w	801a448 <_dtoa_r+0xb18>
 80199c0:	f10b 0303 	add.w	r3, fp, #3
 80199c4:	f000 bd3e 	b.w	801a444 <_dtoa_r+0xb14>
 80199c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80199cc:	2200      	movs	r2, #0
 80199ce:	2300      	movs	r3, #0
 80199d0:	4630      	mov	r0, r6
 80199d2:	4639      	mov	r1, r7
 80199d4:	f7e7 f888 	bl	8000ae8 <__aeabi_dcmpeq>
 80199d8:	4681      	mov	r9, r0
 80199da:	b168      	cbz	r0, 80199f8 <_dtoa_r+0xc8>
 80199dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80199de:	2301      	movs	r3, #1
 80199e0:	6013      	str	r3, [r2, #0]
 80199e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80199e4:	2b00      	cmp	r3, #0
 80199e6:	f000 8524 	beq.w	801a432 <_dtoa_r+0xb02>
 80199ea:	4b9a      	ldr	r3, [pc, #616]	; (8019c54 <_dtoa_r+0x324>)
 80199ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80199ee:	f103 3bff 	add.w	fp, r3, #4294967295
 80199f2:	6013      	str	r3, [r2, #0]
 80199f4:	f000 bd28 	b.w	801a448 <_dtoa_r+0xb18>
 80199f8:	aa14      	add	r2, sp, #80	; 0x50
 80199fa:	a915      	add	r1, sp, #84	; 0x54
 80199fc:	ec47 6b10 	vmov	d0, r6, r7
 8019a00:	4620      	mov	r0, r4
 8019a02:	f001 fc91 	bl	801b328 <__d2b>
 8019a06:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8019a0a:	9004      	str	r0, [sp, #16]
 8019a0c:	2d00      	cmp	r5, #0
 8019a0e:	d07c      	beq.n	8019b0a <_dtoa_r+0x1da>
 8019a10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8019a14:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8019a18:	46b2      	mov	sl, r6
 8019a1a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8019a1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8019a22:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8019a26:	2200      	movs	r2, #0
 8019a28:	4b8b      	ldr	r3, [pc, #556]	; (8019c58 <_dtoa_r+0x328>)
 8019a2a:	4650      	mov	r0, sl
 8019a2c:	4659      	mov	r1, fp
 8019a2e:	f7e6 fc3b 	bl	80002a8 <__aeabi_dsub>
 8019a32:	a381      	add	r3, pc, #516	; (adr r3, 8019c38 <_dtoa_r+0x308>)
 8019a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a38:	f7e6 fdee 	bl	8000618 <__aeabi_dmul>
 8019a3c:	a380      	add	r3, pc, #512	; (adr r3, 8019c40 <_dtoa_r+0x310>)
 8019a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a42:	f7e6 fc33 	bl	80002ac <__adddf3>
 8019a46:	4606      	mov	r6, r0
 8019a48:	4628      	mov	r0, r5
 8019a4a:	460f      	mov	r7, r1
 8019a4c:	f7e6 fd7a 	bl	8000544 <__aeabi_i2d>
 8019a50:	a37d      	add	r3, pc, #500	; (adr r3, 8019c48 <_dtoa_r+0x318>)
 8019a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a56:	f7e6 fddf 	bl	8000618 <__aeabi_dmul>
 8019a5a:	4602      	mov	r2, r0
 8019a5c:	460b      	mov	r3, r1
 8019a5e:	4630      	mov	r0, r6
 8019a60:	4639      	mov	r1, r7
 8019a62:	f7e6 fc23 	bl	80002ac <__adddf3>
 8019a66:	4606      	mov	r6, r0
 8019a68:	460f      	mov	r7, r1
 8019a6a:	f7e7 f885 	bl	8000b78 <__aeabi_d2iz>
 8019a6e:	2200      	movs	r2, #0
 8019a70:	4682      	mov	sl, r0
 8019a72:	2300      	movs	r3, #0
 8019a74:	4630      	mov	r0, r6
 8019a76:	4639      	mov	r1, r7
 8019a78:	f7e7 f840 	bl	8000afc <__aeabi_dcmplt>
 8019a7c:	b148      	cbz	r0, 8019a92 <_dtoa_r+0x162>
 8019a7e:	4650      	mov	r0, sl
 8019a80:	f7e6 fd60 	bl	8000544 <__aeabi_i2d>
 8019a84:	4632      	mov	r2, r6
 8019a86:	463b      	mov	r3, r7
 8019a88:	f7e7 f82e 	bl	8000ae8 <__aeabi_dcmpeq>
 8019a8c:	b908      	cbnz	r0, 8019a92 <_dtoa_r+0x162>
 8019a8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019a92:	f1ba 0f16 	cmp.w	sl, #22
 8019a96:	d859      	bhi.n	8019b4c <_dtoa_r+0x21c>
 8019a98:	4970      	ldr	r1, [pc, #448]	; (8019c5c <_dtoa_r+0x32c>)
 8019a9a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8019a9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019aa2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019aa6:	f7e7 f847 	bl	8000b38 <__aeabi_dcmpgt>
 8019aaa:	2800      	cmp	r0, #0
 8019aac:	d050      	beq.n	8019b50 <_dtoa_r+0x220>
 8019aae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019ab2:	2300      	movs	r3, #0
 8019ab4:	930f      	str	r3, [sp, #60]	; 0x3c
 8019ab6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8019ab8:	1b5d      	subs	r5, r3, r5
 8019aba:	f1b5 0801 	subs.w	r8, r5, #1
 8019abe:	bf49      	itett	mi
 8019ac0:	f1c5 0301 	rsbmi	r3, r5, #1
 8019ac4:	2300      	movpl	r3, #0
 8019ac6:	9305      	strmi	r3, [sp, #20]
 8019ac8:	f04f 0800 	movmi.w	r8, #0
 8019acc:	bf58      	it	pl
 8019ace:	9305      	strpl	r3, [sp, #20]
 8019ad0:	f1ba 0f00 	cmp.w	sl, #0
 8019ad4:	db3e      	blt.n	8019b54 <_dtoa_r+0x224>
 8019ad6:	2300      	movs	r3, #0
 8019ad8:	44d0      	add	r8, sl
 8019ada:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8019ade:	9307      	str	r3, [sp, #28]
 8019ae0:	9b06      	ldr	r3, [sp, #24]
 8019ae2:	2b09      	cmp	r3, #9
 8019ae4:	f200 8090 	bhi.w	8019c08 <_dtoa_r+0x2d8>
 8019ae8:	2b05      	cmp	r3, #5
 8019aea:	bfc4      	itt	gt
 8019aec:	3b04      	subgt	r3, #4
 8019aee:	9306      	strgt	r3, [sp, #24]
 8019af0:	9b06      	ldr	r3, [sp, #24]
 8019af2:	f1a3 0302 	sub.w	r3, r3, #2
 8019af6:	bfcc      	ite	gt
 8019af8:	2500      	movgt	r5, #0
 8019afa:	2501      	movle	r5, #1
 8019afc:	2b03      	cmp	r3, #3
 8019afe:	f200 808f 	bhi.w	8019c20 <_dtoa_r+0x2f0>
 8019b02:	e8df f003 	tbb	[pc, r3]
 8019b06:	7f7d      	.short	0x7f7d
 8019b08:	7131      	.short	0x7131
 8019b0a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8019b0e:	441d      	add	r5, r3
 8019b10:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8019b14:	2820      	cmp	r0, #32
 8019b16:	dd13      	ble.n	8019b40 <_dtoa_r+0x210>
 8019b18:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8019b1c:	9b00      	ldr	r3, [sp, #0]
 8019b1e:	fa08 f800 	lsl.w	r8, r8, r0
 8019b22:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8019b26:	fa23 f000 	lsr.w	r0, r3, r0
 8019b2a:	ea48 0000 	orr.w	r0, r8, r0
 8019b2e:	f7e6 fcf9 	bl	8000524 <__aeabi_ui2d>
 8019b32:	2301      	movs	r3, #1
 8019b34:	4682      	mov	sl, r0
 8019b36:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8019b3a:	3d01      	subs	r5, #1
 8019b3c:	9313      	str	r3, [sp, #76]	; 0x4c
 8019b3e:	e772      	b.n	8019a26 <_dtoa_r+0xf6>
 8019b40:	9b00      	ldr	r3, [sp, #0]
 8019b42:	f1c0 0020 	rsb	r0, r0, #32
 8019b46:	fa03 f000 	lsl.w	r0, r3, r0
 8019b4a:	e7f0      	b.n	8019b2e <_dtoa_r+0x1fe>
 8019b4c:	2301      	movs	r3, #1
 8019b4e:	e7b1      	b.n	8019ab4 <_dtoa_r+0x184>
 8019b50:	900f      	str	r0, [sp, #60]	; 0x3c
 8019b52:	e7b0      	b.n	8019ab6 <_dtoa_r+0x186>
 8019b54:	9b05      	ldr	r3, [sp, #20]
 8019b56:	eba3 030a 	sub.w	r3, r3, sl
 8019b5a:	9305      	str	r3, [sp, #20]
 8019b5c:	f1ca 0300 	rsb	r3, sl, #0
 8019b60:	9307      	str	r3, [sp, #28]
 8019b62:	2300      	movs	r3, #0
 8019b64:	930e      	str	r3, [sp, #56]	; 0x38
 8019b66:	e7bb      	b.n	8019ae0 <_dtoa_r+0x1b0>
 8019b68:	2301      	movs	r3, #1
 8019b6a:	930a      	str	r3, [sp, #40]	; 0x28
 8019b6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019b6e:	2b00      	cmp	r3, #0
 8019b70:	dd59      	ble.n	8019c26 <_dtoa_r+0x2f6>
 8019b72:	9302      	str	r3, [sp, #8]
 8019b74:	4699      	mov	r9, r3
 8019b76:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8019b78:	2200      	movs	r2, #0
 8019b7a:	6072      	str	r2, [r6, #4]
 8019b7c:	2204      	movs	r2, #4
 8019b7e:	f102 0014 	add.w	r0, r2, #20
 8019b82:	4298      	cmp	r0, r3
 8019b84:	6871      	ldr	r1, [r6, #4]
 8019b86:	d953      	bls.n	8019c30 <_dtoa_r+0x300>
 8019b88:	4620      	mov	r0, r4
 8019b8a:	f001 f88b 	bl	801aca4 <_Balloc>
 8019b8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019b90:	6030      	str	r0, [r6, #0]
 8019b92:	f1b9 0f0e 	cmp.w	r9, #14
 8019b96:	f8d3 b000 	ldr.w	fp, [r3]
 8019b9a:	f200 80e6 	bhi.w	8019d6a <_dtoa_r+0x43a>
 8019b9e:	2d00      	cmp	r5, #0
 8019ba0:	f000 80e3 	beq.w	8019d6a <_dtoa_r+0x43a>
 8019ba4:	ed9d 7b00 	vldr	d7, [sp]
 8019ba8:	f1ba 0f00 	cmp.w	sl, #0
 8019bac:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8019bb0:	dd74      	ble.n	8019c9c <_dtoa_r+0x36c>
 8019bb2:	4a2a      	ldr	r2, [pc, #168]	; (8019c5c <_dtoa_r+0x32c>)
 8019bb4:	f00a 030f 	and.w	r3, sl, #15
 8019bb8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8019bbc:	ed93 7b00 	vldr	d7, [r3]
 8019bc0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8019bc4:	06f0      	lsls	r0, r6, #27
 8019bc6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8019bca:	d565      	bpl.n	8019c98 <_dtoa_r+0x368>
 8019bcc:	4b24      	ldr	r3, [pc, #144]	; (8019c60 <_dtoa_r+0x330>)
 8019bce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8019bd2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019bd6:	f7e6 fe49 	bl	800086c <__aeabi_ddiv>
 8019bda:	e9cd 0100 	strd	r0, r1, [sp]
 8019bde:	f006 060f 	and.w	r6, r6, #15
 8019be2:	2503      	movs	r5, #3
 8019be4:	4f1e      	ldr	r7, [pc, #120]	; (8019c60 <_dtoa_r+0x330>)
 8019be6:	e04c      	b.n	8019c82 <_dtoa_r+0x352>
 8019be8:	2301      	movs	r3, #1
 8019bea:	930a      	str	r3, [sp, #40]	; 0x28
 8019bec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019bee:	4453      	add	r3, sl
 8019bf0:	f103 0901 	add.w	r9, r3, #1
 8019bf4:	9302      	str	r3, [sp, #8]
 8019bf6:	464b      	mov	r3, r9
 8019bf8:	2b01      	cmp	r3, #1
 8019bfa:	bfb8      	it	lt
 8019bfc:	2301      	movlt	r3, #1
 8019bfe:	e7ba      	b.n	8019b76 <_dtoa_r+0x246>
 8019c00:	2300      	movs	r3, #0
 8019c02:	e7b2      	b.n	8019b6a <_dtoa_r+0x23a>
 8019c04:	2300      	movs	r3, #0
 8019c06:	e7f0      	b.n	8019bea <_dtoa_r+0x2ba>
 8019c08:	2501      	movs	r5, #1
 8019c0a:	2300      	movs	r3, #0
 8019c0c:	9306      	str	r3, [sp, #24]
 8019c0e:	950a      	str	r5, [sp, #40]	; 0x28
 8019c10:	f04f 33ff 	mov.w	r3, #4294967295
 8019c14:	9302      	str	r3, [sp, #8]
 8019c16:	4699      	mov	r9, r3
 8019c18:	2200      	movs	r2, #0
 8019c1a:	2312      	movs	r3, #18
 8019c1c:	920b      	str	r2, [sp, #44]	; 0x2c
 8019c1e:	e7aa      	b.n	8019b76 <_dtoa_r+0x246>
 8019c20:	2301      	movs	r3, #1
 8019c22:	930a      	str	r3, [sp, #40]	; 0x28
 8019c24:	e7f4      	b.n	8019c10 <_dtoa_r+0x2e0>
 8019c26:	2301      	movs	r3, #1
 8019c28:	9302      	str	r3, [sp, #8]
 8019c2a:	4699      	mov	r9, r3
 8019c2c:	461a      	mov	r2, r3
 8019c2e:	e7f5      	b.n	8019c1c <_dtoa_r+0x2ec>
 8019c30:	3101      	adds	r1, #1
 8019c32:	6071      	str	r1, [r6, #4]
 8019c34:	0052      	lsls	r2, r2, #1
 8019c36:	e7a2      	b.n	8019b7e <_dtoa_r+0x24e>
 8019c38:	636f4361 	.word	0x636f4361
 8019c3c:	3fd287a7 	.word	0x3fd287a7
 8019c40:	8b60c8b3 	.word	0x8b60c8b3
 8019c44:	3fc68a28 	.word	0x3fc68a28
 8019c48:	509f79fb 	.word	0x509f79fb
 8019c4c:	3fd34413 	.word	0x3fd34413
 8019c50:	7ff00000 	.word	0x7ff00000
 8019c54:	08020b97 	.word	0x08020b97
 8019c58:	3ff80000 	.word	0x3ff80000
 8019c5c:	08020ca8 	.word	0x08020ca8
 8019c60:	08020c80 	.word	0x08020c80
 8019c64:	08020c19 	.word	0x08020c19
 8019c68:	07f1      	lsls	r1, r6, #31
 8019c6a:	d508      	bpl.n	8019c7e <_dtoa_r+0x34e>
 8019c6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8019c70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019c74:	f7e6 fcd0 	bl	8000618 <__aeabi_dmul>
 8019c78:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8019c7c:	3501      	adds	r5, #1
 8019c7e:	1076      	asrs	r6, r6, #1
 8019c80:	3708      	adds	r7, #8
 8019c82:	2e00      	cmp	r6, #0
 8019c84:	d1f0      	bne.n	8019c68 <_dtoa_r+0x338>
 8019c86:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8019c8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019c8e:	f7e6 fded 	bl	800086c <__aeabi_ddiv>
 8019c92:	e9cd 0100 	strd	r0, r1, [sp]
 8019c96:	e01a      	b.n	8019cce <_dtoa_r+0x39e>
 8019c98:	2502      	movs	r5, #2
 8019c9a:	e7a3      	b.n	8019be4 <_dtoa_r+0x2b4>
 8019c9c:	f000 80a0 	beq.w	8019de0 <_dtoa_r+0x4b0>
 8019ca0:	f1ca 0600 	rsb	r6, sl, #0
 8019ca4:	4b9f      	ldr	r3, [pc, #636]	; (8019f24 <_dtoa_r+0x5f4>)
 8019ca6:	4fa0      	ldr	r7, [pc, #640]	; (8019f28 <_dtoa_r+0x5f8>)
 8019ca8:	f006 020f 	and.w	r2, r6, #15
 8019cac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019cb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8019cb8:	f7e6 fcae 	bl	8000618 <__aeabi_dmul>
 8019cbc:	e9cd 0100 	strd	r0, r1, [sp]
 8019cc0:	1136      	asrs	r6, r6, #4
 8019cc2:	2300      	movs	r3, #0
 8019cc4:	2502      	movs	r5, #2
 8019cc6:	2e00      	cmp	r6, #0
 8019cc8:	d17f      	bne.n	8019dca <_dtoa_r+0x49a>
 8019cca:	2b00      	cmp	r3, #0
 8019ccc:	d1e1      	bne.n	8019c92 <_dtoa_r+0x362>
 8019cce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019cd0:	2b00      	cmp	r3, #0
 8019cd2:	f000 8087 	beq.w	8019de4 <_dtoa_r+0x4b4>
 8019cd6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8019cda:	2200      	movs	r2, #0
 8019cdc:	4b93      	ldr	r3, [pc, #588]	; (8019f2c <_dtoa_r+0x5fc>)
 8019cde:	4630      	mov	r0, r6
 8019ce0:	4639      	mov	r1, r7
 8019ce2:	f7e6 ff0b 	bl	8000afc <__aeabi_dcmplt>
 8019ce6:	2800      	cmp	r0, #0
 8019ce8:	d07c      	beq.n	8019de4 <_dtoa_r+0x4b4>
 8019cea:	f1b9 0f00 	cmp.w	r9, #0
 8019cee:	d079      	beq.n	8019de4 <_dtoa_r+0x4b4>
 8019cf0:	9b02      	ldr	r3, [sp, #8]
 8019cf2:	2b00      	cmp	r3, #0
 8019cf4:	dd35      	ble.n	8019d62 <_dtoa_r+0x432>
 8019cf6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8019cfa:	9308      	str	r3, [sp, #32]
 8019cfc:	4639      	mov	r1, r7
 8019cfe:	2200      	movs	r2, #0
 8019d00:	4b8b      	ldr	r3, [pc, #556]	; (8019f30 <_dtoa_r+0x600>)
 8019d02:	4630      	mov	r0, r6
 8019d04:	f7e6 fc88 	bl	8000618 <__aeabi_dmul>
 8019d08:	e9cd 0100 	strd	r0, r1, [sp]
 8019d0c:	9f02      	ldr	r7, [sp, #8]
 8019d0e:	3501      	adds	r5, #1
 8019d10:	4628      	mov	r0, r5
 8019d12:	f7e6 fc17 	bl	8000544 <__aeabi_i2d>
 8019d16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019d1a:	f7e6 fc7d 	bl	8000618 <__aeabi_dmul>
 8019d1e:	2200      	movs	r2, #0
 8019d20:	4b84      	ldr	r3, [pc, #528]	; (8019f34 <_dtoa_r+0x604>)
 8019d22:	f7e6 fac3 	bl	80002ac <__adddf3>
 8019d26:	4605      	mov	r5, r0
 8019d28:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8019d2c:	2f00      	cmp	r7, #0
 8019d2e:	d15d      	bne.n	8019dec <_dtoa_r+0x4bc>
 8019d30:	2200      	movs	r2, #0
 8019d32:	4b81      	ldr	r3, [pc, #516]	; (8019f38 <_dtoa_r+0x608>)
 8019d34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019d38:	f7e6 fab6 	bl	80002a8 <__aeabi_dsub>
 8019d3c:	462a      	mov	r2, r5
 8019d3e:	4633      	mov	r3, r6
 8019d40:	e9cd 0100 	strd	r0, r1, [sp]
 8019d44:	f7e6 fef8 	bl	8000b38 <__aeabi_dcmpgt>
 8019d48:	2800      	cmp	r0, #0
 8019d4a:	f040 8288 	bne.w	801a25e <_dtoa_r+0x92e>
 8019d4e:	462a      	mov	r2, r5
 8019d50:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8019d54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019d58:	f7e6 fed0 	bl	8000afc <__aeabi_dcmplt>
 8019d5c:	2800      	cmp	r0, #0
 8019d5e:	f040 827c 	bne.w	801a25a <_dtoa_r+0x92a>
 8019d62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8019d66:	e9cd 2300 	strd	r2, r3, [sp]
 8019d6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019d6c:	2b00      	cmp	r3, #0
 8019d6e:	f2c0 8150 	blt.w	801a012 <_dtoa_r+0x6e2>
 8019d72:	f1ba 0f0e 	cmp.w	sl, #14
 8019d76:	f300 814c 	bgt.w	801a012 <_dtoa_r+0x6e2>
 8019d7a:	4b6a      	ldr	r3, [pc, #424]	; (8019f24 <_dtoa_r+0x5f4>)
 8019d7c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8019d80:	ed93 7b00 	vldr	d7, [r3]
 8019d84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019d86:	2b00      	cmp	r3, #0
 8019d88:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019d8c:	f280 80d8 	bge.w	8019f40 <_dtoa_r+0x610>
 8019d90:	f1b9 0f00 	cmp.w	r9, #0
 8019d94:	f300 80d4 	bgt.w	8019f40 <_dtoa_r+0x610>
 8019d98:	f040 825e 	bne.w	801a258 <_dtoa_r+0x928>
 8019d9c:	2200      	movs	r2, #0
 8019d9e:	4b66      	ldr	r3, [pc, #408]	; (8019f38 <_dtoa_r+0x608>)
 8019da0:	ec51 0b17 	vmov	r0, r1, d7
 8019da4:	f7e6 fc38 	bl	8000618 <__aeabi_dmul>
 8019da8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019dac:	f7e6 feba 	bl	8000b24 <__aeabi_dcmpge>
 8019db0:	464f      	mov	r7, r9
 8019db2:	464e      	mov	r6, r9
 8019db4:	2800      	cmp	r0, #0
 8019db6:	f040 8234 	bne.w	801a222 <_dtoa_r+0x8f2>
 8019dba:	2331      	movs	r3, #49	; 0x31
 8019dbc:	f10b 0501 	add.w	r5, fp, #1
 8019dc0:	f88b 3000 	strb.w	r3, [fp]
 8019dc4:	f10a 0a01 	add.w	sl, sl, #1
 8019dc8:	e22f      	b.n	801a22a <_dtoa_r+0x8fa>
 8019dca:	07f2      	lsls	r2, r6, #31
 8019dcc:	d505      	bpl.n	8019dda <_dtoa_r+0x4aa>
 8019dce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019dd2:	f7e6 fc21 	bl	8000618 <__aeabi_dmul>
 8019dd6:	3501      	adds	r5, #1
 8019dd8:	2301      	movs	r3, #1
 8019dda:	1076      	asrs	r6, r6, #1
 8019ddc:	3708      	adds	r7, #8
 8019dde:	e772      	b.n	8019cc6 <_dtoa_r+0x396>
 8019de0:	2502      	movs	r5, #2
 8019de2:	e774      	b.n	8019cce <_dtoa_r+0x39e>
 8019de4:	f8cd a020 	str.w	sl, [sp, #32]
 8019de8:	464f      	mov	r7, r9
 8019dea:	e791      	b.n	8019d10 <_dtoa_r+0x3e0>
 8019dec:	4b4d      	ldr	r3, [pc, #308]	; (8019f24 <_dtoa_r+0x5f4>)
 8019dee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019df2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8019df6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019df8:	2b00      	cmp	r3, #0
 8019dfa:	d047      	beq.n	8019e8c <_dtoa_r+0x55c>
 8019dfc:	4602      	mov	r2, r0
 8019dfe:	460b      	mov	r3, r1
 8019e00:	2000      	movs	r0, #0
 8019e02:	494e      	ldr	r1, [pc, #312]	; (8019f3c <_dtoa_r+0x60c>)
 8019e04:	f7e6 fd32 	bl	800086c <__aeabi_ddiv>
 8019e08:	462a      	mov	r2, r5
 8019e0a:	4633      	mov	r3, r6
 8019e0c:	f7e6 fa4c 	bl	80002a8 <__aeabi_dsub>
 8019e10:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8019e14:	465d      	mov	r5, fp
 8019e16:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019e1a:	f7e6 fead 	bl	8000b78 <__aeabi_d2iz>
 8019e1e:	4606      	mov	r6, r0
 8019e20:	f7e6 fb90 	bl	8000544 <__aeabi_i2d>
 8019e24:	4602      	mov	r2, r0
 8019e26:	460b      	mov	r3, r1
 8019e28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019e2c:	f7e6 fa3c 	bl	80002a8 <__aeabi_dsub>
 8019e30:	3630      	adds	r6, #48	; 0x30
 8019e32:	f805 6b01 	strb.w	r6, [r5], #1
 8019e36:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8019e3a:	e9cd 0100 	strd	r0, r1, [sp]
 8019e3e:	f7e6 fe5d 	bl	8000afc <__aeabi_dcmplt>
 8019e42:	2800      	cmp	r0, #0
 8019e44:	d163      	bne.n	8019f0e <_dtoa_r+0x5de>
 8019e46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019e4a:	2000      	movs	r0, #0
 8019e4c:	4937      	ldr	r1, [pc, #220]	; (8019f2c <_dtoa_r+0x5fc>)
 8019e4e:	f7e6 fa2b 	bl	80002a8 <__aeabi_dsub>
 8019e52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8019e56:	f7e6 fe51 	bl	8000afc <__aeabi_dcmplt>
 8019e5a:	2800      	cmp	r0, #0
 8019e5c:	f040 80b7 	bne.w	8019fce <_dtoa_r+0x69e>
 8019e60:	eba5 030b 	sub.w	r3, r5, fp
 8019e64:	429f      	cmp	r7, r3
 8019e66:	f77f af7c 	ble.w	8019d62 <_dtoa_r+0x432>
 8019e6a:	2200      	movs	r2, #0
 8019e6c:	4b30      	ldr	r3, [pc, #192]	; (8019f30 <_dtoa_r+0x600>)
 8019e6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8019e72:	f7e6 fbd1 	bl	8000618 <__aeabi_dmul>
 8019e76:	2200      	movs	r2, #0
 8019e78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8019e7c:	4b2c      	ldr	r3, [pc, #176]	; (8019f30 <_dtoa_r+0x600>)
 8019e7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019e82:	f7e6 fbc9 	bl	8000618 <__aeabi_dmul>
 8019e86:	e9cd 0100 	strd	r0, r1, [sp]
 8019e8a:	e7c4      	b.n	8019e16 <_dtoa_r+0x4e6>
 8019e8c:	462a      	mov	r2, r5
 8019e8e:	4633      	mov	r3, r6
 8019e90:	f7e6 fbc2 	bl	8000618 <__aeabi_dmul>
 8019e94:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8019e98:	eb0b 0507 	add.w	r5, fp, r7
 8019e9c:	465e      	mov	r6, fp
 8019e9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019ea2:	f7e6 fe69 	bl	8000b78 <__aeabi_d2iz>
 8019ea6:	4607      	mov	r7, r0
 8019ea8:	f7e6 fb4c 	bl	8000544 <__aeabi_i2d>
 8019eac:	3730      	adds	r7, #48	; 0x30
 8019eae:	4602      	mov	r2, r0
 8019eb0:	460b      	mov	r3, r1
 8019eb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019eb6:	f7e6 f9f7 	bl	80002a8 <__aeabi_dsub>
 8019eba:	f806 7b01 	strb.w	r7, [r6], #1
 8019ebe:	42ae      	cmp	r6, r5
 8019ec0:	e9cd 0100 	strd	r0, r1, [sp]
 8019ec4:	f04f 0200 	mov.w	r2, #0
 8019ec8:	d126      	bne.n	8019f18 <_dtoa_r+0x5e8>
 8019eca:	4b1c      	ldr	r3, [pc, #112]	; (8019f3c <_dtoa_r+0x60c>)
 8019ecc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8019ed0:	f7e6 f9ec 	bl	80002ac <__adddf3>
 8019ed4:	4602      	mov	r2, r0
 8019ed6:	460b      	mov	r3, r1
 8019ed8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019edc:	f7e6 fe2c 	bl	8000b38 <__aeabi_dcmpgt>
 8019ee0:	2800      	cmp	r0, #0
 8019ee2:	d174      	bne.n	8019fce <_dtoa_r+0x69e>
 8019ee4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8019ee8:	2000      	movs	r0, #0
 8019eea:	4914      	ldr	r1, [pc, #80]	; (8019f3c <_dtoa_r+0x60c>)
 8019eec:	f7e6 f9dc 	bl	80002a8 <__aeabi_dsub>
 8019ef0:	4602      	mov	r2, r0
 8019ef2:	460b      	mov	r3, r1
 8019ef4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019ef8:	f7e6 fe00 	bl	8000afc <__aeabi_dcmplt>
 8019efc:	2800      	cmp	r0, #0
 8019efe:	f43f af30 	beq.w	8019d62 <_dtoa_r+0x432>
 8019f02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8019f06:	2b30      	cmp	r3, #48	; 0x30
 8019f08:	f105 32ff 	add.w	r2, r5, #4294967295
 8019f0c:	d002      	beq.n	8019f14 <_dtoa_r+0x5e4>
 8019f0e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8019f12:	e04a      	b.n	8019faa <_dtoa_r+0x67a>
 8019f14:	4615      	mov	r5, r2
 8019f16:	e7f4      	b.n	8019f02 <_dtoa_r+0x5d2>
 8019f18:	4b05      	ldr	r3, [pc, #20]	; (8019f30 <_dtoa_r+0x600>)
 8019f1a:	f7e6 fb7d 	bl	8000618 <__aeabi_dmul>
 8019f1e:	e9cd 0100 	strd	r0, r1, [sp]
 8019f22:	e7bc      	b.n	8019e9e <_dtoa_r+0x56e>
 8019f24:	08020ca8 	.word	0x08020ca8
 8019f28:	08020c80 	.word	0x08020c80
 8019f2c:	3ff00000 	.word	0x3ff00000
 8019f30:	40240000 	.word	0x40240000
 8019f34:	401c0000 	.word	0x401c0000
 8019f38:	40140000 	.word	0x40140000
 8019f3c:	3fe00000 	.word	0x3fe00000
 8019f40:	e9dd 6700 	ldrd	r6, r7, [sp]
 8019f44:	465d      	mov	r5, fp
 8019f46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019f4a:	4630      	mov	r0, r6
 8019f4c:	4639      	mov	r1, r7
 8019f4e:	f7e6 fc8d 	bl	800086c <__aeabi_ddiv>
 8019f52:	f7e6 fe11 	bl	8000b78 <__aeabi_d2iz>
 8019f56:	4680      	mov	r8, r0
 8019f58:	f7e6 faf4 	bl	8000544 <__aeabi_i2d>
 8019f5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019f60:	f7e6 fb5a 	bl	8000618 <__aeabi_dmul>
 8019f64:	4602      	mov	r2, r0
 8019f66:	460b      	mov	r3, r1
 8019f68:	4630      	mov	r0, r6
 8019f6a:	4639      	mov	r1, r7
 8019f6c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8019f70:	f7e6 f99a 	bl	80002a8 <__aeabi_dsub>
 8019f74:	f805 6b01 	strb.w	r6, [r5], #1
 8019f78:	eba5 060b 	sub.w	r6, r5, fp
 8019f7c:	45b1      	cmp	r9, r6
 8019f7e:	4602      	mov	r2, r0
 8019f80:	460b      	mov	r3, r1
 8019f82:	d139      	bne.n	8019ff8 <_dtoa_r+0x6c8>
 8019f84:	f7e6 f992 	bl	80002ac <__adddf3>
 8019f88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019f8c:	4606      	mov	r6, r0
 8019f8e:	460f      	mov	r7, r1
 8019f90:	f7e6 fdd2 	bl	8000b38 <__aeabi_dcmpgt>
 8019f94:	b9c8      	cbnz	r0, 8019fca <_dtoa_r+0x69a>
 8019f96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019f9a:	4630      	mov	r0, r6
 8019f9c:	4639      	mov	r1, r7
 8019f9e:	f7e6 fda3 	bl	8000ae8 <__aeabi_dcmpeq>
 8019fa2:	b110      	cbz	r0, 8019faa <_dtoa_r+0x67a>
 8019fa4:	f018 0f01 	tst.w	r8, #1
 8019fa8:	d10f      	bne.n	8019fca <_dtoa_r+0x69a>
 8019faa:	9904      	ldr	r1, [sp, #16]
 8019fac:	4620      	mov	r0, r4
 8019fae:	f000 fead 	bl	801ad0c <_Bfree>
 8019fb2:	2300      	movs	r3, #0
 8019fb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8019fb6:	702b      	strb	r3, [r5, #0]
 8019fb8:	f10a 0301 	add.w	r3, sl, #1
 8019fbc:	6013      	str	r3, [r2, #0]
 8019fbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019fc0:	2b00      	cmp	r3, #0
 8019fc2:	f000 8241 	beq.w	801a448 <_dtoa_r+0xb18>
 8019fc6:	601d      	str	r5, [r3, #0]
 8019fc8:	e23e      	b.n	801a448 <_dtoa_r+0xb18>
 8019fca:	f8cd a020 	str.w	sl, [sp, #32]
 8019fce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8019fd2:	2a39      	cmp	r2, #57	; 0x39
 8019fd4:	f105 33ff 	add.w	r3, r5, #4294967295
 8019fd8:	d108      	bne.n	8019fec <_dtoa_r+0x6bc>
 8019fda:	459b      	cmp	fp, r3
 8019fdc:	d10a      	bne.n	8019ff4 <_dtoa_r+0x6c4>
 8019fde:	9b08      	ldr	r3, [sp, #32]
 8019fe0:	3301      	adds	r3, #1
 8019fe2:	9308      	str	r3, [sp, #32]
 8019fe4:	2330      	movs	r3, #48	; 0x30
 8019fe6:	f88b 3000 	strb.w	r3, [fp]
 8019fea:	465b      	mov	r3, fp
 8019fec:	781a      	ldrb	r2, [r3, #0]
 8019fee:	3201      	adds	r2, #1
 8019ff0:	701a      	strb	r2, [r3, #0]
 8019ff2:	e78c      	b.n	8019f0e <_dtoa_r+0x5de>
 8019ff4:	461d      	mov	r5, r3
 8019ff6:	e7ea      	b.n	8019fce <_dtoa_r+0x69e>
 8019ff8:	2200      	movs	r2, #0
 8019ffa:	4b9b      	ldr	r3, [pc, #620]	; (801a268 <_dtoa_r+0x938>)
 8019ffc:	f7e6 fb0c 	bl	8000618 <__aeabi_dmul>
 801a000:	2200      	movs	r2, #0
 801a002:	2300      	movs	r3, #0
 801a004:	4606      	mov	r6, r0
 801a006:	460f      	mov	r7, r1
 801a008:	f7e6 fd6e 	bl	8000ae8 <__aeabi_dcmpeq>
 801a00c:	2800      	cmp	r0, #0
 801a00e:	d09a      	beq.n	8019f46 <_dtoa_r+0x616>
 801a010:	e7cb      	b.n	8019faa <_dtoa_r+0x67a>
 801a012:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a014:	2a00      	cmp	r2, #0
 801a016:	f000 808b 	beq.w	801a130 <_dtoa_r+0x800>
 801a01a:	9a06      	ldr	r2, [sp, #24]
 801a01c:	2a01      	cmp	r2, #1
 801a01e:	dc6e      	bgt.n	801a0fe <_dtoa_r+0x7ce>
 801a020:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801a022:	2a00      	cmp	r2, #0
 801a024:	d067      	beq.n	801a0f6 <_dtoa_r+0x7c6>
 801a026:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801a02a:	9f07      	ldr	r7, [sp, #28]
 801a02c:	9d05      	ldr	r5, [sp, #20]
 801a02e:	9a05      	ldr	r2, [sp, #20]
 801a030:	2101      	movs	r1, #1
 801a032:	441a      	add	r2, r3
 801a034:	4620      	mov	r0, r4
 801a036:	9205      	str	r2, [sp, #20]
 801a038:	4498      	add	r8, r3
 801a03a:	f000 ff45 	bl	801aec8 <__i2b>
 801a03e:	4606      	mov	r6, r0
 801a040:	2d00      	cmp	r5, #0
 801a042:	dd0c      	ble.n	801a05e <_dtoa_r+0x72e>
 801a044:	f1b8 0f00 	cmp.w	r8, #0
 801a048:	dd09      	ble.n	801a05e <_dtoa_r+0x72e>
 801a04a:	4545      	cmp	r5, r8
 801a04c:	9a05      	ldr	r2, [sp, #20]
 801a04e:	462b      	mov	r3, r5
 801a050:	bfa8      	it	ge
 801a052:	4643      	movge	r3, r8
 801a054:	1ad2      	subs	r2, r2, r3
 801a056:	9205      	str	r2, [sp, #20]
 801a058:	1aed      	subs	r5, r5, r3
 801a05a:	eba8 0803 	sub.w	r8, r8, r3
 801a05e:	9b07      	ldr	r3, [sp, #28]
 801a060:	b1eb      	cbz	r3, 801a09e <_dtoa_r+0x76e>
 801a062:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a064:	2b00      	cmp	r3, #0
 801a066:	d067      	beq.n	801a138 <_dtoa_r+0x808>
 801a068:	b18f      	cbz	r7, 801a08e <_dtoa_r+0x75e>
 801a06a:	4631      	mov	r1, r6
 801a06c:	463a      	mov	r2, r7
 801a06e:	4620      	mov	r0, r4
 801a070:	f000 ffca 	bl	801b008 <__pow5mult>
 801a074:	9a04      	ldr	r2, [sp, #16]
 801a076:	4601      	mov	r1, r0
 801a078:	4606      	mov	r6, r0
 801a07a:	4620      	mov	r0, r4
 801a07c:	f000 ff2d 	bl	801aeda <__multiply>
 801a080:	9904      	ldr	r1, [sp, #16]
 801a082:	9008      	str	r0, [sp, #32]
 801a084:	4620      	mov	r0, r4
 801a086:	f000 fe41 	bl	801ad0c <_Bfree>
 801a08a:	9b08      	ldr	r3, [sp, #32]
 801a08c:	9304      	str	r3, [sp, #16]
 801a08e:	9b07      	ldr	r3, [sp, #28]
 801a090:	1bda      	subs	r2, r3, r7
 801a092:	d004      	beq.n	801a09e <_dtoa_r+0x76e>
 801a094:	9904      	ldr	r1, [sp, #16]
 801a096:	4620      	mov	r0, r4
 801a098:	f000 ffb6 	bl	801b008 <__pow5mult>
 801a09c:	9004      	str	r0, [sp, #16]
 801a09e:	2101      	movs	r1, #1
 801a0a0:	4620      	mov	r0, r4
 801a0a2:	f000 ff11 	bl	801aec8 <__i2b>
 801a0a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a0a8:	4607      	mov	r7, r0
 801a0aa:	2b00      	cmp	r3, #0
 801a0ac:	f000 81d0 	beq.w	801a450 <_dtoa_r+0xb20>
 801a0b0:	461a      	mov	r2, r3
 801a0b2:	4601      	mov	r1, r0
 801a0b4:	4620      	mov	r0, r4
 801a0b6:	f000 ffa7 	bl	801b008 <__pow5mult>
 801a0ba:	9b06      	ldr	r3, [sp, #24]
 801a0bc:	2b01      	cmp	r3, #1
 801a0be:	4607      	mov	r7, r0
 801a0c0:	dc40      	bgt.n	801a144 <_dtoa_r+0x814>
 801a0c2:	9b00      	ldr	r3, [sp, #0]
 801a0c4:	2b00      	cmp	r3, #0
 801a0c6:	d139      	bne.n	801a13c <_dtoa_r+0x80c>
 801a0c8:	9b01      	ldr	r3, [sp, #4]
 801a0ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a0ce:	2b00      	cmp	r3, #0
 801a0d0:	d136      	bne.n	801a140 <_dtoa_r+0x810>
 801a0d2:	9b01      	ldr	r3, [sp, #4]
 801a0d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a0d8:	0d1b      	lsrs	r3, r3, #20
 801a0da:	051b      	lsls	r3, r3, #20
 801a0dc:	b12b      	cbz	r3, 801a0ea <_dtoa_r+0x7ba>
 801a0de:	9b05      	ldr	r3, [sp, #20]
 801a0e0:	3301      	adds	r3, #1
 801a0e2:	9305      	str	r3, [sp, #20]
 801a0e4:	f108 0801 	add.w	r8, r8, #1
 801a0e8:	2301      	movs	r3, #1
 801a0ea:	9307      	str	r3, [sp, #28]
 801a0ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a0ee:	2b00      	cmp	r3, #0
 801a0f0:	d12a      	bne.n	801a148 <_dtoa_r+0x818>
 801a0f2:	2001      	movs	r0, #1
 801a0f4:	e030      	b.n	801a158 <_dtoa_r+0x828>
 801a0f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801a0f8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801a0fc:	e795      	b.n	801a02a <_dtoa_r+0x6fa>
 801a0fe:	9b07      	ldr	r3, [sp, #28]
 801a100:	f109 37ff 	add.w	r7, r9, #4294967295
 801a104:	42bb      	cmp	r3, r7
 801a106:	bfbf      	itttt	lt
 801a108:	9b07      	ldrlt	r3, [sp, #28]
 801a10a:	9707      	strlt	r7, [sp, #28]
 801a10c:	1afa      	sublt	r2, r7, r3
 801a10e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801a110:	bfbb      	ittet	lt
 801a112:	189b      	addlt	r3, r3, r2
 801a114:	930e      	strlt	r3, [sp, #56]	; 0x38
 801a116:	1bdf      	subge	r7, r3, r7
 801a118:	2700      	movlt	r7, #0
 801a11a:	f1b9 0f00 	cmp.w	r9, #0
 801a11e:	bfb5      	itete	lt
 801a120:	9b05      	ldrlt	r3, [sp, #20]
 801a122:	9d05      	ldrge	r5, [sp, #20]
 801a124:	eba3 0509 	sublt.w	r5, r3, r9
 801a128:	464b      	movge	r3, r9
 801a12a:	bfb8      	it	lt
 801a12c:	2300      	movlt	r3, #0
 801a12e:	e77e      	b.n	801a02e <_dtoa_r+0x6fe>
 801a130:	9f07      	ldr	r7, [sp, #28]
 801a132:	9d05      	ldr	r5, [sp, #20]
 801a134:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801a136:	e783      	b.n	801a040 <_dtoa_r+0x710>
 801a138:	9a07      	ldr	r2, [sp, #28]
 801a13a:	e7ab      	b.n	801a094 <_dtoa_r+0x764>
 801a13c:	2300      	movs	r3, #0
 801a13e:	e7d4      	b.n	801a0ea <_dtoa_r+0x7ba>
 801a140:	9b00      	ldr	r3, [sp, #0]
 801a142:	e7d2      	b.n	801a0ea <_dtoa_r+0x7ba>
 801a144:	2300      	movs	r3, #0
 801a146:	9307      	str	r3, [sp, #28]
 801a148:	693b      	ldr	r3, [r7, #16]
 801a14a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801a14e:	6918      	ldr	r0, [r3, #16]
 801a150:	f000 fe6c 	bl	801ae2c <__hi0bits>
 801a154:	f1c0 0020 	rsb	r0, r0, #32
 801a158:	4440      	add	r0, r8
 801a15a:	f010 001f 	ands.w	r0, r0, #31
 801a15e:	d047      	beq.n	801a1f0 <_dtoa_r+0x8c0>
 801a160:	f1c0 0320 	rsb	r3, r0, #32
 801a164:	2b04      	cmp	r3, #4
 801a166:	dd3b      	ble.n	801a1e0 <_dtoa_r+0x8b0>
 801a168:	9b05      	ldr	r3, [sp, #20]
 801a16a:	f1c0 001c 	rsb	r0, r0, #28
 801a16e:	4403      	add	r3, r0
 801a170:	9305      	str	r3, [sp, #20]
 801a172:	4405      	add	r5, r0
 801a174:	4480      	add	r8, r0
 801a176:	9b05      	ldr	r3, [sp, #20]
 801a178:	2b00      	cmp	r3, #0
 801a17a:	dd05      	ble.n	801a188 <_dtoa_r+0x858>
 801a17c:	461a      	mov	r2, r3
 801a17e:	9904      	ldr	r1, [sp, #16]
 801a180:	4620      	mov	r0, r4
 801a182:	f000 ff8f 	bl	801b0a4 <__lshift>
 801a186:	9004      	str	r0, [sp, #16]
 801a188:	f1b8 0f00 	cmp.w	r8, #0
 801a18c:	dd05      	ble.n	801a19a <_dtoa_r+0x86a>
 801a18e:	4639      	mov	r1, r7
 801a190:	4642      	mov	r2, r8
 801a192:	4620      	mov	r0, r4
 801a194:	f000 ff86 	bl	801b0a4 <__lshift>
 801a198:	4607      	mov	r7, r0
 801a19a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a19c:	b353      	cbz	r3, 801a1f4 <_dtoa_r+0x8c4>
 801a19e:	4639      	mov	r1, r7
 801a1a0:	9804      	ldr	r0, [sp, #16]
 801a1a2:	f000 ffd3 	bl	801b14c <__mcmp>
 801a1a6:	2800      	cmp	r0, #0
 801a1a8:	da24      	bge.n	801a1f4 <_dtoa_r+0x8c4>
 801a1aa:	2300      	movs	r3, #0
 801a1ac:	220a      	movs	r2, #10
 801a1ae:	9904      	ldr	r1, [sp, #16]
 801a1b0:	4620      	mov	r0, r4
 801a1b2:	f000 fdc2 	bl	801ad3a <__multadd>
 801a1b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a1b8:	9004      	str	r0, [sp, #16]
 801a1ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a1be:	2b00      	cmp	r3, #0
 801a1c0:	f000 814d 	beq.w	801a45e <_dtoa_r+0xb2e>
 801a1c4:	2300      	movs	r3, #0
 801a1c6:	4631      	mov	r1, r6
 801a1c8:	220a      	movs	r2, #10
 801a1ca:	4620      	mov	r0, r4
 801a1cc:	f000 fdb5 	bl	801ad3a <__multadd>
 801a1d0:	9b02      	ldr	r3, [sp, #8]
 801a1d2:	2b00      	cmp	r3, #0
 801a1d4:	4606      	mov	r6, r0
 801a1d6:	dc4f      	bgt.n	801a278 <_dtoa_r+0x948>
 801a1d8:	9b06      	ldr	r3, [sp, #24]
 801a1da:	2b02      	cmp	r3, #2
 801a1dc:	dd4c      	ble.n	801a278 <_dtoa_r+0x948>
 801a1de:	e011      	b.n	801a204 <_dtoa_r+0x8d4>
 801a1e0:	d0c9      	beq.n	801a176 <_dtoa_r+0x846>
 801a1e2:	9a05      	ldr	r2, [sp, #20]
 801a1e4:	331c      	adds	r3, #28
 801a1e6:	441a      	add	r2, r3
 801a1e8:	9205      	str	r2, [sp, #20]
 801a1ea:	441d      	add	r5, r3
 801a1ec:	4498      	add	r8, r3
 801a1ee:	e7c2      	b.n	801a176 <_dtoa_r+0x846>
 801a1f0:	4603      	mov	r3, r0
 801a1f2:	e7f6      	b.n	801a1e2 <_dtoa_r+0x8b2>
 801a1f4:	f1b9 0f00 	cmp.w	r9, #0
 801a1f8:	dc38      	bgt.n	801a26c <_dtoa_r+0x93c>
 801a1fa:	9b06      	ldr	r3, [sp, #24]
 801a1fc:	2b02      	cmp	r3, #2
 801a1fe:	dd35      	ble.n	801a26c <_dtoa_r+0x93c>
 801a200:	f8cd 9008 	str.w	r9, [sp, #8]
 801a204:	9b02      	ldr	r3, [sp, #8]
 801a206:	b963      	cbnz	r3, 801a222 <_dtoa_r+0x8f2>
 801a208:	4639      	mov	r1, r7
 801a20a:	2205      	movs	r2, #5
 801a20c:	4620      	mov	r0, r4
 801a20e:	f000 fd94 	bl	801ad3a <__multadd>
 801a212:	4601      	mov	r1, r0
 801a214:	4607      	mov	r7, r0
 801a216:	9804      	ldr	r0, [sp, #16]
 801a218:	f000 ff98 	bl	801b14c <__mcmp>
 801a21c:	2800      	cmp	r0, #0
 801a21e:	f73f adcc 	bgt.w	8019dba <_dtoa_r+0x48a>
 801a222:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a224:	465d      	mov	r5, fp
 801a226:	ea6f 0a03 	mvn.w	sl, r3
 801a22a:	f04f 0900 	mov.w	r9, #0
 801a22e:	4639      	mov	r1, r7
 801a230:	4620      	mov	r0, r4
 801a232:	f000 fd6b 	bl	801ad0c <_Bfree>
 801a236:	2e00      	cmp	r6, #0
 801a238:	f43f aeb7 	beq.w	8019faa <_dtoa_r+0x67a>
 801a23c:	f1b9 0f00 	cmp.w	r9, #0
 801a240:	d005      	beq.n	801a24e <_dtoa_r+0x91e>
 801a242:	45b1      	cmp	r9, r6
 801a244:	d003      	beq.n	801a24e <_dtoa_r+0x91e>
 801a246:	4649      	mov	r1, r9
 801a248:	4620      	mov	r0, r4
 801a24a:	f000 fd5f 	bl	801ad0c <_Bfree>
 801a24e:	4631      	mov	r1, r6
 801a250:	4620      	mov	r0, r4
 801a252:	f000 fd5b 	bl	801ad0c <_Bfree>
 801a256:	e6a8      	b.n	8019faa <_dtoa_r+0x67a>
 801a258:	2700      	movs	r7, #0
 801a25a:	463e      	mov	r6, r7
 801a25c:	e7e1      	b.n	801a222 <_dtoa_r+0x8f2>
 801a25e:	f8dd a020 	ldr.w	sl, [sp, #32]
 801a262:	463e      	mov	r6, r7
 801a264:	e5a9      	b.n	8019dba <_dtoa_r+0x48a>
 801a266:	bf00      	nop
 801a268:	40240000 	.word	0x40240000
 801a26c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a26e:	f8cd 9008 	str.w	r9, [sp, #8]
 801a272:	2b00      	cmp	r3, #0
 801a274:	f000 80fa 	beq.w	801a46c <_dtoa_r+0xb3c>
 801a278:	2d00      	cmp	r5, #0
 801a27a:	dd05      	ble.n	801a288 <_dtoa_r+0x958>
 801a27c:	4631      	mov	r1, r6
 801a27e:	462a      	mov	r2, r5
 801a280:	4620      	mov	r0, r4
 801a282:	f000 ff0f 	bl	801b0a4 <__lshift>
 801a286:	4606      	mov	r6, r0
 801a288:	9b07      	ldr	r3, [sp, #28]
 801a28a:	2b00      	cmp	r3, #0
 801a28c:	d04c      	beq.n	801a328 <_dtoa_r+0x9f8>
 801a28e:	6871      	ldr	r1, [r6, #4]
 801a290:	4620      	mov	r0, r4
 801a292:	f000 fd07 	bl	801aca4 <_Balloc>
 801a296:	6932      	ldr	r2, [r6, #16]
 801a298:	3202      	adds	r2, #2
 801a29a:	4605      	mov	r5, r0
 801a29c:	0092      	lsls	r2, r2, #2
 801a29e:	f106 010c 	add.w	r1, r6, #12
 801a2a2:	300c      	adds	r0, #12
 801a2a4:	f7fd fde7 	bl	8017e76 <memcpy>
 801a2a8:	2201      	movs	r2, #1
 801a2aa:	4629      	mov	r1, r5
 801a2ac:	4620      	mov	r0, r4
 801a2ae:	f000 fef9 	bl	801b0a4 <__lshift>
 801a2b2:	9b00      	ldr	r3, [sp, #0]
 801a2b4:	f8cd b014 	str.w	fp, [sp, #20]
 801a2b8:	f003 0301 	and.w	r3, r3, #1
 801a2bc:	46b1      	mov	r9, r6
 801a2be:	9307      	str	r3, [sp, #28]
 801a2c0:	4606      	mov	r6, r0
 801a2c2:	4639      	mov	r1, r7
 801a2c4:	9804      	ldr	r0, [sp, #16]
 801a2c6:	f7ff faa6 	bl	8019816 <quorem>
 801a2ca:	4649      	mov	r1, r9
 801a2cc:	4605      	mov	r5, r0
 801a2ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801a2d2:	9804      	ldr	r0, [sp, #16]
 801a2d4:	f000 ff3a 	bl	801b14c <__mcmp>
 801a2d8:	4632      	mov	r2, r6
 801a2da:	9000      	str	r0, [sp, #0]
 801a2dc:	4639      	mov	r1, r7
 801a2de:	4620      	mov	r0, r4
 801a2e0:	f000 ff4e 	bl	801b180 <__mdiff>
 801a2e4:	68c3      	ldr	r3, [r0, #12]
 801a2e6:	4602      	mov	r2, r0
 801a2e8:	bb03      	cbnz	r3, 801a32c <_dtoa_r+0x9fc>
 801a2ea:	4601      	mov	r1, r0
 801a2ec:	9008      	str	r0, [sp, #32]
 801a2ee:	9804      	ldr	r0, [sp, #16]
 801a2f0:	f000 ff2c 	bl	801b14c <__mcmp>
 801a2f4:	9a08      	ldr	r2, [sp, #32]
 801a2f6:	4603      	mov	r3, r0
 801a2f8:	4611      	mov	r1, r2
 801a2fa:	4620      	mov	r0, r4
 801a2fc:	9308      	str	r3, [sp, #32]
 801a2fe:	f000 fd05 	bl	801ad0c <_Bfree>
 801a302:	9b08      	ldr	r3, [sp, #32]
 801a304:	b9a3      	cbnz	r3, 801a330 <_dtoa_r+0xa00>
 801a306:	9a06      	ldr	r2, [sp, #24]
 801a308:	b992      	cbnz	r2, 801a330 <_dtoa_r+0xa00>
 801a30a:	9a07      	ldr	r2, [sp, #28]
 801a30c:	b982      	cbnz	r2, 801a330 <_dtoa_r+0xa00>
 801a30e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801a312:	d029      	beq.n	801a368 <_dtoa_r+0xa38>
 801a314:	9b00      	ldr	r3, [sp, #0]
 801a316:	2b00      	cmp	r3, #0
 801a318:	dd01      	ble.n	801a31e <_dtoa_r+0x9ee>
 801a31a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801a31e:	9b05      	ldr	r3, [sp, #20]
 801a320:	1c5d      	adds	r5, r3, #1
 801a322:	f883 8000 	strb.w	r8, [r3]
 801a326:	e782      	b.n	801a22e <_dtoa_r+0x8fe>
 801a328:	4630      	mov	r0, r6
 801a32a:	e7c2      	b.n	801a2b2 <_dtoa_r+0x982>
 801a32c:	2301      	movs	r3, #1
 801a32e:	e7e3      	b.n	801a2f8 <_dtoa_r+0x9c8>
 801a330:	9a00      	ldr	r2, [sp, #0]
 801a332:	2a00      	cmp	r2, #0
 801a334:	db04      	blt.n	801a340 <_dtoa_r+0xa10>
 801a336:	d125      	bne.n	801a384 <_dtoa_r+0xa54>
 801a338:	9a06      	ldr	r2, [sp, #24]
 801a33a:	bb1a      	cbnz	r2, 801a384 <_dtoa_r+0xa54>
 801a33c:	9a07      	ldr	r2, [sp, #28]
 801a33e:	bb0a      	cbnz	r2, 801a384 <_dtoa_r+0xa54>
 801a340:	2b00      	cmp	r3, #0
 801a342:	ddec      	ble.n	801a31e <_dtoa_r+0x9ee>
 801a344:	2201      	movs	r2, #1
 801a346:	9904      	ldr	r1, [sp, #16]
 801a348:	4620      	mov	r0, r4
 801a34a:	f000 feab 	bl	801b0a4 <__lshift>
 801a34e:	4639      	mov	r1, r7
 801a350:	9004      	str	r0, [sp, #16]
 801a352:	f000 fefb 	bl	801b14c <__mcmp>
 801a356:	2800      	cmp	r0, #0
 801a358:	dc03      	bgt.n	801a362 <_dtoa_r+0xa32>
 801a35a:	d1e0      	bne.n	801a31e <_dtoa_r+0x9ee>
 801a35c:	f018 0f01 	tst.w	r8, #1
 801a360:	d0dd      	beq.n	801a31e <_dtoa_r+0x9ee>
 801a362:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801a366:	d1d8      	bne.n	801a31a <_dtoa_r+0x9ea>
 801a368:	9b05      	ldr	r3, [sp, #20]
 801a36a:	9a05      	ldr	r2, [sp, #20]
 801a36c:	1c5d      	adds	r5, r3, #1
 801a36e:	2339      	movs	r3, #57	; 0x39
 801a370:	7013      	strb	r3, [r2, #0]
 801a372:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801a376:	2b39      	cmp	r3, #57	; 0x39
 801a378:	f105 32ff 	add.w	r2, r5, #4294967295
 801a37c:	d04f      	beq.n	801a41e <_dtoa_r+0xaee>
 801a37e:	3301      	adds	r3, #1
 801a380:	7013      	strb	r3, [r2, #0]
 801a382:	e754      	b.n	801a22e <_dtoa_r+0x8fe>
 801a384:	9a05      	ldr	r2, [sp, #20]
 801a386:	2b00      	cmp	r3, #0
 801a388:	f102 0501 	add.w	r5, r2, #1
 801a38c:	dd06      	ble.n	801a39c <_dtoa_r+0xa6c>
 801a38e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801a392:	d0e9      	beq.n	801a368 <_dtoa_r+0xa38>
 801a394:	f108 0801 	add.w	r8, r8, #1
 801a398:	9b05      	ldr	r3, [sp, #20]
 801a39a:	e7c2      	b.n	801a322 <_dtoa_r+0x9f2>
 801a39c:	9a02      	ldr	r2, [sp, #8]
 801a39e:	f805 8c01 	strb.w	r8, [r5, #-1]
 801a3a2:	eba5 030b 	sub.w	r3, r5, fp
 801a3a6:	4293      	cmp	r3, r2
 801a3a8:	d021      	beq.n	801a3ee <_dtoa_r+0xabe>
 801a3aa:	2300      	movs	r3, #0
 801a3ac:	220a      	movs	r2, #10
 801a3ae:	9904      	ldr	r1, [sp, #16]
 801a3b0:	4620      	mov	r0, r4
 801a3b2:	f000 fcc2 	bl	801ad3a <__multadd>
 801a3b6:	45b1      	cmp	r9, r6
 801a3b8:	9004      	str	r0, [sp, #16]
 801a3ba:	f04f 0300 	mov.w	r3, #0
 801a3be:	f04f 020a 	mov.w	r2, #10
 801a3c2:	4649      	mov	r1, r9
 801a3c4:	4620      	mov	r0, r4
 801a3c6:	d105      	bne.n	801a3d4 <_dtoa_r+0xaa4>
 801a3c8:	f000 fcb7 	bl	801ad3a <__multadd>
 801a3cc:	4681      	mov	r9, r0
 801a3ce:	4606      	mov	r6, r0
 801a3d0:	9505      	str	r5, [sp, #20]
 801a3d2:	e776      	b.n	801a2c2 <_dtoa_r+0x992>
 801a3d4:	f000 fcb1 	bl	801ad3a <__multadd>
 801a3d8:	4631      	mov	r1, r6
 801a3da:	4681      	mov	r9, r0
 801a3dc:	2300      	movs	r3, #0
 801a3de:	220a      	movs	r2, #10
 801a3e0:	4620      	mov	r0, r4
 801a3e2:	f000 fcaa 	bl	801ad3a <__multadd>
 801a3e6:	4606      	mov	r6, r0
 801a3e8:	e7f2      	b.n	801a3d0 <_dtoa_r+0xaa0>
 801a3ea:	f04f 0900 	mov.w	r9, #0
 801a3ee:	2201      	movs	r2, #1
 801a3f0:	9904      	ldr	r1, [sp, #16]
 801a3f2:	4620      	mov	r0, r4
 801a3f4:	f000 fe56 	bl	801b0a4 <__lshift>
 801a3f8:	4639      	mov	r1, r7
 801a3fa:	9004      	str	r0, [sp, #16]
 801a3fc:	f000 fea6 	bl	801b14c <__mcmp>
 801a400:	2800      	cmp	r0, #0
 801a402:	dcb6      	bgt.n	801a372 <_dtoa_r+0xa42>
 801a404:	d102      	bne.n	801a40c <_dtoa_r+0xadc>
 801a406:	f018 0f01 	tst.w	r8, #1
 801a40a:	d1b2      	bne.n	801a372 <_dtoa_r+0xa42>
 801a40c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801a410:	2b30      	cmp	r3, #48	; 0x30
 801a412:	f105 32ff 	add.w	r2, r5, #4294967295
 801a416:	f47f af0a 	bne.w	801a22e <_dtoa_r+0x8fe>
 801a41a:	4615      	mov	r5, r2
 801a41c:	e7f6      	b.n	801a40c <_dtoa_r+0xadc>
 801a41e:	4593      	cmp	fp, r2
 801a420:	d105      	bne.n	801a42e <_dtoa_r+0xafe>
 801a422:	2331      	movs	r3, #49	; 0x31
 801a424:	f10a 0a01 	add.w	sl, sl, #1
 801a428:	f88b 3000 	strb.w	r3, [fp]
 801a42c:	e6ff      	b.n	801a22e <_dtoa_r+0x8fe>
 801a42e:	4615      	mov	r5, r2
 801a430:	e79f      	b.n	801a372 <_dtoa_r+0xa42>
 801a432:	f8df b064 	ldr.w	fp, [pc, #100]	; 801a498 <_dtoa_r+0xb68>
 801a436:	e007      	b.n	801a448 <_dtoa_r+0xb18>
 801a438:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a43a:	f8df b060 	ldr.w	fp, [pc, #96]	; 801a49c <_dtoa_r+0xb6c>
 801a43e:	b11b      	cbz	r3, 801a448 <_dtoa_r+0xb18>
 801a440:	f10b 0308 	add.w	r3, fp, #8
 801a444:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801a446:	6013      	str	r3, [r2, #0]
 801a448:	4658      	mov	r0, fp
 801a44a:	b017      	add	sp, #92	; 0x5c
 801a44c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a450:	9b06      	ldr	r3, [sp, #24]
 801a452:	2b01      	cmp	r3, #1
 801a454:	f77f ae35 	ble.w	801a0c2 <_dtoa_r+0x792>
 801a458:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a45a:	9307      	str	r3, [sp, #28]
 801a45c:	e649      	b.n	801a0f2 <_dtoa_r+0x7c2>
 801a45e:	9b02      	ldr	r3, [sp, #8]
 801a460:	2b00      	cmp	r3, #0
 801a462:	dc03      	bgt.n	801a46c <_dtoa_r+0xb3c>
 801a464:	9b06      	ldr	r3, [sp, #24]
 801a466:	2b02      	cmp	r3, #2
 801a468:	f73f aecc 	bgt.w	801a204 <_dtoa_r+0x8d4>
 801a46c:	465d      	mov	r5, fp
 801a46e:	4639      	mov	r1, r7
 801a470:	9804      	ldr	r0, [sp, #16]
 801a472:	f7ff f9d0 	bl	8019816 <quorem>
 801a476:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801a47a:	f805 8b01 	strb.w	r8, [r5], #1
 801a47e:	9a02      	ldr	r2, [sp, #8]
 801a480:	eba5 030b 	sub.w	r3, r5, fp
 801a484:	429a      	cmp	r2, r3
 801a486:	ddb0      	ble.n	801a3ea <_dtoa_r+0xaba>
 801a488:	2300      	movs	r3, #0
 801a48a:	220a      	movs	r2, #10
 801a48c:	9904      	ldr	r1, [sp, #16]
 801a48e:	4620      	mov	r0, r4
 801a490:	f000 fc53 	bl	801ad3a <__multadd>
 801a494:	9004      	str	r0, [sp, #16]
 801a496:	e7ea      	b.n	801a46e <_dtoa_r+0xb3e>
 801a498:	08020b96 	.word	0x08020b96
 801a49c:	08020c10 	.word	0x08020c10

0801a4a0 <std>:
 801a4a0:	2300      	movs	r3, #0
 801a4a2:	b510      	push	{r4, lr}
 801a4a4:	4604      	mov	r4, r0
 801a4a6:	e9c0 3300 	strd	r3, r3, [r0]
 801a4aa:	6083      	str	r3, [r0, #8]
 801a4ac:	8181      	strh	r1, [r0, #12]
 801a4ae:	6643      	str	r3, [r0, #100]	; 0x64
 801a4b0:	81c2      	strh	r2, [r0, #14]
 801a4b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a4b6:	6183      	str	r3, [r0, #24]
 801a4b8:	4619      	mov	r1, r3
 801a4ba:	2208      	movs	r2, #8
 801a4bc:	305c      	adds	r0, #92	; 0x5c
 801a4be:	f7fd fcfe 	bl	8017ebe <memset>
 801a4c2:	4b05      	ldr	r3, [pc, #20]	; (801a4d8 <std+0x38>)
 801a4c4:	6263      	str	r3, [r4, #36]	; 0x24
 801a4c6:	4b05      	ldr	r3, [pc, #20]	; (801a4dc <std+0x3c>)
 801a4c8:	62a3      	str	r3, [r4, #40]	; 0x28
 801a4ca:	4b05      	ldr	r3, [pc, #20]	; (801a4e0 <std+0x40>)
 801a4cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a4ce:	4b05      	ldr	r3, [pc, #20]	; (801a4e4 <std+0x44>)
 801a4d0:	6224      	str	r4, [r4, #32]
 801a4d2:	6323      	str	r3, [r4, #48]	; 0x30
 801a4d4:	bd10      	pop	{r4, pc}
 801a4d6:	bf00      	nop
 801a4d8:	0801b9e5 	.word	0x0801b9e5
 801a4dc:	0801ba07 	.word	0x0801ba07
 801a4e0:	0801ba3f 	.word	0x0801ba3f
 801a4e4:	0801ba63 	.word	0x0801ba63

0801a4e8 <_cleanup_r>:
 801a4e8:	4901      	ldr	r1, [pc, #4]	; (801a4f0 <_cleanup_r+0x8>)
 801a4ea:	f000 b885 	b.w	801a5f8 <_fwalk_reent>
 801a4ee:	bf00      	nop
 801a4f0:	0801bd3d 	.word	0x0801bd3d

0801a4f4 <__sfmoreglue>:
 801a4f4:	b570      	push	{r4, r5, r6, lr}
 801a4f6:	1e4a      	subs	r2, r1, #1
 801a4f8:	2568      	movs	r5, #104	; 0x68
 801a4fa:	4355      	muls	r5, r2
 801a4fc:	460e      	mov	r6, r1
 801a4fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a502:	f7fd fd33 	bl	8017f6c <_malloc_r>
 801a506:	4604      	mov	r4, r0
 801a508:	b140      	cbz	r0, 801a51c <__sfmoreglue+0x28>
 801a50a:	2100      	movs	r1, #0
 801a50c:	e9c0 1600 	strd	r1, r6, [r0]
 801a510:	300c      	adds	r0, #12
 801a512:	60a0      	str	r0, [r4, #8]
 801a514:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a518:	f7fd fcd1 	bl	8017ebe <memset>
 801a51c:	4620      	mov	r0, r4
 801a51e:	bd70      	pop	{r4, r5, r6, pc}

0801a520 <__sinit>:
 801a520:	6983      	ldr	r3, [r0, #24]
 801a522:	b510      	push	{r4, lr}
 801a524:	4604      	mov	r4, r0
 801a526:	bb33      	cbnz	r3, 801a576 <__sinit+0x56>
 801a528:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801a52c:	6503      	str	r3, [r0, #80]	; 0x50
 801a52e:	4b12      	ldr	r3, [pc, #72]	; (801a578 <__sinit+0x58>)
 801a530:	4a12      	ldr	r2, [pc, #72]	; (801a57c <__sinit+0x5c>)
 801a532:	681b      	ldr	r3, [r3, #0]
 801a534:	6282      	str	r2, [r0, #40]	; 0x28
 801a536:	4298      	cmp	r0, r3
 801a538:	bf04      	itt	eq
 801a53a:	2301      	moveq	r3, #1
 801a53c:	6183      	streq	r3, [r0, #24]
 801a53e:	f000 f81f 	bl	801a580 <__sfp>
 801a542:	6060      	str	r0, [r4, #4]
 801a544:	4620      	mov	r0, r4
 801a546:	f000 f81b 	bl	801a580 <__sfp>
 801a54a:	60a0      	str	r0, [r4, #8]
 801a54c:	4620      	mov	r0, r4
 801a54e:	f000 f817 	bl	801a580 <__sfp>
 801a552:	2200      	movs	r2, #0
 801a554:	60e0      	str	r0, [r4, #12]
 801a556:	2104      	movs	r1, #4
 801a558:	6860      	ldr	r0, [r4, #4]
 801a55a:	f7ff ffa1 	bl	801a4a0 <std>
 801a55e:	2201      	movs	r2, #1
 801a560:	2109      	movs	r1, #9
 801a562:	68a0      	ldr	r0, [r4, #8]
 801a564:	f7ff ff9c 	bl	801a4a0 <std>
 801a568:	2202      	movs	r2, #2
 801a56a:	2112      	movs	r1, #18
 801a56c:	68e0      	ldr	r0, [r4, #12]
 801a56e:	f7ff ff97 	bl	801a4a0 <std>
 801a572:	2301      	movs	r3, #1
 801a574:	61a3      	str	r3, [r4, #24]
 801a576:	bd10      	pop	{r4, pc}
 801a578:	08020b78 	.word	0x08020b78
 801a57c:	0801a4e9 	.word	0x0801a4e9

0801a580 <__sfp>:
 801a580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a582:	4b1b      	ldr	r3, [pc, #108]	; (801a5f0 <__sfp+0x70>)
 801a584:	681e      	ldr	r6, [r3, #0]
 801a586:	69b3      	ldr	r3, [r6, #24]
 801a588:	4607      	mov	r7, r0
 801a58a:	b913      	cbnz	r3, 801a592 <__sfp+0x12>
 801a58c:	4630      	mov	r0, r6
 801a58e:	f7ff ffc7 	bl	801a520 <__sinit>
 801a592:	3648      	adds	r6, #72	; 0x48
 801a594:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a598:	3b01      	subs	r3, #1
 801a59a:	d503      	bpl.n	801a5a4 <__sfp+0x24>
 801a59c:	6833      	ldr	r3, [r6, #0]
 801a59e:	b133      	cbz	r3, 801a5ae <__sfp+0x2e>
 801a5a0:	6836      	ldr	r6, [r6, #0]
 801a5a2:	e7f7      	b.n	801a594 <__sfp+0x14>
 801a5a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a5a8:	b16d      	cbz	r5, 801a5c6 <__sfp+0x46>
 801a5aa:	3468      	adds	r4, #104	; 0x68
 801a5ac:	e7f4      	b.n	801a598 <__sfp+0x18>
 801a5ae:	2104      	movs	r1, #4
 801a5b0:	4638      	mov	r0, r7
 801a5b2:	f7ff ff9f 	bl	801a4f4 <__sfmoreglue>
 801a5b6:	6030      	str	r0, [r6, #0]
 801a5b8:	2800      	cmp	r0, #0
 801a5ba:	d1f1      	bne.n	801a5a0 <__sfp+0x20>
 801a5bc:	230c      	movs	r3, #12
 801a5be:	603b      	str	r3, [r7, #0]
 801a5c0:	4604      	mov	r4, r0
 801a5c2:	4620      	mov	r0, r4
 801a5c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a5c6:	4b0b      	ldr	r3, [pc, #44]	; (801a5f4 <__sfp+0x74>)
 801a5c8:	6665      	str	r5, [r4, #100]	; 0x64
 801a5ca:	e9c4 5500 	strd	r5, r5, [r4]
 801a5ce:	60a5      	str	r5, [r4, #8]
 801a5d0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801a5d4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 801a5d8:	2208      	movs	r2, #8
 801a5da:	4629      	mov	r1, r5
 801a5dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a5e0:	f7fd fc6d 	bl	8017ebe <memset>
 801a5e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a5e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a5ec:	e7e9      	b.n	801a5c2 <__sfp+0x42>
 801a5ee:	bf00      	nop
 801a5f0:	08020b78 	.word	0x08020b78
 801a5f4:	ffff0001 	.word	0xffff0001

0801a5f8 <_fwalk_reent>:
 801a5f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a5fc:	4680      	mov	r8, r0
 801a5fe:	4689      	mov	r9, r1
 801a600:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a604:	2600      	movs	r6, #0
 801a606:	b914      	cbnz	r4, 801a60e <_fwalk_reent+0x16>
 801a608:	4630      	mov	r0, r6
 801a60a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a60e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801a612:	3f01      	subs	r7, #1
 801a614:	d501      	bpl.n	801a61a <_fwalk_reent+0x22>
 801a616:	6824      	ldr	r4, [r4, #0]
 801a618:	e7f5      	b.n	801a606 <_fwalk_reent+0xe>
 801a61a:	89ab      	ldrh	r3, [r5, #12]
 801a61c:	2b01      	cmp	r3, #1
 801a61e:	d907      	bls.n	801a630 <_fwalk_reent+0x38>
 801a620:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a624:	3301      	adds	r3, #1
 801a626:	d003      	beq.n	801a630 <_fwalk_reent+0x38>
 801a628:	4629      	mov	r1, r5
 801a62a:	4640      	mov	r0, r8
 801a62c:	47c8      	blx	r9
 801a62e:	4306      	orrs	r6, r0
 801a630:	3568      	adds	r5, #104	; 0x68
 801a632:	e7ee      	b.n	801a612 <_fwalk_reent+0x1a>

0801a634 <rshift>:
 801a634:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a636:	6906      	ldr	r6, [r0, #16]
 801a638:	114b      	asrs	r3, r1, #5
 801a63a:	429e      	cmp	r6, r3
 801a63c:	f100 0414 	add.w	r4, r0, #20
 801a640:	dd30      	ble.n	801a6a4 <rshift+0x70>
 801a642:	f011 011f 	ands.w	r1, r1, #31
 801a646:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801a64a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801a64e:	d108      	bne.n	801a662 <rshift+0x2e>
 801a650:	4621      	mov	r1, r4
 801a652:	42b2      	cmp	r2, r6
 801a654:	460b      	mov	r3, r1
 801a656:	d211      	bcs.n	801a67c <rshift+0x48>
 801a658:	f852 3b04 	ldr.w	r3, [r2], #4
 801a65c:	f841 3b04 	str.w	r3, [r1], #4
 801a660:	e7f7      	b.n	801a652 <rshift+0x1e>
 801a662:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 801a666:	f1c1 0c20 	rsb	ip, r1, #32
 801a66a:	40cd      	lsrs	r5, r1
 801a66c:	3204      	adds	r2, #4
 801a66e:	4623      	mov	r3, r4
 801a670:	42b2      	cmp	r2, r6
 801a672:	4617      	mov	r7, r2
 801a674:	d30c      	bcc.n	801a690 <rshift+0x5c>
 801a676:	601d      	str	r5, [r3, #0]
 801a678:	b105      	cbz	r5, 801a67c <rshift+0x48>
 801a67a:	3304      	adds	r3, #4
 801a67c:	1b1a      	subs	r2, r3, r4
 801a67e:	42a3      	cmp	r3, r4
 801a680:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801a684:	bf08      	it	eq
 801a686:	2300      	moveq	r3, #0
 801a688:	6102      	str	r2, [r0, #16]
 801a68a:	bf08      	it	eq
 801a68c:	6143      	streq	r3, [r0, #20]
 801a68e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a690:	683f      	ldr	r7, [r7, #0]
 801a692:	fa07 f70c 	lsl.w	r7, r7, ip
 801a696:	433d      	orrs	r5, r7
 801a698:	f843 5b04 	str.w	r5, [r3], #4
 801a69c:	f852 5b04 	ldr.w	r5, [r2], #4
 801a6a0:	40cd      	lsrs	r5, r1
 801a6a2:	e7e5      	b.n	801a670 <rshift+0x3c>
 801a6a4:	4623      	mov	r3, r4
 801a6a6:	e7e9      	b.n	801a67c <rshift+0x48>

0801a6a8 <__hexdig_fun>:
 801a6a8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801a6ac:	2b09      	cmp	r3, #9
 801a6ae:	d802      	bhi.n	801a6b6 <__hexdig_fun+0xe>
 801a6b0:	3820      	subs	r0, #32
 801a6b2:	b2c0      	uxtb	r0, r0
 801a6b4:	4770      	bx	lr
 801a6b6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801a6ba:	2b05      	cmp	r3, #5
 801a6bc:	d801      	bhi.n	801a6c2 <__hexdig_fun+0x1a>
 801a6be:	3847      	subs	r0, #71	; 0x47
 801a6c0:	e7f7      	b.n	801a6b2 <__hexdig_fun+0xa>
 801a6c2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801a6c6:	2b05      	cmp	r3, #5
 801a6c8:	d801      	bhi.n	801a6ce <__hexdig_fun+0x26>
 801a6ca:	3827      	subs	r0, #39	; 0x27
 801a6cc:	e7f1      	b.n	801a6b2 <__hexdig_fun+0xa>
 801a6ce:	2000      	movs	r0, #0
 801a6d0:	4770      	bx	lr

0801a6d2 <__gethex>:
 801a6d2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a6d6:	b08b      	sub	sp, #44	; 0x2c
 801a6d8:	468a      	mov	sl, r1
 801a6da:	9002      	str	r0, [sp, #8]
 801a6dc:	9816      	ldr	r0, [sp, #88]	; 0x58
 801a6de:	9306      	str	r3, [sp, #24]
 801a6e0:	4690      	mov	r8, r2
 801a6e2:	f000 facd 	bl	801ac80 <__localeconv_l>
 801a6e6:	6803      	ldr	r3, [r0, #0]
 801a6e8:	9303      	str	r3, [sp, #12]
 801a6ea:	4618      	mov	r0, r3
 801a6ec:	f7e5 fd7a 	bl	80001e4 <strlen>
 801a6f0:	9b03      	ldr	r3, [sp, #12]
 801a6f2:	9001      	str	r0, [sp, #4]
 801a6f4:	4403      	add	r3, r0
 801a6f6:	f04f 0b00 	mov.w	fp, #0
 801a6fa:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801a6fe:	9307      	str	r3, [sp, #28]
 801a700:	f8da 3000 	ldr.w	r3, [sl]
 801a704:	3302      	adds	r3, #2
 801a706:	461f      	mov	r7, r3
 801a708:	f813 0b01 	ldrb.w	r0, [r3], #1
 801a70c:	2830      	cmp	r0, #48	; 0x30
 801a70e:	d06c      	beq.n	801a7ea <__gethex+0x118>
 801a710:	f7ff ffca 	bl	801a6a8 <__hexdig_fun>
 801a714:	4604      	mov	r4, r0
 801a716:	2800      	cmp	r0, #0
 801a718:	d16a      	bne.n	801a7f0 <__gethex+0x11e>
 801a71a:	9a01      	ldr	r2, [sp, #4]
 801a71c:	9903      	ldr	r1, [sp, #12]
 801a71e:	4638      	mov	r0, r7
 801a720:	f7fe f98a 	bl	8018a38 <strncmp>
 801a724:	2800      	cmp	r0, #0
 801a726:	d166      	bne.n	801a7f6 <__gethex+0x124>
 801a728:	9b01      	ldr	r3, [sp, #4]
 801a72a:	5cf8      	ldrb	r0, [r7, r3]
 801a72c:	18fe      	adds	r6, r7, r3
 801a72e:	f7ff ffbb 	bl	801a6a8 <__hexdig_fun>
 801a732:	2800      	cmp	r0, #0
 801a734:	d062      	beq.n	801a7fc <__gethex+0x12a>
 801a736:	4633      	mov	r3, r6
 801a738:	7818      	ldrb	r0, [r3, #0]
 801a73a:	2830      	cmp	r0, #48	; 0x30
 801a73c:	461f      	mov	r7, r3
 801a73e:	f103 0301 	add.w	r3, r3, #1
 801a742:	d0f9      	beq.n	801a738 <__gethex+0x66>
 801a744:	f7ff ffb0 	bl	801a6a8 <__hexdig_fun>
 801a748:	fab0 f580 	clz	r5, r0
 801a74c:	096d      	lsrs	r5, r5, #5
 801a74e:	4634      	mov	r4, r6
 801a750:	f04f 0b01 	mov.w	fp, #1
 801a754:	463a      	mov	r2, r7
 801a756:	4616      	mov	r6, r2
 801a758:	3201      	adds	r2, #1
 801a75a:	7830      	ldrb	r0, [r6, #0]
 801a75c:	f7ff ffa4 	bl	801a6a8 <__hexdig_fun>
 801a760:	2800      	cmp	r0, #0
 801a762:	d1f8      	bne.n	801a756 <__gethex+0x84>
 801a764:	9a01      	ldr	r2, [sp, #4]
 801a766:	9903      	ldr	r1, [sp, #12]
 801a768:	4630      	mov	r0, r6
 801a76a:	f7fe f965 	bl	8018a38 <strncmp>
 801a76e:	b950      	cbnz	r0, 801a786 <__gethex+0xb4>
 801a770:	b954      	cbnz	r4, 801a788 <__gethex+0xb6>
 801a772:	9b01      	ldr	r3, [sp, #4]
 801a774:	18f4      	adds	r4, r6, r3
 801a776:	4622      	mov	r2, r4
 801a778:	4616      	mov	r6, r2
 801a77a:	3201      	adds	r2, #1
 801a77c:	7830      	ldrb	r0, [r6, #0]
 801a77e:	f7ff ff93 	bl	801a6a8 <__hexdig_fun>
 801a782:	2800      	cmp	r0, #0
 801a784:	d1f8      	bne.n	801a778 <__gethex+0xa6>
 801a786:	b10c      	cbz	r4, 801a78c <__gethex+0xba>
 801a788:	1ba4      	subs	r4, r4, r6
 801a78a:	00a4      	lsls	r4, r4, #2
 801a78c:	7833      	ldrb	r3, [r6, #0]
 801a78e:	2b50      	cmp	r3, #80	; 0x50
 801a790:	d001      	beq.n	801a796 <__gethex+0xc4>
 801a792:	2b70      	cmp	r3, #112	; 0x70
 801a794:	d140      	bne.n	801a818 <__gethex+0x146>
 801a796:	7873      	ldrb	r3, [r6, #1]
 801a798:	2b2b      	cmp	r3, #43	; 0x2b
 801a79a:	d031      	beq.n	801a800 <__gethex+0x12e>
 801a79c:	2b2d      	cmp	r3, #45	; 0x2d
 801a79e:	d033      	beq.n	801a808 <__gethex+0x136>
 801a7a0:	1c71      	adds	r1, r6, #1
 801a7a2:	f04f 0900 	mov.w	r9, #0
 801a7a6:	7808      	ldrb	r0, [r1, #0]
 801a7a8:	f7ff ff7e 	bl	801a6a8 <__hexdig_fun>
 801a7ac:	1e43      	subs	r3, r0, #1
 801a7ae:	b2db      	uxtb	r3, r3
 801a7b0:	2b18      	cmp	r3, #24
 801a7b2:	d831      	bhi.n	801a818 <__gethex+0x146>
 801a7b4:	f1a0 0210 	sub.w	r2, r0, #16
 801a7b8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801a7bc:	f7ff ff74 	bl	801a6a8 <__hexdig_fun>
 801a7c0:	1e43      	subs	r3, r0, #1
 801a7c2:	b2db      	uxtb	r3, r3
 801a7c4:	2b18      	cmp	r3, #24
 801a7c6:	d922      	bls.n	801a80e <__gethex+0x13c>
 801a7c8:	f1b9 0f00 	cmp.w	r9, #0
 801a7cc:	d000      	beq.n	801a7d0 <__gethex+0xfe>
 801a7ce:	4252      	negs	r2, r2
 801a7d0:	4414      	add	r4, r2
 801a7d2:	f8ca 1000 	str.w	r1, [sl]
 801a7d6:	b30d      	cbz	r5, 801a81c <__gethex+0x14a>
 801a7d8:	f1bb 0f00 	cmp.w	fp, #0
 801a7dc:	bf0c      	ite	eq
 801a7de:	2706      	moveq	r7, #6
 801a7e0:	2700      	movne	r7, #0
 801a7e2:	4638      	mov	r0, r7
 801a7e4:	b00b      	add	sp, #44	; 0x2c
 801a7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a7ea:	f10b 0b01 	add.w	fp, fp, #1
 801a7ee:	e78a      	b.n	801a706 <__gethex+0x34>
 801a7f0:	2500      	movs	r5, #0
 801a7f2:	462c      	mov	r4, r5
 801a7f4:	e7ae      	b.n	801a754 <__gethex+0x82>
 801a7f6:	463e      	mov	r6, r7
 801a7f8:	2501      	movs	r5, #1
 801a7fa:	e7c7      	b.n	801a78c <__gethex+0xba>
 801a7fc:	4604      	mov	r4, r0
 801a7fe:	e7fb      	b.n	801a7f8 <__gethex+0x126>
 801a800:	f04f 0900 	mov.w	r9, #0
 801a804:	1cb1      	adds	r1, r6, #2
 801a806:	e7ce      	b.n	801a7a6 <__gethex+0xd4>
 801a808:	f04f 0901 	mov.w	r9, #1
 801a80c:	e7fa      	b.n	801a804 <__gethex+0x132>
 801a80e:	230a      	movs	r3, #10
 801a810:	fb03 0202 	mla	r2, r3, r2, r0
 801a814:	3a10      	subs	r2, #16
 801a816:	e7cf      	b.n	801a7b8 <__gethex+0xe6>
 801a818:	4631      	mov	r1, r6
 801a81a:	e7da      	b.n	801a7d2 <__gethex+0x100>
 801a81c:	1bf3      	subs	r3, r6, r7
 801a81e:	3b01      	subs	r3, #1
 801a820:	4629      	mov	r1, r5
 801a822:	2b07      	cmp	r3, #7
 801a824:	dc49      	bgt.n	801a8ba <__gethex+0x1e8>
 801a826:	9802      	ldr	r0, [sp, #8]
 801a828:	f000 fa3c 	bl	801aca4 <_Balloc>
 801a82c:	9b01      	ldr	r3, [sp, #4]
 801a82e:	f100 0914 	add.w	r9, r0, #20
 801a832:	f04f 0b00 	mov.w	fp, #0
 801a836:	f1c3 0301 	rsb	r3, r3, #1
 801a83a:	4605      	mov	r5, r0
 801a83c:	f8cd 9010 	str.w	r9, [sp, #16]
 801a840:	46da      	mov	sl, fp
 801a842:	9308      	str	r3, [sp, #32]
 801a844:	42b7      	cmp	r7, r6
 801a846:	d33b      	bcc.n	801a8c0 <__gethex+0x1ee>
 801a848:	9804      	ldr	r0, [sp, #16]
 801a84a:	f840 ab04 	str.w	sl, [r0], #4
 801a84e:	eba0 0009 	sub.w	r0, r0, r9
 801a852:	1080      	asrs	r0, r0, #2
 801a854:	6128      	str	r0, [r5, #16]
 801a856:	0147      	lsls	r7, r0, #5
 801a858:	4650      	mov	r0, sl
 801a85a:	f000 fae7 	bl	801ae2c <__hi0bits>
 801a85e:	f8d8 6000 	ldr.w	r6, [r8]
 801a862:	1a3f      	subs	r7, r7, r0
 801a864:	42b7      	cmp	r7, r6
 801a866:	dd64      	ble.n	801a932 <__gethex+0x260>
 801a868:	1bbf      	subs	r7, r7, r6
 801a86a:	4639      	mov	r1, r7
 801a86c:	4628      	mov	r0, r5
 801a86e:	f000 fdf7 	bl	801b460 <__any_on>
 801a872:	4682      	mov	sl, r0
 801a874:	b178      	cbz	r0, 801a896 <__gethex+0x1c4>
 801a876:	1e7b      	subs	r3, r7, #1
 801a878:	1159      	asrs	r1, r3, #5
 801a87a:	f003 021f 	and.w	r2, r3, #31
 801a87e:	f04f 0a01 	mov.w	sl, #1
 801a882:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801a886:	fa0a f202 	lsl.w	r2, sl, r2
 801a88a:	420a      	tst	r2, r1
 801a88c:	d003      	beq.n	801a896 <__gethex+0x1c4>
 801a88e:	4553      	cmp	r3, sl
 801a890:	dc46      	bgt.n	801a920 <__gethex+0x24e>
 801a892:	f04f 0a02 	mov.w	sl, #2
 801a896:	4639      	mov	r1, r7
 801a898:	4628      	mov	r0, r5
 801a89a:	f7ff fecb 	bl	801a634 <rshift>
 801a89e:	443c      	add	r4, r7
 801a8a0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a8a4:	42a3      	cmp	r3, r4
 801a8a6:	da52      	bge.n	801a94e <__gethex+0x27c>
 801a8a8:	4629      	mov	r1, r5
 801a8aa:	9802      	ldr	r0, [sp, #8]
 801a8ac:	f000 fa2e 	bl	801ad0c <_Bfree>
 801a8b0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801a8b2:	2300      	movs	r3, #0
 801a8b4:	6013      	str	r3, [r2, #0]
 801a8b6:	27a3      	movs	r7, #163	; 0xa3
 801a8b8:	e793      	b.n	801a7e2 <__gethex+0x110>
 801a8ba:	3101      	adds	r1, #1
 801a8bc:	105b      	asrs	r3, r3, #1
 801a8be:	e7b0      	b.n	801a822 <__gethex+0x150>
 801a8c0:	1e73      	subs	r3, r6, #1
 801a8c2:	9305      	str	r3, [sp, #20]
 801a8c4:	9a07      	ldr	r2, [sp, #28]
 801a8c6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a8ca:	4293      	cmp	r3, r2
 801a8cc:	d018      	beq.n	801a900 <__gethex+0x22e>
 801a8ce:	f1bb 0f20 	cmp.w	fp, #32
 801a8d2:	d107      	bne.n	801a8e4 <__gethex+0x212>
 801a8d4:	9b04      	ldr	r3, [sp, #16]
 801a8d6:	f8c3 a000 	str.w	sl, [r3]
 801a8da:	3304      	adds	r3, #4
 801a8dc:	f04f 0a00 	mov.w	sl, #0
 801a8e0:	9304      	str	r3, [sp, #16]
 801a8e2:	46d3      	mov	fp, sl
 801a8e4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801a8e8:	f7ff fede 	bl	801a6a8 <__hexdig_fun>
 801a8ec:	f000 000f 	and.w	r0, r0, #15
 801a8f0:	fa00 f00b 	lsl.w	r0, r0, fp
 801a8f4:	ea4a 0a00 	orr.w	sl, sl, r0
 801a8f8:	f10b 0b04 	add.w	fp, fp, #4
 801a8fc:	9b05      	ldr	r3, [sp, #20]
 801a8fe:	e00d      	b.n	801a91c <__gethex+0x24a>
 801a900:	9b05      	ldr	r3, [sp, #20]
 801a902:	9a08      	ldr	r2, [sp, #32]
 801a904:	4413      	add	r3, r2
 801a906:	42bb      	cmp	r3, r7
 801a908:	d3e1      	bcc.n	801a8ce <__gethex+0x1fc>
 801a90a:	4618      	mov	r0, r3
 801a90c:	9a01      	ldr	r2, [sp, #4]
 801a90e:	9903      	ldr	r1, [sp, #12]
 801a910:	9309      	str	r3, [sp, #36]	; 0x24
 801a912:	f7fe f891 	bl	8018a38 <strncmp>
 801a916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a918:	2800      	cmp	r0, #0
 801a91a:	d1d8      	bne.n	801a8ce <__gethex+0x1fc>
 801a91c:	461e      	mov	r6, r3
 801a91e:	e791      	b.n	801a844 <__gethex+0x172>
 801a920:	1eb9      	subs	r1, r7, #2
 801a922:	4628      	mov	r0, r5
 801a924:	f000 fd9c 	bl	801b460 <__any_on>
 801a928:	2800      	cmp	r0, #0
 801a92a:	d0b2      	beq.n	801a892 <__gethex+0x1c0>
 801a92c:	f04f 0a03 	mov.w	sl, #3
 801a930:	e7b1      	b.n	801a896 <__gethex+0x1c4>
 801a932:	da09      	bge.n	801a948 <__gethex+0x276>
 801a934:	1bf7      	subs	r7, r6, r7
 801a936:	4629      	mov	r1, r5
 801a938:	463a      	mov	r2, r7
 801a93a:	9802      	ldr	r0, [sp, #8]
 801a93c:	f000 fbb2 	bl	801b0a4 <__lshift>
 801a940:	1be4      	subs	r4, r4, r7
 801a942:	4605      	mov	r5, r0
 801a944:	f100 0914 	add.w	r9, r0, #20
 801a948:	f04f 0a00 	mov.w	sl, #0
 801a94c:	e7a8      	b.n	801a8a0 <__gethex+0x1ce>
 801a94e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801a952:	42a0      	cmp	r0, r4
 801a954:	dd6a      	ble.n	801aa2c <__gethex+0x35a>
 801a956:	1b04      	subs	r4, r0, r4
 801a958:	42a6      	cmp	r6, r4
 801a95a:	dc2e      	bgt.n	801a9ba <__gethex+0x2e8>
 801a95c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a960:	2b02      	cmp	r3, #2
 801a962:	d022      	beq.n	801a9aa <__gethex+0x2d8>
 801a964:	2b03      	cmp	r3, #3
 801a966:	d024      	beq.n	801a9b2 <__gethex+0x2e0>
 801a968:	2b01      	cmp	r3, #1
 801a96a:	d115      	bne.n	801a998 <__gethex+0x2c6>
 801a96c:	42a6      	cmp	r6, r4
 801a96e:	d113      	bne.n	801a998 <__gethex+0x2c6>
 801a970:	2e01      	cmp	r6, #1
 801a972:	dc0b      	bgt.n	801a98c <__gethex+0x2ba>
 801a974:	9a06      	ldr	r2, [sp, #24]
 801a976:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801a97a:	6013      	str	r3, [r2, #0]
 801a97c:	2301      	movs	r3, #1
 801a97e:	612b      	str	r3, [r5, #16]
 801a980:	f8c9 3000 	str.w	r3, [r9]
 801a984:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801a986:	2762      	movs	r7, #98	; 0x62
 801a988:	601d      	str	r5, [r3, #0]
 801a98a:	e72a      	b.n	801a7e2 <__gethex+0x110>
 801a98c:	1e71      	subs	r1, r6, #1
 801a98e:	4628      	mov	r0, r5
 801a990:	f000 fd66 	bl	801b460 <__any_on>
 801a994:	2800      	cmp	r0, #0
 801a996:	d1ed      	bne.n	801a974 <__gethex+0x2a2>
 801a998:	4629      	mov	r1, r5
 801a99a:	9802      	ldr	r0, [sp, #8]
 801a99c:	f000 f9b6 	bl	801ad0c <_Bfree>
 801a9a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801a9a2:	2300      	movs	r3, #0
 801a9a4:	6013      	str	r3, [r2, #0]
 801a9a6:	2750      	movs	r7, #80	; 0x50
 801a9a8:	e71b      	b.n	801a7e2 <__gethex+0x110>
 801a9aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a9ac:	2b00      	cmp	r3, #0
 801a9ae:	d0e1      	beq.n	801a974 <__gethex+0x2a2>
 801a9b0:	e7f2      	b.n	801a998 <__gethex+0x2c6>
 801a9b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a9b4:	2b00      	cmp	r3, #0
 801a9b6:	d1dd      	bne.n	801a974 <__gethex+0x2a2>
 801a9b8:	e7ee      	b.n	801a998 <__gethex+0x2c6>
 801a9ba:	1e67      	subs	r7, r4, #1
 801a9bc:	f1ba 0f00 	cmp.w	sl, #0
 801a9c0:	d131      	bne.n	801aa26 <__gethex+0x354>
 801a9c2:	b127      	cbz	r7, 801a9ce <__gethex+0x2fc>
 801a9c4:	4639      	mov	r1, r7
 801a9c6:	4628      	mov	r0, r5
 801a9c8:	f000 fd4a 	bl	801b460 <__any_on>
 801a9cc:	4682      	mov	sl, r0
 801a9ce:	117a      	asrs	r2, r7, #5
 801a9d0:	2301      	movs	r3, #1
 801a9d2:	f007 071f 	and.w	r7, r7, #31
 801a9d6:	fa03 f707 	lsl.w	r7, r3, r7
 801a9da:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801a9de:	4621      	mov	r1, r4
 801a9e0:	421f      	tst	r7, r3
 801a9e2:	4628      	mov	r0, r5
 801a9e4:	bf18      	it	ne
 801a9e6:	f04a 0a02 	orrne.w	sl, sl, #2
 801a9ea:	1b36      	subs	r6, r6, r4
 801a9ec:	f7ff fe22 	bl	801a634 <rshift>
 801a9f0:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801a9f4:	2702      	movs	r7, #2
 801a9f6:	f1ba 0f00 	cmp.w	sl, #0
 801a9fa:	d048      	beq.n	801aa8e <__gethex+0x3bc>
 801a9fc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801aa00:	2b02      	cmp	r3, #2
 801aa02:	d015      	beq.n	801aa30 <__gethex+0x35e>
 801aa04:	2b03      	cmp	r3, #3
 801aa06:	d017      	beq.n	801aa38 <__gethex+0x366>
 801aa08:	2b01      	cmp	r3, #1
 801aa0a:	d109      	bne.n	801aa20 <__gethex+0x34e>
 801aa0c:	f01a 0f02 	tst.w	sl, #2
 801aa10:	d006      	beq.n	801aa20 <__gethex+0x34e>
 801aa12:	f8d9 3000 	ldr.w	r3, [r9]
 801aa16:	ea4a 0a03 	orr.w	sl, sl, r3
 801aa1a:	f01a 0f01 	tst.w	sl, #1
 801aa1e:	d10e      	bne.n	801aa3e <__gethex+0x36c>
 801aa20:	f047 0710 	orr.w	r7, r7, #16
 801aa24:	e033      	b.n	801aa8e <__gethex+0x3bc>
 801aa26:	f04f 0a01 	mov.w	sl, #1
 801aa2a:	e7d0      	b.n	801a9ce <__gethex+0x2fc>
 801aa2c:	2701      	movs	r7, #1
 801aa2e:	e7e2      	b.n	801a9f6 <__gethex+0x324>
 801aa30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801aa32:	f1c3 0301 	rsb	r3, r3, #1
 801aa36:	9315      	str	r3, [sp, #84]	; 0x54
 801aa38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801aa3a:	2b00      	cmp	r3, #0
 801aa3c:	d0f0      	beq.n	801aa20 <__gethex+0x34e>
 801aa3e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801aa42:	f105 0314 	add.w	r3, r5, #20
 801aa46:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801aa4a:	eb03 010a 	add.w	r1, r3, sl
 801aa4e:	f04f 0c00 	mov.w	ip, #0
 801aa52:	4618      	mov	r0, r3
 801aa54:	f853 2b04 	ldr.w	r2, [r3], #4
 801aa58:	f1b2 3fff 	cmp.w	r2, #4294967295
 801aa5c:	d01c      	beq.n	801aa98 <__gethex+0x3c6>
 801aa5e:	3201      	adds	r2, #1
 801aa60:	6002      	str	r2, [r0, #0]
 801aa62:	2f02      	cmp	r7, #2
 801aa64:	f105 0314 	add.w	r3, r5, #20
 801aa68:	d138      	bne.n	801aadc <__gethex+0x40a>
 801aa6a:	f8d8 2000 	ldr.w	r2, [r8]
 801aa6e:	3a01      	subs	r2, #1
 801aa70:	42b2      	cmp	r2, r6
 801aa72:	d10a      	bne.n	801aa8a <__gethex+0x3b8>
 801aa74:	1171      	asrs	r1, r6, #5
 801aa76:	2201      	movs	r2, #1
 801aa78:	f006 061f 	and.w	r6, r6, #31
 801aa7c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801aa80:	fa02 f606 	lsl.w	r6, r2, r6
 801aa84:	421e      	tst	r6, r3
 801aa86:	bf18      	it	ne
 801aa88:	4617      	movne	r7, r2
 801aa8a:	f047 0720 	orr.w	r7, r7, #32
 801aa8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801aa90:	601d      	str	r5, [r3, #0]
 801aa92:	9b06      	ldr	r3, [sp, #24]
 801aa94:	601c      	str	r4, [r3, #0]
 801aa96:	e6a4      	b.n	801a7e2 <__gethex+0x110>
 801aa98:	4299      	cmp	r1, r3
 801aa9a:	f843 cc04 	str.w	ip, [r3, #-4]
 801aa9e:	d8d8      	bhi.n	801aa52 <__gethex+0x380>
 801aaa0:	68ab      	ldr	r3, [r5, #8]
 801aaa2:	4599      	cmp	r9, r3
 801aaa4:	db12      	blt.n	801aacc <__gethex+0x3fa>
 801aaa6:	6869      	ldr	r1, [r5, #4]
 801aaa8:	9802      	ldr	r0, [sp, #8]
 801aaaa:	3101      	adds	r1, #1
 801aaac:	f000 f8fa 	bl	801aca4 <_Balloc>
 801aab0:	692a      	ldr	r2, [r5, #16]
 801aab2:	3202      	adds	r2, #2
 801aab4:	f105 010c 	add.w	r1, r5, #12
 801aab8:	4683      	mov	fp, r0
 801aaba:	0092      	lsls	r2, r2, #2
 801aabc:	300c      	adds	r0, #12
 801aabe:	f7fd f9da 	bl	8017e76 <memcpy>
 801aac2:	4629      	mov	r1, r5
 801aac4:	9802      	ldr	r0, [sp, #8]
 801aac6:	f000 f921 	bl	801ad0c <_Bfree>
 801aaca:	465d      	mov	r5, fp
 801aacc:	692b      	ldr	r3, [r5, #16]
 801aace:	1c5a      	adds	r2, r3, #1
 801aad0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801aad4:	612a      	str	r2, [r5, #16]
 801aad6:	2201      	movs	r2, #1
 801aad8:	615a      	str	r2, [r3, #20]
 801aada:	e7c2      	b.n	801aa62 <__gethex+0x390>
 801aadc:	692a      	ldr	r2, [r5, #16]
 801aade:	454a      	cmp	r2, r9
 801aae0:	dd0b      	ble.n	801aafa <__gethex+0x428>
 801aae2:	2101      	movs	r1, #1
 801aae4:	4628      	mov	r0, r5
 801aae6:	f7ff fda5 	bl	801a634 <rshift>
 801aaea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801aaee:	3401      	adds	r4, #1
 801aaf0:	42a3      	cmp	r3, r4
 801aaf2:	f6ff aed9 	blt.w	801a8a8 <__gethex+0x1d6>
 801aaf6:	2701      	movs	r7, #1
 801aaf8:	e7c7      	b.n	801aa8a <__gethex+0x3b8>
 801aafa:	f016 061f 	ands.w	r6, r6, #31
 801aafe:	d0fa      	beq.n	801aaf6 <__gethex+0x424>
 801ab00:	449a      	add	sl, r3
 801ab02:	f1c6 0620 	rsb	r6, r6, #32
 801ab06:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801ab0a:	f000 f98f 	bl	801ae2c <__hi0bits>
 801ab0e:	42b0      	cmp	r0, r6
 801ab10:	dbe7      	blt.n	801aae2 <__gethex+0x410>
 801ab12:	e7f0      	b.n	801aaf6 <__gethex+0x424>

0801ab14 <L_shift>:
 801ab14:	f1c2 0208 	rsb	r2, r2, #8
 801ab18:	0092      	lsls	r2, r2, #2
 801ab1a:	b570      	push	{r4, r5, r6, lr}
 801ab1c:	f1c2 0620 	rsb	r6, r2, #32
 801ab20:	6843      	ldr	r3, [r0, #4]
 801ab22:	6804      	ldr	r4, [r0, #0]
 801ab24:	fa03 f506 	lsl.w	r5, r3, r6
 801ab28:	432c      	orrs	r4, r5
 801ab2a:	40d3      	lsrs	r3, r2
 801ab2c:	6004      	str	r4, [r0, #0]
 801ab2e:	f840 3f04 	str.w	r3, [r0, #4]!
 801ab32:	4288      	cmp	r0, r1
 801ab34:	d3f4      	bcc.n	801ab20 <L_shift+0xc>
 801ab36:	bd70      	pop	{r4, r5, r6, pc}

0801ab38 <__match>:
 801ab38:	b530      	push	{r4, r5, lr}
 801ab3a:	6803      	ldr	r3, [r0, #0]
 801ab3c:	3301      	adds	r3, #1
 801ab3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ab42:	b914      	cbnz	r4, 801ab4a <__match+0x12>
 801ab44:	6003      	str	r3, [r0, #0]
 801ab46:	2001      	movs	r0, #1
 801ab48:	bd30      	pop	{r4, r5, pc}
 801ab4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ab4e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801ab52:	2d19      	cmp	r5, #25
 801ab54:	bf98      	it	ls
 801ab56:	3220      	addls	r2, #32
 801ab58:	42a2      	cmp	r2, r4
 801ab5a:	d0f0      	beq.n	801ab3e <__match+0x6>
 801ab5c:	2000      	movs	r0, #0
 801ab5e:	e7f3      	b.n	801ab48 <__match+0x10>

0801ab60 <__hexnan>:
 801ab60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab64:	680b      	ldr	r3, [r1, #0]
 801ab66:	6801      	ldr	r1, [r0, #0]
 801ab68:	115f      	asrs	r7, r3, #5
 801ab6a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801ab6e:	f013 031f 	ands.w	r3, r3, #31
 801ab72:	b087      	sub	sp, #28
 801ab74:	bf18      	it	ne
 801ab76:	3704      	addne	r7, #4
 801ab78:	2500      	movs	r5, #0
 801ab7a:	1f3e      	subs	r6, r7, #4
 801ab7c:	4682      	mov	sl, r0
 801ab7e:	4690      	mov	r8, r2
 801ab80:	9301      	str	r3, [sp, #4]
 801ab82:	f847 5c04 	str.w	r5, [r7, #-4]
 801ab86:	46b1      	mov	r9, r6
 801ab88:	4634      	mov	r4, r6
 801ab8a:	9502      	str	r5, [sp, #8]
 801ab8c:	46ab      	mov	fp, r5
 801ab8e:	784a      	ldrb	r2, [r1, #1]
 801ab90:	1c4b      	adds	r3, r1, #1
 801ab92:	9303      	str	r3, [sp, #12]
 801ab94:	b342      	cbz	r2, 801abe8 <__hexnan+0x88>
 801ab96:	4610      	mov	r0, r2
 801ab98:	9105      	str	r1, [sp, #20]
 801ab9a:	9204      	str	r2, [sp, #16]
 801ab9c:	f7ff fd84 	bl	801a6a8 <__hexdig_fun>
 801aba0:	2800      	cmp	r0, #0
 801aba2:	d143      	bne.n	801ac2c <__hexnan+0xcc>
 801aba4:	9a04      	ldr	r2, [sp, #16]
 801aba6:	9905      	ldr	r1, [sp, #20]
 801aba8:	2a20      	cmp	r2, #32
 801abaa:	d818      	bhi.n	801abde <__hexnan+0x7e>
 801abac:	9b02      	ldr	r3, [sp, #8]
 801abae:	459b      	cmp	fp, r3
 801abb0:	dd13      	ble.n	801abda <__hexnan+0x7a>
 801abb2:	454c      	cmp	r4, r9
 801abb4:	d206      	bcs.n	801abc4 <__hexnan+0x64>
 801abb6:	2d07      	cmp	r5, #7
 801abb8:	dc04      	bgt.n	801abc4 <__hexnan+0x64>
 801abba:	462a      	mov	r2, r5
 801abbc:	4649      	mov	r1, r9
 801abbe:	4620      	mov	r0, r4
 801abc0:	f7ff ffa8 	bl	801ab14 <L_shift>
 801abc4:	4544      	cmp	r4, r8
 801abc6:	d944      	bls.n	801ac52 <__hexnan+0xf2>
 801abc8:	2300      	movs	r3, #0
 801abca:	f1a4 0904 	sub.w	r9, r4, #4
 801abce:	f844 3c04 	str.w	r3, [r4, #-4]
 801abd2:	f8cd b008 	str.w	fp, [sp, #8]
 801abd6:	464c      	mov	r4, r9
 801abd8:	461d      	mov	r5, r3
 801abda:	9903      	ldr	r1, [sp, #12]
 801abdc:	e7d7      	b.n	801ab8e <__hexnan+0x2e>
 801abde:	2a29      	cmp	r2, #41	; 0x29
 801abe0:	d14a      	bne.n	801ac78 <__hexnan+0x118>
 801abe2:	3102      	adds	r1, #2
 801abe4:	f8ca 1000 	str.w	r1, [sl]
 801abe8:	f1bb 0f00 	cmp.w	fp, #0
 801abec:	d044      	beq.n	801ac78 <__hexnan+0x118>
 801abee:	454c      	cmp	r4, r9
 801abf0:	d206      	bcs.n	801ac00 <__hexnan+0xa0>
 801abf2:	2d07      	cmp	r5, #7
 801abf4:	dc04      	bgt.n	801ac00 <__hexnan+0xa0>
 801abf6:	462a      	mov	r2, r5
 801abf8:	4649      	mov	r1, r9
 801abfa:	4620      	mov	r0, r4
 801abfc:	f7ff ff8a 	bl	801ab14 <L_shift>
 801ac00:	4544      	cmp	r4, r8
 801ac02:	d928      	bls.n	801ac56 <__hexnan+0xf6>
 801ac04:	4643      	mov	r3, r8
 801ac06:	f854 2b04 	ldr.w	r2, [r4], #4
 801ac0a:	f843 2b04 	str.w	r2, [r3], #4
 801ac0e:	42a6      	cmp	r6, r4
 801ac10:	d2f9      	bcs.n	801ac06 <__hexnan+0xa6>
 801ac12:	2200      	movs	r2, #0
 801ac14:	f843 2b04 	str.w	r2, [r3], #4
 801ac18:	429e      	cmp	r6, r3
 801ac1a:	d2fb      	bcs.n	801ac14 <__hexnan+0xb4>
 801ac1c:	6833      	ldr	r3, [r6, #0]
 801ac1e:	b91b      	cbnz	r3, 801ac28 <__hexnan+0xc8>
 801ac20:	4546      	cmp	r6, r8
 801ac22:	d127      	bne.n	801ac74 <__hexnan+0x114>
 801ac24:	2301      	movs	r3, #1
 801ac26:	6033      	str	r3, [r6, #0]
 801ac28:	2005      	movs	r0, #5
 801ac2a:	e026      	b.n	801ac7a <__hexnan+0x11a>
 801ac2c:	3501      	adds	r5, #1
 801ac2e:	2d08      	cmp	r5, #8
 801ac30:	f10b 0b01 	add.w	fp, fp, #1
 801ac34:	dd06      	ble.n	801ac44 <__hexnan+0xe4>
 801ac36:	4544      	cmp	r4, r8
 801ac38:	d9cf      	bls.n	801abda <__hexnan+0x7a>
 801ac3a:	2300      	movs	r3, #0
 801ac3c:	f844 3c04 	str.w	r3, [r4, #-4]
 801ac40:	2501      	movs	r5, #1
 801ac42:	3c04      	subs	r4, #4
 801ac44:	6822      	ldr	r2, [r4, #0]
 801ac46:	f000 000f 	and.w	r0, r0, #15
 801ac4a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801ac4e:	6020      	str	r0, [r4, #0]
 801ac50:	e7c3      	b.n	801abda <__hexnan+0x7a>
 801ac52:	2508      	movs	r5, #8
 801ac54:	e7c1      	b.n	801abda <__hexnan+0x7a>
 801ac56:	9b01      	ldr	r3, [sp, #4]
 801ac58:	2b00      	cmp	r3, #0
 801ac5a:	d0df      	beq.n	801ac1c <__hexnan+0xbc>
 801ac5c:	f04f 32ff 	mov.w	r2, #4294967295
 801ac60:	f1c3 0320 	rsb	r3, r3, #32
 801ac64:	fa22 f303 	lsr.w	r3, r2, r3
 801ac68:	f857 2c04 	ldr.w	r2, [r7, #-4]
 801ac6c:	401a      	ands	r2, r3
 801ac6e:	f847 2c04 	str.w	r2, [r7, #-4]
 801ac72:	e7d3      	b.n	801ac1c <__hexnan+0xbc>
 801ac74:	3e04      	subs	r6, #4
 801ac76:	e7d1      	b.n	801ac1c <__hexnan+0xbc>
 801ac78:	2004      	movs	r0, #4
 801ac7a:	b007      	add	sp, #28
 801ac7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801ac80 <__localeconv_l>:
 801ac80:	30f0      	adds	r0, #240	; 0xf0
 801ac82:	4770      	bx	lr

0801ac84 <_localeconv_r>:
 801ac84:	4b04      	ldr	r3, [pc, #16]	; (801ac98 <_localeconv_r+0x14>)
 801ac86:	681b      	ldr	r3, [r3, #0]
 801ac88:	6a18      	ldr	r0, [r3, #32]
 801ac8a:	4b04      	ldr	r3, [pc, #16]	; (801ac9c <_localeconv_r+0x18>)
 801ac8c:	2800      	cmp	r0, #0
 801ac8e:	bf08      	it	eq
 801ac90:	4618      	moveq	r0, r3
 801ac92:	30f0      	adds	r0, #240	; 0xf0
 801ac94:	4770      	bx	lr
 801ac96:	bf00      	nop
 801ac98:	20000074 	.word	0x20000074
 801ac9c:	200000d8 	.word	0x200000d8

0801aca0 <__malloc_lock>:
 801aca0:	4770      	bx	lr

0801aca2 <__malloc_unlock>:
 801aca2:	4770      	bx	lr

0801aca4 <_Balloc>:
 801aca4:	b570      	push	{r4, r5, r6, lr}
 801aca6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801aca8:	4604      	mov	r4, r0
 801acaa:	460e      	mov	r6, r1
 801acac:	b93d      	cbnz	r5, 801acbe <_Balloc+0x1a>
 801acae:	2010      	movs	r0, #16
 801acb0:	f7fd f8b0 	bl	8017e14 <malloc>
 801acb4:	6260      	str	r0, [r4, #36]	; 0x24
 801acb6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801acba:	6005      	str	r5, [r0, #0]
 801acbc:	60c5      	str	r5, [r0, #12]
 801acbe:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801acc0:	68eb      	ldr	r3, [r5, #12]
 801acc2:	b183      	cbz	r3, 801ace6 <_Balloc+0x42>
 801acc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801acc6:	68db      	ldr	r3, [r3, #12]
 801acc8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801accc:	b9b8      	cbnz	r0, 801acfe <_Balloc+0x5a>
 801acce:	2101      	movs	r1, #1
 801acd0:	fa01 f506 	lsl.w	r5, r1, r6
 801acd4:	1d6a      	adds	r2, r5, #5
 801acd6:	0092      	lsls	r2, r2, #2
 801acd8:	4620      	mov	r0, r4
 801acda:	f000 fbe2 	bl	801b4a2 <_calloc_r>
 801acde:	b160      	cbz	r0, 801acfa <_Balloc+0x56>
 801ace0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801ace4:	e00e      	b.n	801ad04 <_Balloc+0x60>
 801ace6:	2221      	movs	r2, #33	; 0x21
 801ace8:	2104      	movs	r1, #4
 801acea:	4620      	mov	r0, r4
 801acec:	f000 fbd9 	bl	801b4a2 <_calloc_r>
 801acf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801acf2:	60e8      	str	r0, [r5, #12]
 801acf4:	68db      	ldr	r3, [r3, #12]
 801acf6:	2b00      	cmp	r3, #0
 801acf8:	d1e4      	bne.n	801acc4 <_Balloc+0x20>
 801acfa:	2000      	movs	r0, #0
 801acfc:	bd70      	pop	{r4, r5, r6, pc}
 801acfe:	6802      	ldr	r2, [r0, #0]
 801ad00:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801ad04:	2300      	movs	r3, #0
 801ad06:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ad0a:	e7f7      	b.n	801acfc <_Balloc+0x58>

0801ad0c <_Bfree>:
 801ad0c:	b570      	push	{r4, r5, r6, lr}
 801ad0e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801ad10:	4606      	mov	r6, r0
 801ad12:	460d      	mov	r5, r1
 801ad14:	b93c      	cbnz	r4, 801ad26 <_Bfree+0x1a>
 801ad16:	2010      	movs	r0, #16
 801ad18:	f7fd f87c 	bl	8017e14 <malloc>
 801ad1c:	6270      	str	r0, [r6, #36]	; 0x24
 801ad1e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ad22:	6004      	str	r4, [r0, #0]
 801ad24:	60c4      	str	r4, [r0, #12]
 801ad26:	b13d      	cbz	r5, 801ad38 <_Bfree+0x2c>
 801ad28:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801ad2a:	686a      	ldr	r2, [r5, #4]
 801ad2c:	68db      	ldr	r3, [r3, #12]
 801ad2e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ad32:	6029      	str	r1, [r5, #0]
 801ad34:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801ad38:	bd70      	pop	{r4, r5, r6, pc}

0801ad3a <__multadd>:
 801ad3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ad3e:	690d      	ldr	r5, [r1, #16]
 801ad40:	461f      	mov	r7, r3
 801ad42:	4606      	mov	r6, r0
 801ad44:	460c      	mov	r4, r1
 801ad46:	f101 0c14 	add.w	ip, r1, #20
 801ad4a:	2300      	movs	r3, #0
 801ad4c:	f8dc 0000 	ldr.w	r0, [ip]
 801ad50:	b281      	uxth	r1, r0
 801ad52:	fb02 7101 	mla	r1, r2, r1, r7
 801ad56:	0c0f      	lsrs	r7, r1, #16
 801ad58:	0c00      	lsrs	r0, r0, #16
 801ad5a:	fb02 7000 	mla	r0, r2, r0, r7
 801ad5e:	b289      	uxth	r1, r1
 801ad60:	3301      	adds	r3, #1
 801ad62:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801ad66:	429d      	cmp	r5, r3
 801ad68:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801ad6c:	f84c 1b04 	str.w	r1, [ip], #4
 801ad70:	dcec      	bgt.n	801ad4c <__multadd+0x12>
 801ad72:	b1d7      	cbz	r7, 801adaa <__multadd+0x70>
 801ad74:	68a3      	ldr	r3, [r4, #8]
 801ad76:	42ab      	cmp	r3, r5
 801ad78:	dc12      	bgt.n	801ada0 <__multadd+0x66>
 801ad7a:	6861      	ldr	r1, [r4, #4]
 801ad7c:	4630      	mov	r0, r6
 801ad7e:	3101      	adds	r1, #1
 801ad80:	f7ff ff90 	bl	801aca4 <_Balloc>
 801ad84:	6922      	ldr	r2, [r4, #16]
 801ad86:	3202      	adds	r2, #2
 801ad88:	f104 010c 	add.w	r1, r4, #12
 801ad8c:	4680      	mov	r8, r0
 801ad8e:	0092      	lsls	r2, r2, #2
 801ad90:	300c      	adds	r0, #12
 801ad92:	f7fd f870 	bl	8017e76 <memcpy>
 801ad96:	4621      	mov	r1, r4
 801ad98:	4630      	mov	r0, r6
 801ad9a:	f7ff ffb7 	bl	801ad0c <_Bfree>
 801ad9e:	4644      	mov	r4, r8
 801ada0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ada4:	3501      	adds	r5, #1
 801ada6:	615f      	str	r7, [r3, #20]
 801ada8:	6125      	str	r5, [r4, #16]
 801adaa:	4620      	mov	r0, r4
 801adac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801adb0 <__s2b>:
 801adb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801adb4:	460c      	mov	r4, r1
 801adb6:	4615      	mov	r5, r2
 801adb8:	461f      	mov	r7, r3
 801adba:	2209      	movs	r2, #9
 801adbc:	3308      	adds	r3, #8
 801adbe:	4606      	mov	r6, r0
 801adc0:	fb93 f3f2 	sdiv	r3, r3, r2
 801adc4:	2100      	movs	r1, #0
 801adc6:	2201      	movs	r2, #1
 801adc8:	429a      	cmp	r2, r3
 801adca:	db20      	blt.n	801ae0e <__s2b+0x5e>
 801adcc:	4630      	mov	r0, r6
 801adce:	f7ff ff69 	bl	801aca4 <_Balloc>
 801add2:	9b08      	ldr	r3, [sp, #32]
 801add4:	6143      	str	r3, [r0, #20]
 801add6:	2d09      	cmp	r5, #9
 801add8:	f04f 0301 	mov.w	r3, #1
 801addc:	6103      	str	r3, [r0, #16]
 801adde:	dd19      	ble.n	801ae14 <__s2b+0x64>
 801ade0:	f104 0809 	add.w	r8, r4, #9
 801ade4:	46c1      	mov	r9, r8
 801ade6:	442c      	add	r4, r5
 801ade8:	f819 3b01 	ldrb.w	r3, [r9], #1
 801adec:	4601      	mov	r1, r0
 801adee:	3b30      	subs	r3, #48	; 0x30
 801adf0:	220a      	movs	r2, #10
 801adf2:	4630      	mov	r0, r6
 801adf4:	f7ff ffa1 	bl	801ad3a <__multadd>
 801adf8:	45a1      	cmp	r9, r4
 801adfa:	d1f5      	bne.n	801ade8 <__s2b+0x38>
 801adfc:	eb08 0405 	add.w	r4, r8, r5
 801ae00:	3c08      	subs	r4, #8
 801ae02:	1b2d      	subs	r5, r5, r4
 801ae04:	1963      	adds	r3, r4, r5
 801ae06:	42bb      	cmp	r3, r7
 801ae08:	db07      	blt.n	801ae1a <__s2b+0x6a>
 801ae0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ae0e:	0052      	lsls	r2, r2, #1
 801ae10:	3101      	adds	r1, #1
 801ae12:	e7d9      	b.n	801adc8 <__s2b+0x18>
 801ae14:	340a      	adds	r4, #10
 801ae16:	2509      	movs	r5, #9
 801ae18:	e7f3      	b.n	801ae02 <__s2b+0x52>
 801ae1a:	f814 3b01 	ldrb.w	r3, [r4], #1
 801ae1e:	4601      	mov	r1, r0
 801ae20:	3b30      	subs	r3, #48	; 0x30
 801ae22:	220a      	movs	r2, #10
 801ae24:	4630      	mov	r0, r6
 801ae26:	f7ff ff88 	bl	801ad3a <__multadd>
 801ae2a:	e7eb      	b.n	801ae04 <__s2b+0x54>

0801ae2c <__hi0bits>:
 801ae2c:	0c02      	lsrs	r2, r0, #16
 801ae2e:	0412      	lsls	r2, r2, #16
 801ae30:	4603      	mov	r3, r0
 801ae32:	b9b2      	cbnz	r2, 801ae62 <__hi0bits+0x36>
 801ae34:	0403      	lsls	r3, r0, #16
 801ae36:	2010      	movs	r0, #16
 801ae38:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801ae3c:	bf04      	itt	eq
 801ae3e:	021b      	lsleq	r3, r3, #8
 801ae40:	3008      	addeq	r0, #8
 801ae42:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801ae46:	bf04      	itt	eq
 801ae48:	011b      	lsleq	r3, r3, #4
 801ae4a:	3004      	addeq	r0, #4
 801ae4c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801ae50:	bf04      	itt	eq
 801ae52:	009b      	lsleq	r3, r3, #2
 801ae54:	3002      	addeq	r0, #2
 801ae56:	2b00      	cmp	r3, #0
 801ae58:	db06      	blt.n	801ae68 <__hi0bits+0x3c>
 801ae5a:	005b      	lsls	r3, r3, #1
 801ae5c:	d503      	bpl.n	801ae66 <__hi0bits+0x3a>
 801ae5e:	3001      	adds	r0, #1
 801ae60:	4770      	bx	lr
 801ae62:	2000      	movs	r0, #0
 801ae64:	e7e8      	b.n	801ae38 <__hi0bits+0xc>
 801ae66:	2020      	movs	r0, #32
 801ae68:	4770      	bx	lr

0801ae6a <__lo0bits>:
 801ae6a:	6803      	ldr	r3, [r0, #0]
 801ae6c:	f013 0207 	ands.w	r2, r3, #7
 801ae70:	4601      	mov	r1, r0
 801ae72:	d00b      	beq.n	801ae8c <__lo0bits+0x22>
 801ae74:	07da      	lsls	r2, r3, #31
 801ae76:	d423      	bmi.n	801aec0 <__lo0bits+0x56>
 801ae78:	0798      	lsls	r0, r3, #30
 801ae7a:	bf49      	itett	mi
 801ae7c:	085b      	lsrmi	r3, r3, #1
 801ae7e:	089b      	lsrpl	r3, r3, #2
 801ae80:	2001      	movmi	r0, #1
 801ae82:	600b      	strmi	r3, [r1, #0]
 801ae84:	bf5c      	itt	pl
 801ae86:	600b      	strpl	r3, [r1, #0]
 801ae88:	2002      	movpl	r0, #2
 801ae8a:	4770      	bx	lr
 801ae8c:	b298      	uxth	r0, r3
 801ae8e:	b9a8      	cbnz	r0, 801aebc <__lo0bits+0x52>
 801ae90:	0c1b      	lsrs	r3, r3, #16
 801ae92:	2010      	movs	r0, #16
 801ae94:	f013 0fff 	tst.w	r3, #255	; 0xff
 801ae98:	bf04      	itt	eq
 801ae9a:	0a1b      	lsreq	r3, r3, #8
 801ae9c:	3008      	addeq	r0, #8
 801ae9e:	071a      	lsls	r2, r3, #28
 801aea0:	bf04      	itt	eq
 801aea2:	091b      	lsreq	r3, r3, #4
 801aea4:	3004      	addeq	r0, #4
 801aea6:	079a      	lsls	r2, r3, #30
 801aea8:	bf04      	itt	eq
 801aeaa:	089b      	lsreq	r3, r3, #2
 801aeac:	3002      	addeq	r0, #2
 801aeae:	07da      	lsls	r2, r3, #31
 801aeb0:	d402      	bmi.n	801aeb8 <__lo0bits+0x4e>
 801aeb2:	085b      	lsrs	r3, r3, #1
 801aeb4:	d006      	beq.n	801aec4 <__lo0bits+0x5a>
 801aeb6:	3001      	adds	r0, #1
 801aeb8:	600b      	str	r3, [r1, #0]
 801aeba:	4770      	bx	lr
 801aebc:	4610      	mov	r0, r2
 801aebe:	e7e9      	b.n	801ae94 <__lo0bits+0x2a>
 801aec0:	2000      	movs	r0, #0
 801aec2:	4770      	bx	lr
 801aec4:	2020      	movs	r0, #32
 801aec6:	4770      	bx	lr

0801aec8 <__i2b>:
 801aec8:	b510      	push	{r4, lr}
 801aeca:	460c      	mov	r4, r1
 801aecc:	2101      	movs	r1, #1
 801aece:	f7ff fee9 	bl	801aca4 <_Balloc>
 801aed2:	2201      	movs	r2, #1
 801aed4:	6144      	str	r4, [r0, #20]
 801aed6:	6102      	str	r2, [r0, #16]
 801aed8:	bd10      	pop	{r4, pc}

0801aeda <__multiply>:
 801aeda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aede:	4614      	mov	r4, r2
 801aee0:	690a      	ldr	r2, [r1, #16]
 801aee2:	6923      	ldr	r3, [r4, #16]
 801aee4:	429a      	cmp	r2, r3
 801aee6:	bfb8      	it	lt
 801aee8:	460b      	movlt	r3, r1
 801aeea:	4688      	mov	r8, r1
 801aeec:	bfbc      	itt	lt
 801aeee:	46a0      	movlt	r8, r4
 801aef0:	461c      	movlt	r4, r3
 801aef2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801aef6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801aefa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801aefe:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801af02:	eb07 0609 	add.w	r6, r7, r9
 801af06:	42b3      	cmp	r3, r6
 801af08:	bfb8      	it	lt
 801af0a:	3101      	addlt	r1, #1
 801af0c:	f7ff feca 	bl	801aca4 <_Balloc>
 801af10:	f100 0514 	add.w	r5, r0, #20
 801af14:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801af18:	462b      	mov	r3, r5
 801af1a:	2200      	movs	r2, #0
 801af1c:	4573      	cmp	r3, lr
 801af1e:	d316      	bcc.n	801af4e <__multiply+0x74>
 801af20:	f104 0214 	add.w	r2, r4, #20
 801af24:	f108 0114 	add.w	r1, r8, #20
 801af28:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801af2c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801af30:	9300      	str	r3, [sp, #0]
 801af32:	9b00      	ldr	r3, [sp, #0]
 801af34:	9201      	str	r2, [sp, #4]
 801af36:	4293      	cmp	r3, r2
 801af38:	d80c      	bhi.n	801af54 <__multiply+0x7a>
 801af3a:	2e00      	cmp	r6, #0
 801af3c:	dd03      	ble.n	801af46 <__multiply+0x6c>
 801af3e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801af42:	2b00      	cmp	r3, #0
 801af44:	d05d      	beq.n	801b002 <__multiply+0x128>
 801af46:	6106      	str	r6, [r0, #16]
 801af48:	b003      	add	sp, #12
 801af4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801af4e:	f843 2b04 	str.w	r2, [r3], #4
 801af52:	e7e3      	b.n	801af1c <__multiply+0x42>
 801af54:	f8b2 b000 	ldrh.w	fp, [r2]
 801af58:	f1bb 0f00 	cmp.w	fp, #0
 801af5c:	d023      	beq.n	801afa6 <__multiply+0xcc>
 801af5e:	4689      	mov	r9, r1
 801af60:	46ac      	mov	ip, r5
 801af62:	f04f 0800 	mov.w	r8, #0
 801af66:	f859 4b04 	ldr.w	r4, [r9], #4
 801af6a:	f8dc a000 	ldr.w	sl, [ip]
 801af6e:	b2a3      	uxth	r3, r4
 801af70:	fa1f fa8a 	uxth.w	sl, sl
 801af74:	fb0b a303 	mla	r3, fp, r3, sl
 801af78:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801af7c:	f8dc 4000 	ldr.w	r4, [ip]
 801af80:	4443      	add	r3, r8
 801af82:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801af86:	fb0b 840a 	mla	r4, fp, sl, r8
 801af8a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801af8e:	46e2      	mov	sl, ip
 801af90:	b29b      	uxth	r3, r3
 801af92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801af96:	454f      	cmp	r7, r9
 801af98:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801af9c:	f84a 3b04 	str.w	r3, [sl], #4
 801afa0:	d82b      	bhi.n	801affa <__multiply+0x120>
 801afa2:	f8cc 8004 	str.w	r8, [ip, #4]
 801afa6:	9b01      	ldr	r3, [sp, #4]
 801afa8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801afac:	3204      	adds	r2, #4
 801afae:	f1ba 0f00 	cmp.w	sl, #0
 801afb2:	d020      	beq.n	801aff6 <__multiply+0x11c>
 801afb4:	682b      	ldr	r3, [r5, #0]
 801afb6:	4689      	mov	r9, r1
 801afb8:	46a8      	mov	r8, r5
 801afba:	f04f 0b00 	mov.w	fp, #0
 801afbe:	f8b9 c000 	ldrh.w	ip, [r9]
 801afc2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801afc6:	fb0a 440c 	mla	r4, sl, ip, r4
 801afca:	445c      	add	r4, fp
 801afcc:	46c4      	mov	ip, r8
 801afce:	b29b      	uxth	r3, r3
 801afd0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801afd4:	f84c 3b04 	str.w	r3, [ip], #4
 801afd8:	f859 3b04 	ldr.w	r3, [r9], #4
 801afdc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801afe0:	0c1b      	lsrs	r3, r3, #16
 801afe2:	fb0a b303 	mla	r3, sl, r3, fp
 801afe6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801afea:	454f      	cmp	r7, r9
 801afec:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801aff0:	d805      	bhi.n	801affe <__multiply+0x124>
 801aff2:	f8c8 3004 	str.w	r3, [r8, #4]
 801aff6:	3504      	adds	r5, #4
 801aff8:	e79b      	b.n	801af32 <__multiply+0x58>
 801affa:	46d4      	mov	ip, sl
 801affc:	e7b3      	b.n	801af66 <__multiply+0x8c>
 801affe:	46e0      	mov	r8, ip
 801b000:	e7dd      	b.n	801afbe <__multiply+0xe4>
 801b002:	3e01      	subs	r6, #1
 801b004:	e799      	b.n	801af3a <__multiply+0x60>
	...

0801b008 <__pow5mult>:
 801b008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b00c:	4615      	mov	r5, r2
 801b00e:	f012 0203 	ands.w	r2, r2, #3
 801b012:	4606      	mov	r6, r0
 801b014:	460f      	mov	r7, r1
 801b016:	d007      	beq.n	801b028 <__pow5mult+0x20>
 801b018:	3a01      	subs	r2, #1
 801b01a:	4c21      	ldr	r4, [pc, #132]	; (801b0a0 <__pow5mult+0x98>)
 801b01c:	2300      	movs	r3, #0
 801b01e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b022:	f7ff fe8a 	bl	801ad3a <__multadd>
 801b026:	4607      	mov	r7, r0
 801b028:	10ad      	asrs	r5, r5, #2
 801b02a:	d035      	beq.n	801b098 <__pow5mult+0x90>
 801b02c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801b02e:	b93c      	cbnz	r4, 801b040 <__pow5mult+0x38>
 801b030:	2010      	movs	r0, #16
 801b032:	f7fc feef 	bl	8017e14 <malloc>
 801b036:	6270      	str	r0, [r6, #36]	; 0x24
 801b038:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b03c:	6004      	str	r4, [r0, #0]
 801b03e:	60c4      	str	r4, [r0, #12]
 801b040:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801b044:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b048:	b94c      	cbnz	r4, 801b05e <__pow5mult+0x56>
 801b04a:	f240 2171 	movw	r1, #625	; 0x271
 801b04e:	4630      	mov	r0, r6
 801b050:	f7ff ff3a 	bl	801aec8 <__i2b>
 801b054:	2300      	movs	r3, #0
 801b056:	f8c8 0008 	str.w	r0, [r8, #8]
 801b05a:	4604      	mov	r4, r0
 801b05c:	6003      	str	r3, [r0, #0]
 801b05e:	f04f 0800 	mov.w	r8, #0
 801b062:	07eb      	lsls	r3, r5, #31
 801b064:	d50a      	bpl.n	801b07c <__pow5mult+0x74>
 801b066:	4639      	mov	r1, r7
 801b068:	4622      	mov	r2, r4
 801b06a:	4630      	mov	r0, r6
 801b06c:	f7ff ff35 	bl	801aeda <__multiply>
 801b070:	4639      	mov	r1, r7
 801b072:	4681      	mov	r9, r0
 801b074:	4630      	mov	r0, r6
 801b076:	f7ff fe49 	bl	801ad0c <_Bfree>
 801b07a:	464f      	mov	r7, r9
 801b07c:	106d      	asrs	r5, r5, #1
 801b07e:	d00b      	beq.n	801b098 <__pow5mult+0x90>
 801b080:	6820      	ldr	r0, [r4, #0]
 801b082:	b938      	cbnz	r0, 801b094 <__pow5mult+0x8c>
 801b084:	4622      	mov	r2, r4
 801b086:	4621      	mov	r1, r4
 801b088:	4630      	mov	r0, r6
 801b08a:	f7ff ff26 	bl	801aeda <__multiply>
 801b08e:	6020      	str	r0, [r4, #0]
 801b090:	f8c0 8000 	str.w	r8, [r0]
 801b094:	4604      	mov	r4, r0
 801b096:	e7e4      	b.n	801b062 <__pow5mult+0x5a>
 801b098:	4638      	mov	r0, r7
 801b09a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b09e:	bf00      	nop
 801b0a0:	08020d70 	.word	0x08020d70

0801b0a4 <__lshift>:
 801b0a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b0a8:	460c      	mov	r4, r1
 801b0aa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b0ae:	6923      	ldr	r3, [r4, #16]
 801b0b0:	6849      	ldr	r1, [r1, #4]
 801b0b2:	eb0a 0903 	add.w	r9, sl, r3
 801b0b6:	68a3      	ldr	r3, [r4, #8]
 801b0b8:	4607      	mov	r7, r0
 801b0ba:	4616      	mov	r6, r2
 801b0bc:	f109 0501 	add.w	r5, r9, #1
 801b0c0:	42ab      	cmp	r3, r5
 801b0c2:	db32      	blt.n	801b12a <__lshift+0x86>
 801b0c4:	4638      	mov	r0, r7
 801b0c6:	f7ff fded 	bl	801aca4 <_Balloc>
 801b0ca:	2300      	movs	r3, #0
 801b0cc:	4680      	mov	r8, r0
 801b0ce:	f100 0114 	add.w	r1, r0, #20
 801b0d2:	461a      	mov	r2, r3
 801b0d4:	4553      	cmp	r3, sl
 801b0d6:	db2b      	blt.n	801b130 <__lshift+0x8c>
 801b0d8:	6920      	ldr	r0, [r4, #16]
 801b0da:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b0de:	f104 0314 	add.w	r3, r4, #20
 801b0e2:	f016 021f 	ands.w	r2, r6, #31
 801b0e6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b0ea:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801b0ee:	d025      	beq.n	801b13c <__lshift+0x98>
 801b0f0:	f1c2 0e20 	rsb	lr, r2, #32
 801b0f4:	2000      	movs	r0, #0
 801b0f6:	681e      	ldr	r6, [r3, #0]
 801b0f8:	468a      	mov	sl, r1
 801b0fa:	4096      	lsls	r6, r2
 801b0fc:	4330      	orrs	r0, r6
 801b0fe:	f84a 0b04 	str.w	r0, [sl], #4
 801b102:	f853 0b04 	ldr.w	r0, [r3], #4
 801b106:	459c      	cmp	ip, r3
 801b108:	fa20 f00e 	lsr.w	r0, r0, lr
 801b10c:	d814      	bhi.n	801b138 <__lshift+0x94>
 801b10e:	6048      	str	r0, [r1, #4]
 801b110:	b108      	cbz	r0, 801b116 <__lshift+0x72>
 801b112:	f109 0502 	add.w	r5, r9, #2
 801b116:	3d01      	subs	r5, #1
 801b118:	4638      	mov	r0, r7
 801b11a:	f8c8 5010 	str.w	r5, [r8, #16]
 801b11e:	4621      	mov	r1, r4
 801b120:	f7ff fdf4 	bl	801ad0c <_Bfree>
 801b124:	4640      	mov	r0, r8
 801b126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b12a:	3101      	adds	r1, #1
 801b12c:	005b      	lsls	r3, r3, #1
 801b12e:	e7c7      	b.n	801b0c0 <__lshift+0x1c>
 801b130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801b134:	3301      	adds	r3, #1
 801b136:	e7cd      	b.n	801b0d4 <__lshift+0x30>
 801b138:	4651      	mov	r1, sl
 801b13a:	e7dc      	b.n	801b0f6 <__lshift+0x52>
 801b13c:	3904      	subs	r1, #4
 801b13e:	f853 2b04 	ldr.w	r2, [r3], #4
 801b142:	f841 2f04 	str.w	r2, [r1, #4]!
 801b146:	459c      	cmp	ip, r3
 801b148:	d8f9      	bhi.n	801b13e <__lshift+0x9a>
 801b14a:	e7e4      	b.n	801b116 <__lshift+0x72>

0801b14c <__mcmp>:
 801b14c:	6903      	ldr	r3, [r0, #16]
 801b14e:	690a      	ldr	r2, [r1, #16]
 801b150:	1a9b      	subs	r3, r3, r2
 801b152:	b530      	push	{r4, r5, lr}
 801b154:	d10c      	bne.n	801b170 <__mcmp+0x24>
 801b156:	0092      	lsls	r2, r2, #2
 801b158:	3014      	adds	r0, #20
 801b15a:	3114      	adds	r1, #20
 801b15c:	1884      	adds	r4, r0, r2
 801b15e:	4411      	add	r1, r2
 801b160:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801b164:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801b168:	4295      	cmp	r5, r2
 801b16a:	d003      	beq.n	801b174 <__mcmp+0x28>
 801b16c:	d305      	bcc.n	801b17a <__mcmp+0x2e>
 801b16e:	2301      	movs	r3, #1
 801b170:	4618      	mov	r0, r3
 801b172:	bd30      	pop	{r4, r5, pc}
 801b174:	42a0      	cmp	r0, r4
 801b176:	d3f3      	bcc.n	801b160 <__mcmp+0x14>
 801b178:	e7fa      	b.n	801b170 <__mcmp+0x24>
 801b17a:	f04f 33ff 	mov.w	r3, #4294967295
 801b17e:	e7f7      	b.n	801b170 <__mcmp+0x24>

0801b180 <__mdiff>:
 801b180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b184:	460d      	mov	r5, r1
 801b186:	4607      	mov	r7, r0
 801b188:	4611      	mov	r1, r2
 801b18a:	4628      	mov	r0, r5
 801b18c:	4614      	mov	r4, r2
 801b18e:	f7ff ffdd 	bl	801b14c <__mcmp>
 801b192:	1e06      	subs	r6, r0, #0
 801b194:	d108      	bne.n	801b1a8 <__mdiff+0x28>
 801b196:	4631      	mov	r1, r6
 801b198:	4638      	mov	r0, r7
 801b19a:	f7ff fd83 	bl	801aca4 <_Balloc>
 801b19e:	2301      	movs	r3, #1
 801b1a0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801b1a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b1a8:	bfa4      	itt	ge
 801b1aa:	4623      	movge	r3, r4
 801b1ac:	462c      	movge	r4, r5
 801b1ae:	4638      	mov	r0, r7
 801b1b0:	6861      	ldr	r1, [r4, #4]
 801b1b2:	bfa6      	itte	ge
 801b1b4:	461d      	movge	r5, r3
 801b1b6:	2600      	movge	r6, #0
 801b1b8:	2601      	movlt	r6, #1
 801b1ba:	f7ff fd73 	bl	801aca4 <_Balloc>
 801b1be:	692b      	ldr	r3, [r5, #16]
 801b1c0:	60c6      	str	r6, [r0, #12]
 801b1c2:	6926      	ldr	r6, [r4, #16]
 801b1c4:	f105 0914 	add.w	r9, r5, #20
 801b1c8:	f104 0214 	add.w	r2, r4, #20
 801b1cc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801b1d0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801b1d4:	f100 0514 	add.w	r5, r0, #20
 801b1d8:	f04f 0e00 	mov.w	lr, #0
 801b1dc:	f852 ab04 	ldr.w	sl, [r2], #4
 801b1e0:	f859 4b04 	ldr.w	r4, [r9], #4
 801b1e4:	fa1e f18a 	uxtah	r1, lr, sl
 801b1e8:	b2a3      	uxth	r3, r4
 801b1ea:	1ac9      	subs	r1, r1, r3
 801b1ec:	0c23      	lsrs	r3, r4, #16
 801b1ee:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801b1f2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801b1f6:	b289      	uxth	r1, r1
 801b1f8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801b1fc:	45c8      	cmp	r8, r9
 801b1fe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801b202:	4694      	mov	ip, r2
 801b204:	f845 3b04 	str.w	r3, [r5], #4
 801b208:	d8e8      	bhi.n	801b1dc <__mdiff+0x5c>
 801b20a:	45bc      	cmp	ip, r7
 801b20c:	d304      	bcc.n	801b218 <__mdiff+0x98>
 801b20e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801b212:	b183      	cbz	r3, 801b236 <__mdiff+0xb6>
 801b214:	6106      	str	r6, [r0, #16]
 801b216:	e7c5      	b.n	801b1a4 <__mdiff+0x24>
 801b218:	f85c 1b04 	ldr.w	r1, [ip], #4
 801b21c:	fa1e f381 	uxtah	r3, lr, r1
 801b220:	141a      	asrs	r2, r3, #16
 801b222:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801b226:	b29b      	uxth	r3, r3
 801b228:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b22c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801b230:	f845 3b04 	str.w	r3, [r5], #4
 801b234:	e7e9      	b.n	801b20a <__mdiff+0x8a>
 801b236:	3e01      	subs	r6, #1
 801b238:	e7e9      	b.n	801b20e <__mdiff+0x8e>
	...

0801b23c <__ulp>:
 801b23c:	4b12      	ldr	r3, [pc, #72]	; (801b288 <__ulp+0x4c>)
 801b23e:	ee10 2a90 	vmov	r2, s1
 801b242:	401a      	ands	r2, r3
 801b244:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 801b248:	2b00      	cmp	r3, #0
 801b24a:	dd04      	ble.n	801b256 <__ulp+0x1a>
 801b24c:	2000      	movs	r0, #0
 801b24e:	4619      	mov	r1, r3
 801b250:	ec41 0b10 	vmov	d0, r0, r1
 801b254:	4770      	bx	lr
 801b256:	425b      	negs	r3, r3
 801b258:	151b      	asrs	r3, r3, #20
 801b25a:	2b13      	cmp	r3, #19
 801b25c:	f04f 0000 	mov.w	r0, #0
 801b260:	f04f 0100 	mov.w	r1, #0
 801b264:	dc04      	bgt.n	801b270 <__ulp+0x34>
 801b266:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801b26a:	fa42 f103 	asr.w	r1, r2, r3
 801b26e:	e7ef      	b.n	801b250 <__ulp+0x14>
 801b270:	3b14      	subs	r3, #20
 801b272:	2b1e      	cmp	r3, #30
 801b274:	f04f 0201 	mov.w	r2, #1
 801b278:	bfda      	itte	le
 801b27a:	f1c3 031f 	rsble	r3, r3, #31
 801b27e:	fa02 f303 	lslle.w	r3, r2, r3
 801b282:	4613      	movgt	r3, r2
 801b284:	4618      	mov	r0, r3
 801b286:	e7e3      	b.n	801b250 <__ulp+0x14>
 801b288:	7ff00000 	.word	0x7ff00000

0801b28c <__b2d>:
 801b28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b28e:	6905      	ldr	r5, [r0, #16]
 801b290:	f100 0714 	add.w	r7, r0, #20
 801b294:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801b298:	1f2e      	subs	r6, r5, #4
 801b29a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801b29e:	4620      	mov	r0, r4
 801b2a0:	f7ff fdc4 	bl	801ae2c <__hi0bits>
 801b2a4:	f1c0 0320 	rsb	r3, r0, #32
 801b2a8:	280a      	cmp	r0, #10
 801b2aa:	600b      	str	r3, [r1, #0]
 801b2ac:	f8df c074 	ldr.w	ip, [pc, #116]	; 801b324 <__b2d+0x98>
 801b2b0:	dc14      	bgt.n	801b2dc <__b2d+0x50>
 801b2b2:	f1c0 0e0b 	rsb	lr, r0, #11
 801b2b6:	fa24 f10e 	lsr.w	r1, r4, lr
 801b2ba:	42b7      	cmp	r7, r6
 801b2bc:	ea41 030c 	orr.w	r3, r1, ip
 801b2c0:	bf34      	ite	cc
 801b2c2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801b2c6:	2100      	movcs	r1, #0
 801b2c8:	3015      	adds	r0, #21
 801b2ca:	fa04 f000 	lsl.w	r0, r4, r0
 801b2ce:	fa21 f10e 	lsr.w	r1, r1, lr
 801b2d2:	ea40 0201 	orr.w	r2, r0, r1
 801b2d6:	ec43 2b10 	vmov	d0, r2, r3
 801b2da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b2dc:	42b7      	cmp	r7, r6
 801b2de:	bf3a      	itte	cc
 801b2e0:	f1a5 0608 	subcc.w	r6, r5, #8
 801b2e4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801b2e8:	2100      	movcs	r1, #0
 801b2ea:	380b      	subs	r0, #11
 801b2ec:	d015      	beq.n	801b31a <__b2d+0x8e>
 801b2ee:	4084      	lsls	r4, r0
 801b2f0:	f1c0 0520 	rsb	r5, r0, #32
 801b2f4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 801b2f8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801b2fc:	42be      	cmp	r6, r7
 801b2fe:	fa21 fc05 	lsr.w	ip, r1, r5
 801b302:	ea44 030c 	orr.w	r3, r4, ip
 801b306:	bf8c      	ite	hi
 801b308:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801b30c:	2400      	movls	r4, #0
 801b30e:	fa01 f000 	lsl.w	r0, r1, r0
 801b312:	40ec      	lsrs	r4, r5
 801b314:	ea40 0204 	orr.w	r2, r0, r4
 801b318:	e7dd      	b.n	801b2d6 <__b2d+0x4a>
 801b31a:	ea44 030c 	orr.w	r3, r4, ip
 801b31e:	460a      	mov	r2, r1
 801b320:	e7d9      	b.n	801b2d6 <__b2d+0x4a>
 801b322:	bf00      	nop
 801b324:	3ff00000 	.word	0x3ff00000

0801b328 <__d2b>:
 801b328:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b32c:	460e      	mov	r6, r1
 801b32e:	2101      	movs	r1, #1
 801b330:	ec59 8b10 	vmov	r8, r9, d0
 801b334:	4615      	mov	r5, r2
 801b336:	f7ff fcb5 	bl	801aca4 <_Balloc>
 801b33a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801b33e:	4607      	mov	r7, r0
 801b340:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b344:	bb34      	cbnz	r4, 801b394 <__d2b+0x6c>
 801b346:	9301      	str	r3, [sp, #4]
 801b348:	f1b8 0300 	subs.w	r3, r8, #0
 801b34c:	d027      	beq.n	801b39e <__d2b+0x76>
 801b34e:	a802      	add	r0, sp, #8
 801b350:	f840 3d08 	str.w	r3, [r0, #-8]!
 801b354:	f7ff fd89 	bl	801ae6a <__lo0bits>
 801b358:	9900      	ldr	r1, [sp, #0]
 801b35a:	b1f0      	cbz	r0, 801b39a <__d2b+0x72>
 801b35c:	9a01      	ldr	r2, [sp, #4]
 801b35e:	f1c0 0320 	rsb	r3, r0, #32
 801b362:	fa02 f303 	lsl.w	r3, r2, r3
 801b366:	430b      	orrs	r3, r1
 801b368:	40c2      	lsrs	r2, r0
 801b36a:	617b      	str	r3, [r7, #20]
 801b36c:	9201      	str	r2, [sp, #4]
 801b36e:	9b01      	ldr	r3, [sp, #4]
 801b370:	61bb      	str	r3, [r7, #24]
 801b372:	2b00      	cmp	r3, #0
 801b374:	bf14      	ite	ne
 801b376:	2102      	movne	r1, #2
 801b378:	2101      	moveq	r1, #1
 801b37a:	6139      	str	r1, [r7, #16]
 801b37c:	b1c4      	cbz	r4, 801b3b0 <__d2b+0x88>
 801b37e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801b382:	4404      	add	r4, r0
 801b384:	6034      	str	r4, [r6, #0]
 801b386:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b38a:	6028      	str	r0, [r5, #0]
 801b38c:	4638      	mov	r0, r7
 801b38e:	b003      	add	sp, #12
 801b390:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b394:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b398:	e7d5      	b.n	801b346 <__d2b+0x1e>
 801b39a:	6179      	str	r1, [r7, #20]
 801b39c:	e7e7      	b.n	801b36e <__d2b+0x46>
 801b39e:	a801      	add	r0, sp, #4
 801b3a0:	f7ff fd63 	bl	801ae6a <__lo0bits>
 801b3a4:	9b01      	ldr	r3, [sp, #4]
 801b3a6:	617b      	str	r3, [r7, #20]
 801b3a8:	2101      	movs	r1, #1
 801b3aa:	6139      	str	r1, [r7, #16]
 801b3ac:	3020      	adds	r0, #32
 801b3ae:	e7e5      	b.n	801b37c <__d2b+0x54>
 801b3b0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801b3b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801b3b8:	6030      	str	r0, [r6, #0]
 801b3ba:	6918      	ldr	r0, [r3, #16]
 801b3bc:	f7ff fd36 	bl	801ae2c <__hi0bits>
 801b3c0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801b3c4:	e7e1      	b.n	801b38a <__d2b+0x62>

0801b3c6 <__ratio>:
 801b3c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b3ca:	4688      	mov	r8, r1
 801b3cc:	4669      	mov	r1, sp
 801b3ce:	4681      	mov	r9, r0
 801b3d0:	f7ff ff5c 	bl	801b28c <__b2d>
 801b3d4:	a901      	add	r1, sp, #4
 801b3d6:	4640      	mov	r0, r8
 801b3d8:	ec57 6b10 	vmov	r6, r7, d0
 801b3dc:	f7ff ff56 	bl	801b28c <__b2d>
 801b3e0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801b3e4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801b3e8:	eba3 0c02 	sub.w	ip, r3, r2
 801b3ec:	e9dd 3200 	ldrd	r3, r2, [sp]
 801b3f0:	1a9b      	subs	r3, r3, r2
 801b3f2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801b3f6:	ec5b ab10 	vmov	sl, fp, d0
 801b3fa:	2b00      	cmp	r3, #0
 801b3fc:	bfce      	itee	gt
 801b3fe:	463a      	movgt	r2, r7
 801b400:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801b404:	465a      	movle	r2, fp
 801b406:	4659      	mov	r1, fp
 801b408:	463d      	mov	r5, r7
 801b40a:	bfd4      	ite	le
 801b40c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 801b410:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 801b414:	4630      	mov	r0, r6
 801b416:	ee10 2a10 	vmov	r2, s0
 801b41a:	460b      	mov	r3, r1
 801b41c:	4629      	mov	r1, r5
 801b41e:	f7e5 fa25 	bl	800086c <__aeabi_ddiv>
 801b422:	ec41 0b10 	vmov	d0, r0, r1
 801b426:	b003      	add	sp, #12
 801b428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801b42c <__copybits>:
 801b42c:	3901      	subs	r1, #1
 801b42e:	b510      	push	{r4, lr}
 801b430:	1149      	asrs	r1, r1, #5
 801b432:	6914      	ldr	r4, [r2, #16]
 801b434:	3101      	adds	r1, #1
 801b436:	f102 0314 	add.w	r3, r2, #20
 801b43a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801b43e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801b442:	42a3      	cmp	r3, r4
 801b444:	4602      	mov	r2, r0
 801b446:	d303      	bcc.n	801b450 <__copybits+0x24>
 801b448:	2300      	movs	r3, #0
 801b44a:	428a      	cmp	r2, r1
 801b44c:	d305      	bcc.n	801b45a <__copybits+0x2e>
 801b44e:	bd10      	pop	{r4, pc}
 801b450:	f853 2b04 	ldr.w	r2, [r3], #4
 801b454:	f840 2b04 	str.w	r2, [r0], #4
 801b458:	e7f3      	b.n	801b442 <__copybits+0x16>
 801b45a:	f842 3b04 	str.w	r3, [r2], #4
 801b45e:	e7f4      	b.n	801b44a <__copybits+0x1e>

0801b460 <__any_on>:
 801b460:	f100 0214 	add.w	r2, r0, #20
 801b464:	6900      	ldr	r0, [r0, #16]
 801b466:	114b      	asrs	r3, r1, #5
 801b468:	4298      	cmp	r0, r3
 801b46a:	b510      	push	{r4, lr}
 801b46c:	db11      	blt.n	801b492 <__any_on+0x32>
 801b46e:	dd0a      	ble.n	801b486 <__any_on+0x26>
 801b470:	f011 011f 	ands.w	r1, r1, #31
 801b474:	d007      	beq.n	801b486 <__any_on+0x26>
 801b476:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801b47a:	fa24 f001 	lsr.w	r0, r4, r1
 801b47e:	fa00 f101 	lsl.w	r1, r0, r1
 801b482:	428c      	cmp	r4, r1
 801b484:	d10b      	bne.n	801b49e <__any_on+0x3e>
 801b486:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801b48a:	4293      	cmp	r3, r2
 801b48c:	d803      	bhi.n	801b496 <__any_on+0x36>
 801b48e:	2000      	movs	r0, #0
 801b490:	bd10      	pop	{r4, pc}
 801b492:	4603      	mov	r3, r0
 801b494:	e7f7      	b.n	801b486 <__any_on+0x26>
 801b496:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b49a:	2900      	cmp	r1, #0
 801b49c:	d0f5      	beq.n	801b48a <__any_on+0x2a>
 801b49e:	2001      	movs	r0, #1
 801b4a0:	e7f6      	b.n	801b490 <__any_on+0x30>

0801b4a2 <_calloc_r>:
 801b4a2:	b538      	push	{r3, r4, r5, lr}
 801b4a4:	fb02 f401 	mul.w	r4, r2, r1
 801b4a8:	4621      	mov	r1, r4
 801b4aa:	f7fc fd5f 	bl	8017f6c <_malloc_r>
 801b4ae:	4605      	mov	r5, r0
 801b4b0:	b118      	cbz	r0, 801b4ba <_calloc_r+0x18>
 801b4b2:	4622      	mov	r2, r4
 801b4b4:	2100      	movs	r1, #0
 801b4b6:	f7fc fd02 	bl	8017ebe <memset>
 801b4ba:	4628      	mov	r0, r5
 801b4bc:	bd38      	pop	{r3, r4, r5, pc}

0801b4be <__ssputs_r>:
 801b4be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b4c2:	688e      	ldr	r6, [r1, #8]
 801b4c4:	429e      	cmp	r6, r3
 801b4c6:	4682      	mov	sl, r0
 801b4c8:	460c      	mov	r4, r1
 801b4ca:	4690      	mov	r8, r2
 801b4cc:	4699      	mov	r9, r3
 801b4ce:	d837      	bhi.n	801b540 <__ssputs_r+0x82>
 801b4d0:	898a      	ldrh	r2, [r1, #12]
 801b4d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801b4d6:	d031      	beq.n	801b53c <__ssputs_r+0x7e>
 801b4d8:	6825      	ldr	r5, [r4, #0]
 801b4da:	6909      	ldr	r1, [r1, #16]
 801b4dc:	1a6f      	subs	r7, r5, r1
 801b4de:	6965      	ldr	r5, [r4, #20]
 801b4e0:	2302      	movs	r3, #2
 801b4e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b4e6:	fb95 f5f3 	sdiv	r5, r5, r3
 801b4ea:	f109 0301 	add.w	r3, r9, #1
 801b4ee:	443b      	add	r3, r7
 801b4f0:	429d      	cmp	r5, r3
 801b4f2:	bf38      	it	cc
 801b4f4:	461d      	movcc	r5, r3
 801b4f6:	0553      	lsls	r3, r2, #21
 801b4f8:	d530      	bpl.n	801b55c <__ssputs_r+0x9e>
 801b4fa:	4629      	mov	r1, r5
 801b4fc:	f7fc fd36 	bl	8017f6c <_malloc_r>
 801b500:	4606      	mov	r6, r0
 801b502:	b950      	cbnz	r0, 801b51a <__ssputs_r+0x5c>
 801b504:	230c      	movs	r3, #12
 801b506:	f8ca 3000 	str.w	r3, [sl]
 801b50a:	89a3      	ldrh	r3, [r4, #12]
 801b50c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b510:	81a3      	strh	r3, [r4, #12]
 801b512:	f04f 30ff 	mov.w	r0, #4294967295
 801b516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b51a:	463a      	mov	r2, r7
 801b51c:	6921      	ldr	r1, [r4, #16]
 801b51e:	f7fc fcaa 	bl	8017e76 <memcpy>
 801b522:	89a3      	ldrh	r3, [r4, #12]
 801b524:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801b528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b52c:	81a3      	strh	r3, [r4, #12]
 801b52e:	6126      	str	r6, [r4, #16]
 801b530:	6165      	str	r5, [r4, #20]
 801b532:	443e      	add	r6, r7
 801b534:	1bed      	subs	r5, r5, r7
 801b536:	6026      	str	r6, [r4, #0]
 801b538:	60a5      	str	r5, [r4, #8]
 801b53a:	464e      	mov	r6, r9
 801b53c:	454e      	cmp	r6, r9
 801b53e:	d900      	bls.n	801b542 <__ssputs_r+0x84>
 801b540:	464e      	mov	r6, r9
 801b542:	4632      	mov	r2, r6
 801b544:	4641      	mov	r1, r8
 801b546:	6820      	ldr	r0, [r4, #0]
 801b548:	f7fc fca0 	bl	8017e8c <memmove>
 801b54c:	68a3      	ldr	r3, [r4, #8]
 801b54e:	1b9b      	subs	r3, r3, r6
 801b550:	60a3      	str	r3, [r4, #8]
 801b552:	6823      	ldr	r3, [r4, #0]
 801b554:	441e      	add	r6, r3
 801b556:	6026      	str	r6, [r4, #0]
 801b558:	2000      	movs	r0, #0
 801b55a:	e7dc      	b.n	801b516 <__ssputs_r+0x58>
 801b55c:	462a      	mov	r2, r5
 801b55e:	f000 fc8d 	bl	801be7c <_realloc_r>
 801b562:	4606      	mov	r6, r0
 801b564:	2800      	cmp	r0, #0
 801b566:	d1e2      	bne.n	801b52e <__ssputs_r+0x70>
 801b568:	6921      	ldr	r1, [r4, #16]
 801b56a:	4650      	mov	r0, sl
 801b56c:	f7fc fcb0 	bl	8017ed0 <_free_r>
 801b570:	e7c8      	b.n	801b504 <__ssputs_r+0x46>
	...

0801b574 <_svfiprintf_r>:
 801b574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b578:	461d      	mov	r5, r3
 801b57a:	898b      	ldrh	r3, [r1, #12]
 801b57c:	061f      	lsls	r7, r3, #24
 801b57e:	b09d      	sub	sp, #116	; 0x74
 801b580:	4680      	mov	r8, r0
 801b582:	460c      	mov	r4, r1
 801b584:	4616      	mov	r6, r2
 801b586:	d50f      	bpl.n	801b5a8 <_svfiprintf_r+0x34>
 801b588:	690b      	ldr	r3, [r1, #16]
 801b58a:	b96b      	cbnz	r3, 801b5a8 <_svfiprintf_r+0x34>
 801b58c:	2140      	movs	r1, #64	; 0x40
 801b58e:	f7fc fced 	bl	8017f6c <_malloc_r>
 801b592:	6020      	str	r0, [r4, #0]
 801b594:	6120      	str	r0, [r4, #16]
 801b596:	b928      	cbnz	r0, 801b5a4 <_svfiprintf_r+0x30>
 801b598:	230c      	movs	r3, #12
 801b59a:	f8c8 3000 	str.w	r3, [r8]
 801b59e:	f04f 30ff 	mov.w	r0, #4294967295
 801b5a2:	e0c8      	b.n	801b736 <_svfiprintf_r+0x1c2>
 801b5a4:	2340      	movs	r3, #64	; 0x40
 801b5a6:	6163      	str	r3, [r4, #20]
 801b5a8:	2300      	movs	r3, #0
 801b5aa:	9309      	str	r3, [sp, #36]	; 0x24
 801b5ac:	2320      	movs	r3, #32
 801b5ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b5b2:	2330      	movs	r3, #48	; 0x30
 801b5b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b5b8:	9503      	str	r5, [sp, #12]
 801b5ba:	f04f 0b01 	mov.w	fp, #1
 801b5be:	4637      	mov	r7, r6
 801b5c0:	463d      	mov	r5, r7
 801b5c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 801b5c6:	b10b      	cbz	r3, 801b5cc <_svfiprintf_r+0x58>
 801b5c8:	2b25      	cmp	r3, #37	; 0x25
 801b5ca:	d13e      	bne.n	801b64a <_svfiprintf_r+0xd6>
 801b5cc:	ebb7 0a06 	subs.w	sl, r7, r6
 801b5d0:	d00b      	beq.n	801b5ea <_svfiprintf_r+0x76>
 801b5d2:	4653      	mov	r3, sl
 801b5d4:	4632      	mov	r2, r6
 801b5d6:	4621      	mov	r1, r4
 801b5d8:	4640      	mov	r0, r8
 801b5da:	f7ff ff70 	bl	801b4be <__ssputs_r>
 801b5de:	3001      	adds	r0, #1
 801b5e0:	f000 80a4 	beq.w	801b72c <_svfiprintf_r+0x1b8>
 801b5e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b5e6:	4453      	add	r3, sl
 801b5e8:	9309      	str	r3, [sp, #36]	; 0x24
 801b5ea:	783b      	ldrb	r3, [r7, #0]
 801b5ec:	2b00      	cmp	r3, #0
 801b5ee:	f000 809d 	beq.w	801b72c <_svfiprintf_r+0x1b8>
 801b5f2:	2300      	movs	r3, #0
 801b5f4:	f04f 32ff 	mov.w	r2, #4294967295
 801b5f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b5fc:	9304      	str	r3, [sp, #16]
 801b5fe:	9307      	str	r3, [sp, #28]
 801b600:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b604:	931a      	str	r3, [sp, #104]	; 0x68
 801b606:	462f      	mov	r7, r5
 801b608:	2205      	movs	r2, #5
 801b60a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801b60e:	4850      	ldr	r0, [pc, #320]	; (801b750 <_svfiprintf_r+0x1dc>)
 801b610:	f7e4 fdf6 	bl	8000200 <memchr>
 801b614:	9b04      	ldr	r3, [sp, #16]
 801b616:	b9d0      	cbnz	r0, 801b64e <_svfiprintf_r+0xda>
 801b618:	06d9      	lsls	r1, r3, #27
 801b61a:	bf44      	itt	mi
 801b61c:	2220      	movmi	r2, #32
 801b61e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801b622:	071a      	lsls	r2, r3, #28
 801b624:	bf44      	itt	mi
 801b626:	222b      	movmi	r2, #43	; 0x2b
 801b628:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801b62c:	782a      	ldrb	r2, [r5, #0]
 801b62e:	2a2a      	cmp	r2, #42	; 0x2a
 801b630:	d015      	beq.n	801b65e <_svfiprintf_r+0xea>
 801b632:	9a07      	ldr	r2, [sp, #28]
 801b634:	462f      	mov	r7, r5
 801b636:	2000      	movs	r0, #0
 801b638:	250a      	movs	r5, #10
 801b63a:	4639      	mov	r1, r7
 801b63c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b640:	3b30      	subs	r3, #48	; 0x30
 801b642:	2b09      	cmp	r3, #9
 801b644:	d94d      	bls.n	801b6e2 <_svfiprintf_r+0x16e>
 801b646:	b1b8      	cbz	r0, 801b678 <_svfiprintf_r+0x104>
 801b648:	e00f      	b.n	801b66a <_svfiprintf_r+0xf6>
 801b64a:	462f      	mov	r7, r5
 801b64c:	e7b8      	b.n	801b5c0 <_svfiprintf_r+0x4c>
 801b64e:	4a40      	ldr	r2, [pc, #256]	; (801b750 <_svfiprintf_r+0x1dc>)
 801b650:	1a80      	subs	r0, r0, r2
 801b652:	fa0b f000 	lsl.w	r0, fp, r0
 801b656:	4318      	orrs	r0, r3
 801b658:	9004      	str	r0, [sp, #16]
 801b65a:	463d      	mov	r5, r7
 801b65c:	e7d3      	b.n	801b606 <_svfiprintf_r+0x92>
 801b65e:	9a03      	ldr	r2, [sp, #12]
 801b660:	1d11      	adds	r1, r2, #4
 801b662:	6812      	ldr	r2, [r2, #0]
 801b664:	9103      	str	r1, [sp, #12]
 801b666:	2a00      	cmp	r2, #0
 801b668:	db01      	blt.n	801b66e <_svfiprintf_r+0xfa>
 801b66a:	9207      	str	r2, [sp, #28]
 801b66c:	e004      	b.n	801b678 <_svfiprintf_r+0x104>
 801b66e:	4252      	negs	r2, r2
 801b670:	f043 0302 	orr.w	r3, r3, #2
 801b674:	9207      	str	r2, [sp, #28]
 801b676:	9304      	str	r3, [sp, #16]
 801b678:	783b      	ldrb	r3, [r7, #0]
 801b67a:	2b2e      	cmp	r3, #46	; 0x2e
 801b67c:	d10c      	bne.n	801b698 <_svfiprintf_r+0x124>
 801b67e:	787b      	ldrb	r3, [r7, #1]
 801b680:	2b2a      	cmp	r3, #42	; 0x2a
 801b682:	d133      	bne.n	801b6ec <_svfiprintf_r+0x178>
 801b684:	9b03      	ldr	r3, [sp, #12]
 801b686:	1d1a      	adds	r2, r3, #4
 801b688:	681b      	ldr	r3, [r3, #0]
 801b68a:	9203      	str	r2, [sp, #12]
 801b68c:	2b00      	cmp	r3, #0
 801b68e:	bfb8      	it	lt
 801b690:	f04f 33ff 	movlt.w	r3, #4294967295
 801b694:	3702      	adds	r7, #2
 801b696:	9305      	str	r3, [sp, #20]
 801b698:	4d2e      	ldr	r5, [pc, #184]	; (801b754 <_svfiprintf_r+0x1e0>)
 801b69a:	7839      	ldrb	r1, [r7, #0]
 801b69c:	2203      	movs	r2, #3
 801b69e:	4628      	mov	r0, r5
 801b6a0:	f7e4 fdae 	bl	8000200 <memchr>
 801b6a4:	b138      	cbz	r0, 801b6b6 <_svfiprintf_r+0x142>
 801b6a6:	2340      	movs	r3, #64	; 0x40
 801b6a8:	1b40      	subs	r0, r0, r5
 801b6aa:	fa03 f000 	lsl.w	r0, r3, r0
 801b6ae:	9b04      	ldr	r3, [sp, #16]
 801b6b0:	4303      	orrs	r3, r0
 801b6b2:	3701      	adds	r7, #1
 801b6b4:	9304      	str	r3, [sp, #16]
 801b6b6:	7839      	ldrb	r1, [r7, #0]
 801b6b8:	4827      	ldr	r0, [pc, #156]	; (801b758 <_svfiprintf_r+0x1e4>)
 801b6ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b6be:	2206      	movs	r2, #6
 801b6c0:	1c7e      	adds	r6, r7, #1
 801b6c2:	f7e4 fd9d 	bl	8000200 <memchr>
 801b6c6:	2800      	cmp	r0, #0
 801b6c8:	d038      	beq.n	801b73c <_svfiprintf_r+0x1c8>
 801b6ca:	4b24      	ldr	r3, [pc, #144]	; (801b75c <_svfiprintf_r+0x1e8>)
 801b6cc:	bb13      	cbnz	r3, 801b714 <_svfiprintf_r+0x1a0>
 801b6ce:	9b03      	ldr	r3, [sp, #12]
 801b6d0:	3307      	adds	r3, #7
 801b6d2:	f023 0307 	bic.w	r3, r3, #7
 801b6d6:	3308      	adds	r3, #8
 801b6d8:	9303      	str	r3, [sp, #12]
 801b6da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b6dc:	444b      	add	r3, r9
 801b6de:	9309      	str	r3, [sp, #36]	; 0x24
 801b6e0:	e76d      	b.n	801b5be <_svfiprintf_r+0x4a>
 801b6e2:	fb05 3202 	mla	r2, r5, r2, r3
 801b6e6:	2001      	movs	r0, #1
 801b6e8:	460f      	mov	r7, r1
 801b6ea:	e7a6      	b.n	801b63a <_svfiprintf_r+0xc6>
 801b6ec:	2300      	movs	r3, #0
 801b6ee:	3701      	adds	r7, #1
 801b6f0:	9305      	str	r3, [sp, #20]
 801b6f2:	4619      	mov	r1, r3
 801b6f4:	250a      	movs	r5, #10
 801b6f6:	4638      	mov	r0, r7
 801b6f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b6fc:	3a30      	subs	r2, #48	; 0x30
 801b6fe:	2a09      	cmp	r2, #9
 801b700:	d903      	bls.n	801b70a <_svfiprintf_r+0x196>
 801b702:	2b00      	cmp	r3, #0
 801b704:	d0c8      	beq.n	801b698 <_svfiprintf_r+0x124>
 801b706:	9105      	str	r1, [sp, #20]
 801b708:	e7c6      	b.n	801b698 <_svfiprintf_r+0x124>
 801b70a:	fb05 2101 	mla	r1, r5, r1, r2
 801b70e:	2301      	movs	r3, #1
 801b710:	4607      	mov	r7, r0
 801b712:	e7f0      	b.n	801b6f6 <_svfiprintf_r+0x182>
 801b714:	ab03      	add	r3, sp, #12
 801b716:	9300      	str	r3, [sp, #0]
 801b718:	4622      	mov	r2, r4
 801b71a:	4b11      	ldr	r3, [pc, #68]	; (801b760 <_svfiprintf_r+0x1ec>)
 801b71c:	a904      	add	r1, sp, #16
 801b71e:	4640      	mov	r0, r8
 801b720:	f7fc fd12 	bl	8018148 <_printf_float>
 801b724:	f1b0 3fff 	cmp.w	r0, #4294967295
 801b728:	4681      	mov	r9, r0
 801b72a:	d1d6      	bne.n	801b6da <_svfiprintf_r+0x166>
 801b72c:	89a3      	ldrh	r3, [r4, #12]
 801b72e:	065b      	lsls	r3, r3, #25
 801b730:	f53f af35 	bmi.w	801b59e <_svfiprintf_r+0x2a>
 801b734:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b736:	b01d      	add	sp, #116	; 0x74
 801b738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b73c:	ab03      	add	r3, sp, #12
 801b73e:	9300      	str	r3, [sp, #0]
 801b740:	4622      	mov	r2, r4
 801b742:	4b07      	ldr	r3, [pc, #28]	; (801b760 <_svfiprintf_r+0x1ec>)
 801b744:	a904      	add	r1, sp, #16
 801b746:	4640      	mov	r0, r8
 801b748:	f7fc ffb4 	bl	80186b4 <_printf_i>
 801b74c:	e7ea      	b.n	801b724 <_svfiprintf_r+0x1b0>
 801b74e:	bf00      	nop
 801b750:	08020d7c 	.word	0x08020d7c
 801b754:	08020d82 	.word	0x08020d82
 801b758:	08020d86 	.word	0x08020d86
 801b75c:	08018149 	.word	0x08018149
 801b760:	0801b4bf 	.word	0x0801b4bf

0801b764 <__sfputc_r>:
 801b764:	6893      	ldr	r3, [r2, #8]
 801b766:	3b01      	subs	r3, #1
 801b768:	2b00      	cmp	r3, #0
 801b76a:	b410      	push	{r4}
 801b76c:	6093      	str	r3, [r2, #8]
 801b76e:	da08      	bge.n	801b782 <__sfputc_r+0x1e>
 801b770:	6994      	ldr	r4, [r2, #24]
 801b772:	42a3      	cmp	r3, r4
 801b774:	db01      	blt.n	801b77a <__sfputc_r+0x16>
 801b776:	290a      	cmp	r1, #10
 801b778:	d103      	bne.n	801b782 <__sfputc_r+0x1e>
 801b77a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b77e:	f000 b975 	b.w	801ba6c <__swbuf_r>
 801b782:	6813      	ldr	r3, [r2, #0]
 801b784:	1c58      	adds	r0, r3, #1
 801b786:	6010      	str	r0, [r2, #0]
 801b788:	7019      	strb	r1, [r3, #0]
 801b78a:	4608      	mov	r0, r1
 801b78c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b790:	4770      	bx	lr

0801b792 <__sfputs_r>:
 801b792:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b794:	4606      	mov	r6, r0
 801b796:	460f      	mov	r7, r1
 801b798:	4614      	mov	r4, r2
 801b79a:	18d5      	adds	r5, r2, r3
 801b79c:	42ac      	cmp	r4, r5
 801b79e:	d101      	bne.n	801b7a4 <__sfputs_r+0x12>
 801b7a0:	2000      	movs	r0, #0
 801b7a2:	e007      	b.n	801b7b4 <__sfputs_r+0x22>
 801b7a4:	463a      	mov	r2, r7
 801b7a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b7aa:	4630      	mov	r0, r6
 801b7ac:	f7ff ffda 	bl	801b764 <__sfputc_r>
 801b7b0:	1c43      	adds	r3, r0, #1
 801b7b2:	d1f3      	bne.n	801b79c <__sfputs_r+0xa>
 801b7b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b7b8 <_vfiprintf_r>:
 801b7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b7bc:	460c      	mov	r4, r1
 801b7be:	b09d      	sub	sp, #116	; 0x74
 801b7c0:	4617      	mov	r7, r2
 801b7c2:	461d      	mov	r5, r3
 801b7c4:	4606      	mov	r6, r0
 801b7c6:	b118      	cbz	r0, 801b7d0 <_vfiprintf_r+0x18>
 801b7c8:	6983      	ldr	r3, [r0, #24]
 801b7ca:	b90b      	cbnz	r3, 801b7d0 <_vfiprintf_r+0x18>
 801b7cc:	f7fe fea8 	bl	801a520 <__sinit>
 801b7d0:	4b7c      	ldr	r3, [pc, #496]	; (801b9c4 <_vfiprintf_r+0x20c>)
 801b7d2:	429c      	cmp	r4, r3
 801b7d4:	d158      	bne.n	801b888 <_vfiprintf_r+0xd0>
 801b7d6:	6874      	ldr	r4, [r6, #4]
 801b7d8:	89a3      	ldrh	r3, [r4, #12]
 801b7da:	0718      	lsls	r0, r3, #28
 801b7dc:	d55e      	bpl.n	801b89c <_vfiprintf_r+0xe4>
 801b7de:	6923      	ldr	r3, [r4, #16]
 801b7e0:	2b00      	cmp	r3, #0
 801b7e2:	d05b      	beq.n	801b89c <_vfiprintf_r+0xe4>
 801b7e4:	2300      	movs	r3, #0
 801b7e6:	9309      	str	r3, [sp, #36]	; 0x24
 801b7e8:	2320      	movs	r3, #32
 801b7ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b7ee:	2330      	movs	r3, #48	; 0x30
 801b7f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b7f4:	9503      	str	r5, [sp, #12]
 801b7f6:	f04f 0b01 	mov.w	fp, #1
 801b7fa:	46b8      	mov	r8, r7
 801b7fc:	4645      	mov	r5, r8
 801b7fe:	f815 3b01 	ldrb.w	r3, [r5], #1
 801b802:	b10b      	cbz	r3, 801b808 <_vfiprintf_r+0x50>
 801b804:	2b25      	cmp	r3, #37	; 0x25
 801b806:	d154      	bne.n	801b8b2 <_vfiprintf_r+0xfa>
 801b808:	ebb8 0a07 	subs.w	sl, r8, r7
 801b80c:	d00b      	beq.n	801b826 <_vfiprintf_r+0x6e>
 801b80e:	4653      	mov	r3, sl
 801b810:	463a      	mov	r2, r7
 801b812:	4621      	mov	r1, r4
 801b814:	4630      	mov	r0, r6
 801b816:	f7ff ffbc 	bl	801b792 <__sfputs_r>
 801b81a:	3001      	adds	r0, #1
 801b81c:	f000 80c2 	beq.w	801b9a4 <_vfiprintf_r+0x1ec>
 801b820:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b822:	4453      	add	r3, sl
 801b824:	9309      	str	r3, [sp, #36]	; 0x24
 801b826:	f898 3000 	ldrb.w	r3, [r8]
 801b82a:	2b00      	cmp	r3, #0
 801b82c:	f000 80ba 	beq.w	801b9a4 <_vfiprintf_r+0x1ec>
 801b830:	2300      	movs	r3, #0
 801b832:	f04f 32ff 	mov.w	r2, #4294967295
 801b836:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b83a:	9304      	str	r3, [sp, #16]
 801b83c:	9307      	str	r3, [sp, #28]
 801b83e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b842:	931a      	str	r3, [sp, #104]	; 0x68
 801b844:	46a8      	mov	r8, r5
 801b846:	2205      	movs	r2, #5
 801b848:	f818 1b01 	ldrb.w	r1, [r8], #1
 801b84c:	485e      	ldr	r0, [pc, #376]	; (801b9c8 <_vfiprintf_r+0x210>)
 801b84e:	f7e4 fcd7 	bl	8000200 <memchr>
 801b852:	9b04      	ldr	r3, [sp, #16]
 801b854:	bb78      	cbnz	r0, 801b8b6 <_vfiprintf_r+0xfe>
 801b856:	06d9      	lsls	r1, r3, #27
 801b858:	bf44      	itt	mi
 801b85a:	2220      	movmi	r2, #32
 801b85c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801b860:	071a      	lsls	r2, r3, #28
 801b862:	bf44      	itt	mi
 801b864:	222b      	movmi	r2, #43	; 0x2b
 801b866:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801b86a:	782a      	ldrb	r2, [r5, #0]
 801b86c:	2a2a      	cmp	r2, #42	; 0x2a
 801b86e:	d02a      	beq.n	801b8c6 <_vfiprintf_r+0x10e>
 801b870:	9a07      	ldr	r2, [sp, #28]
 801b872:	46a8      	mov	r8, r5
 801b874:	2000      	movs	r0, #0
 801b876:	250a      	movs	r5, #10
 801b878:	4641      	mov	r1, r8
 801b87a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b87e:	3b30      	subs	r3, #48	; 0x30
 801b880:	2b09      	cmp	r3, #9
 801b882:	d969      	bls.n	801b958 <_vfiprintf_r+0x1a0>
 801b884:	b360      	cbz	r0, 801b8e0 <_vfiprintf_r+0x128>
 801b886:	e024      	b.n	801b8d2 <_vfiprintf_r+0x11a>
 801b888:	4b50      	ldr	r3, [pc, #320]	; (801b9cc <_vfiprintf_r+0x214>)
 801b88a:	429c      	cmp	r4, r3
 801b88c:	d101      	bne.n	801b892 <_vfiprintf_r+0xda>
 801b88e:	68b4      	ldr	r4, [r6, #8]
 801b890:	e7a2      	b.n	801b7d8 <_vfiprintf_r+0x20>
 801b892:	4b4f      	ldr	r3, [pc, #316]	; (801b9d0 <_vfiprintf_r+0x218>)
 801b894:	429c      	cmp	r4, r3
 801b896:	bf08      	it	eq
 801b898:	68f4      	ldreq	r4, [r6, #12]
 801b89a:	e79d      	b.n	801b7d8 <_vfiprintf_r+0x20>
 801b89c:	4621      	mov	r1, r4
 801b89e:	4630      	mov	r0, r6
 801b8a0:	f000 f948 	bl	801bb34 <__swsetup_r>
 801b8a4:	2800      	cmp	r0, #0
 801b8a6:	d09d      	beq.n	801b7e4 <_vfiprintf_r+0x2c>
 801b8a8:	f04f 30ff 	mov.w	r0, #4294967295
 801b8ac:	b01d      	add	sp, #116	; 0x74
 801b8ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b8b2:	46a8      	mov	r8, r5
 801b8b4:	e7a2      	b.n	801b7fc <_vfiprintf_r+0x44>
 801b8b6:	4a44      	ldr	r2, [pc, #272]	; (801b9c8 <_vfiprintf_r+0x210>)
 801b8b8:	1a80      	subs	r0, r0, r2
 801b8ba:	fa0b f000 	lsl.w	r0, fp, r0
 801b8be:	4318      	orrs	r0, r3
 801b8c0:	9004      	str	r0, [sp, #16]
 801b8c2:	4645      	mov	r5, r8
 801b8c4:	e7be      	b.n	801b844 <_vfiprintf_r+0x8c>
 801b8c6:	9a03      	ldr	r2, [sp, #12]
 801b8c8:	1d11      	adds	r1, r2, #4
 801b8ca:	6812      	ldr	r2, [r2, #0]
 801b8cc:	9103      	str	r1, [sp, #12]
 801b8ce:	2a00      	cmp	r2, #0
 801b8d0:	db01      	blt.n	801b8d6 <_vfiprintf_r+0x11e>
 801b8d2:	9207      	str	r2, [sp, #28]
 801b8d4:	e004      	b.n	801b8e0 <_vfiprintf_r+0x128>
 801b8d6:	4252      	negs	r2, r2
 801b8d8:	f043 0302 	orr.w	r3, r3, #2
 801b8dc:	9207      	str	r2, [sp, #28]
 801b8de:	9304      	str	r3, [sp, #16]
 801b8e0:	f898 3000 	ldrb.w	r3, [r8]
 801b8e4:	2b2e      	cmp	r3, #46	; 0x2e
 801b8e6:	d10e      	bne.n	801b906 <_vfiprintf_r+0x14e>
 801b8e8:	f898 3001 	ldrb.w	r3, [r8, #1]
 801b8ec:	2b2a      	cmp	r3, #42	; 0x2a
 801b8ee:	d138      	bne.n	801b962 <_vfiprintf_r+0x1aa>
 801b8f0:	9b03      	ldr	r3, [sp, #12]
 801b8f2:	1d1a      	adds	r2, r3, #4
 801b8f4:	681b      	ldr	r3, [r3, #0]
 801b8f6:	9203      	str	r2, [sp, #12]
 801b8f8:	2b00      	cmp	r3, #0
 801b8fa:	bfb8      	it	lt
 801b8fc:	f04f 33ff 	movlt.w	r3, #4294967295
 801b900:	f108 0802 	add.w	r8, r8, #2
 801b904:	9305      	str	r3, [sp, #20]
 801b906:	4d33      	ldr	r5, [pc, #204]	; (801b9d4 <_vfiprintf_r+0x21c>)
 801b908:	f898 1000 	ldrb.w	r1, [r8]
 801b90c:	2203      	movs	r2, #3
 801b90e:	4628      	mov	r0, r5
 801b910:	f7e4 fc76 	bl	8000200 <memchr>
 801b914:	b140      	cbz	r0, 801b928 <_vfiprintf_r+0x170>
 801b916:	2340      	movs	r3, #64	; 0x40
 801b918:	1b40      	subs	r0, r0, r5
 801b91a:	fa03 f000 	lsl.w	r0, r3, r0
 801b91e:	9b04      	ldr	r3, [sp, #16]
 801b920:	4303      	orrs	r3, r0
 801b922:	f108 0801 	add.w	r8, r8, #1
 801b926:	9304      	str	r3, [sp, #16]
 801b928:	f898 1000 	ldrb.w	r1, [r8]
 801b92c:	482a      	ldr	r0, [pc, #168]	; (801b9d8 <_vfiprintf_r+0x220>)
 801b92e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b932:	2206      	movs	r2, #6
 801b934:	f108 0701 	add.w	r7, r8, #1
 801b938:	f7e4 fc62 	bl	8000200 <memchr>
 801b93c:	2800      	cmp	r0, #0
 801b93e:	d037      	beq.n	801b9b0 <_vfiprintf_r+0x1f8>
 801b940:	4b26      	ldr	r3, [pc, #152]	; (801b9dc <_vfiprintf_r+0x224>)
 801b942:	bb1b      	cbnz	r3, 801b98c <_vfiprintf_r+0x1d4>
 801b944:	9b03      	ldr	r3, [sp, #12]
 801b946:	3307      	adds	r3, #7
 801b948:	f023 0307 	bic.w	r3, r3, #7
 801b94c:	3308      	adds	r3, #8
 801b94e:	9303      	str	r3, [sp, #12]
 801b950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b952:	444b      	add	r3, r9
 801b954:	9309      	str	r3, [sp, #36]	; 0x24
 801b956:	e750      	b.n	801b7fa <_vfiprintf_r+0x42>
 801b958:	fb05 3202 	mla	r2, r5, r2, r3
 801b95c:	2001      	movs	r0, #1
 801b95e:	4688      	mov	r8, r1
 801b960:	e78a      	b.n	801b878 <_vfiprintf_r+0xc0>
 801b962:	2300      	movs	r3, #0
 801b964:	f108 0801 	add.w	r8, r8, #1
 801b968:	9305      	str	r3, [sp, #20]
 801b96a:	4619      	mov	r1, r3
 801b96c:	250a      	movs	r5, #10
 801b96e:	4640      	mov	r0, r8
 801b970:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b974:	3a30      	subs	r2, #48	; 0x30
 801b976:	2a09      	cmp	r2, #9
 801b978:	d903      	bls.n	801b982 <_vfiprintf_r+0x1ca>
 801b97a:	2b00      	cmp	r3, #0
 801b97c:	d0c3      	beq.n	801b906 <_vfiprintf_r+0x14e>
 801b97e:	9105      	str	r1, [sp, #20]
 801b980:	e7c1      	b.n	801b906 <_vfiprintf_r+0x14e>
 801b982:	fb05 2101 	mla	r1, r5, r1, r2
 801b986:	2301      	movs	r3, #1
 801b988:	4680      	mov	r8, r0
 801b98a:	e7f0      	b.n	801b96e <_vfiprintf_r+0x1b6>
 801b98c:	ab03      	add	r3, sp, #12
 801b98e:	9300      	str	r3, [sp, #0]
 801b990:	4622      	mov	r2, r4
 801b992:	4b13      	ldr	r3, [pc, #76]	; (801b9e0 <_vfiprintf_r+0x228>)
 801b994:	a904      	add	r1, sp, #16
 801b996:	4630      	mov	r0, r6
 801b998:	f7fc fbd6 	bl	8018148 <_printf_float>
 801b99c:	f1b0 3fff 	cmp.w	r0, #4294967295
 801b9a0:	4681      	mov	r9, r0
 801b9a2:	d1d5      	bne.n	801b950 <_vfiprintf_r+0x198>
 801b9a4:	89a3      	ldrh	r3, [r4, #12]
 801b9a6:	065b      	lsls	r3, r3, #25
 801b9a8:	f53f af7e 	bmi.w	801b8a8 <_vfiprintf_r+0xf0>
 801b9ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b9ae:	e77d      	b.n	801b8ac <_vfiprintf_r+0xf4>
 801b9b0:	ab03      	add	r3, sp, #12
 801b9b2:	9300      	str	r3, [sp, #0]
 801b9b4:	4622      	mov	r2, r4
 801b9b6:	4b0a      	ldr	r3, [pc, #40]	; (801b9e0 <_vfiprintf_r+0x228>)
 801b9b8:	a904      	add	r1, sp, #16
 801b9ba:	4630      	mov	r0, r6
 801b9bc:	f7fc fe7a 	bl	80186b4 <_printf_i>
 801b9c0:	e7ec      	b.n	801b99c <_vfiprintf_r+0x1e4>
 801b9c2:	bf00      	nop
 801b9c4:	08020c40 	.word	0x08020c40
 801b9c8:	08020d7c 	.word	0x08020d7c
 801b9cc:	08020c60 	.word	0x08020c60
 801b9d0:	08020c20 	.word	0x08020c20
 801b9d4:	08020d82 	.word	0x08020d82
 801b9d8:	08020d86 	.word	0x08020d86
 801b9dc:	08018149 	.word	0x08018149
 801b9e0:	0801b793 	.word	0x0801b793

0801b9e4 <__sread>:
 801b9e4:	b510      	push	{r4, lr}
 801b9e6:	460c      	mov	r4, r1
 801b9e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b9ec:	f000 fa6c 	bl	801bec8 <_read_r>
 801b9f0:	2800      	cmp	r0, #0
 801b9f2:	bfab      	itete	ge
 801b9f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b9f6:	89a3      	ldrhlt	r3, [r4, #12]
 801b9f8:	181b      	addge	r3, r3, r0
 801b9fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b9fe:	bfac      	ite	ge
 801ba00:	6563      	strge	r3, [r4, #84]	; 0x54
 801ba02:	81a3      	strhlt	r3, [r4, #12]
 801ba04:	bd10      	pop	{r4, pc}

0801ba06 <__swrite>:
 801ba06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ba0a:	461f      	mov	r7, r3
 801ba0c:	898b      	ldrh	r3, [r1, #12]
 801ba0e:	05db      	lsls	r3, r3, #23
 801ba10:	4605      	mov	r5, r0
 801ba12:	460c      	mov	r4, r1
 801ba14:	4616      	mov	r6, r2
 801ba16:	d505      	bpl.n	801ba24 <__swrite+0x1e>
 801ba18:	2302      	movs	r3, #2
 801ba1a:	2200      	movs	r2, #0
 801ba1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ba20:	f000 f9b6 	bl	801bd90 <_lseek_r>
 801ba24:	89a3      	ldrh	r3, [r4, #12]
 801ba26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ba2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801ba2e:	81a3      	strh	r3, [r4, #12]
 801ba30:	4632      	mov	r2, r6
 801ba32:	463b      	mov	r3, r7
 801ba34:	4628      	mov	r0, r5
 801ba36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ba3a:	f000 b869 	b.w	801bb10 <_write_r>

0801ba3e <__sseek>:
 801ba3e:	b510      	push	{r4, lr}
 801ba40:	460c      	mov	r4, r1
 801ba42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ba46:	f000 f9a3 	bl	801bd90 <_lseek_r>
 801ba4a:	1c43      	adds	r3, r0, #1
 801ba4c:	89a3      	ldrh	r3, [r4, #12]
 801ba4e:	bf15      	itete	ne
 801ba50:	6560      	strne	r0, [r4, #84]	; 0x54
 801ba52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801ba56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801ba5a:	81a3      	strheq	r3, [r4, #12]
 801ba5c:	bf18      	it	ne
 801ba5e:	81a3      	strhne	r3, [r4, #12]
 801ba60:	bd10      	pop	{r4, pc}

0801ba62 <__sclose>:
 801ba62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ba66:	f000 b8d3 	b.w	801bc10 <_close_r>
	...

0801ba6c <__swbuf_r>:
 801ba6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ba6e:	460e      	mov	r6, r1
 801ba70:	4614      	mov	r4, r2
 801ba72:	4605      	mov	r5, r0
 801ba74:	b118      	cbz	r0, 801ba7e <__swbuf_r+0x12>
 801ba76:	6983      	ldr	r3, [r0, #24]
 801ba78:	b90b      	cbnz	r3, 801ba7e <__swbuf_r+0x12>
 801ba7a:	f7fe fd51 	bl	801a520 <__sinit>
 801ba7e:	4b21      	ldr	r3, [pc, #132]	; (801bb04 <__swbuf_r+0x98>)
 801ba80:	429c      	cmp	r4, r3
 801ba82:	d12a      	bne.n	801bada <__swbuf_r+0x6e>
 801ba84:	686c      	ldr	r4, [r5, #4]
 801ba86:	69a3      	ldr	r3, [r4, #24]
 801ba88:	60a3      	str	r3, [r4, #8]
 801ba8a:	89a3      	ldrh	r3, [r4, #12]
 801ba8c:	071a      	lsls	r2, r3, #28
 801ba8e:	d52e      	bpl.n	801baee <__swbuf_r+0x82>
 801ba90:	6923      	ldr	r3, [r4, #16]
 801ba92:	b363      	cbz	r3, 801baee <__swbuf_r+0x82>
 801ba94:	6923      	ldr	r3, [r4, #16]
 801ba96:	6820      	ldr	r0, [r4, #0]
 801ba98:	1ac0      	subs	r0, r0, r3
 801ba9a:	6963      	ldr	r3, [r4, #20]
 801ba9c:	b2f6      	uxtb	r6, r6
 801ba9e:	4283      	cmp	r3, r0
 801baa0:	4637      	mov	r7, r6
 801baa2:	dc04      	bgt.n	801baae <__swbuf_r+0x42>
 801baa4:	4621      	mov	r1, r4
 801baa6:	4628      	mov	r0, r5
 801baa8:	f000 f948 	bl	801bd3c <_fflush_r>
 801baac:	bb28      	cbnz	r0, 801bafa <__swbuf_r+0x8e>
 801baae:	68a3      	ldr	r3, [r4, #8]
 801bab0:	3b01      	subs	r3, #1
 801bab2:	60a3      	str	r3, [r4, #8]
 801bab4:	6823      	ldr	r3, [r4, #0]
 801bab6:	1c5a      	adds	r2, r3, #1
 801bab8:	6022      	str	r2, [r4, #0]
 801baba:	701e      	strb	r6, [r3, #0]
 801babc:	6963      	ldr	r3, [r4, #20]
 801babe:	3001      	adds	r0, #1
 801bac0:	4283      	cmp	r3, r0
 801bac2:	d004      	beq.n	801bace <__swbuf_r+0x62>
 801bac4:	89a3      	ldrh	r3, [r4, #12]
 801bac6:	07db      	lsls	r3, r3, #31
 801bac8:	d519      	bpl.n	801bafe <__swbuf_r+0x92>
 801baca:	2e0a      	cmp	r6, #10
 801bacc:	d117      	bne.n	801bafe <__swbuf_r+0x92>
 801bace:	4621      	mov	r1, r4
 801bad0:	4628      	mov	r0, r5
 801bad2:	f000 f933 	bl	801bd3c <_fflush_r>
 801bad6:	b190      	cbz	r0, 801bafe <__swbuf_r+0x92>
 801bad8:	e00f      	b.n	801bafa <__swbuf_r+0x8e>
 801bada:	4b0b      	ldr	r3, [pc, #44]	; (801bb08 <__swbuf_r+0x9c>)
 801badc:	429c      	cmp	r4, r3
 801bade:	d101      	bne.n	801bae4 <__swbuf_r+0x78>
 801bae0:	68ac      	ldr	r4, [r5, #8]
 801bae2:	e7d0      	b.n	801ba86 <__swbuf_r+0x1a>
 801bae4:	4b09      	ldr	r3, [pc, #36]	; (801bb0c <__swbuf_r+0xa0>)
 801bae6:	429c      	cmp	r4, r3
 801bae8:	bf08      	it	eq
 801baea:	68ec      	ldreq	r4, [r5, #12]
 801baec:	e7cb      	b.n	801ba86 <__swbuf_r+0x1a>
 801baee:	4621      	mov	r1, r4
 801baf0:	4628      	mov	r0, r5
 801baf2:	f000 f81f 	bl	801bb34 <__swsetup_r>
 801baf6:	2800      	cmp	r0, #0
 801baf8:	d0cc      	beq.n	801ba94 <__swbuf_r+0x28>
 801bafa:	f04f 37ff 	mov.w	r7, #4294967295
 801bafe:	4638      	mov	r0, r7
 801bb00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bb02:	bf00      	nop
 801bb04:	08020c40 	.word	0x08020c40
 801bb08:	08020c60 	.word	0x08020c60
 801bb0c:	08020c20 	.word	0x08020c20

0801bb10 <_write_r>:
 801bb10:	b538      	push	{r3, r4, r5, lr}
 801bb12:	4c07      	ldr	r4, [pc, #28]	; (801bb30 <_write_r+0x20>)
 801bb14:	4605      	mov	r5, r0
 801bb16:	4608      	mov	r0, r1
 801bb18:	4611      	mov	r1, r2
 801bb1a:	2200      	movs	r2, #0
 801bb1c:	6022      	str	r2, [r4, #0]
 801bb1e:	461a      	mov	r2, r3
 801bb20:	f7e9 fca7 	bl	8005472 <_write>
 801bb24:	1c43      	adds	r3, r0, #1
 801bb26:	d102      	bne.n	801bb2e <_write_r+0x1e>
 801bb28:	6823      	ldr	r3, [r4, #0]
 801bb2a:	b103      	cbz	r3, 801bb2e <_write_r+0x1e>
 801bb2c:	602b      	str	r3, [r5, #0]
 801bb2e:	bd38      	pop	{r3, r4, r5, pc}
 801bb30:	2000718c 	.word	0x2000718c

0801bb34 <__swsetup_r>:
 801bb34:	4b32      	ldr	r3, [pc, #200]	; (801bc00 <__swsetup_r+0xcc>)
 801bb36:	b570      	push	{r4, r5, r6, lr}
 801bb38:	681d      	ldr	r5, [r3, #0]
 801bb3a:	4606      	mov	r6, r0
 801bb3c:	460c      	mov	r4, r1
 801bb3e:	b125      	cbz	r5, 801bb4a <__swsetup_r+0x16>
 801bb40:	69ab      	ldr	r3, [r5, #24]
 801bb42:	b913      	cbnz	r3, 801bb4a <__swsetup_r+0x16>
 801bb44:	4628      	mov	r0, r5
 801bb46:	f7fe fceb 	bl	801a520 <__sinit>
 801bb4a:	4b2e      	ldr	r3, [pc, #184]	; (801bc04 <__swsetup_r+0xd0>)
 801bb4c:	429c      	cmp	r4, r3
 801bb4e:	d10f      	bne.n	801bb70 <__swsetup_r+0x3c>
 801bb50:	686c      	ldr	r4, [r5, #4]
 801bb52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bb56:	b29a      	uxth	r2, r3
 801bb58:	0715      	lsls	r5, r2, #28
 801bb5a:	d42c      	bmi.n	801bbb6 <__swsetup_r+0x82>
 801bb5c:	06d0      	lsls	r0, r2, #27
 801bb5e:	d411      	bmi.n	801bb84 <__swsetup_r+0x50>
 801bb60:	2209      	movs	r2, #9
 801bb62:	6032      	str	r2, [r6, #0]
 801bb64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bb68:	81a3      	strh	r3, [r4, #12]
 801bb6a:	f04f 30ff 	mov.w	r0, #4294967295
 801bb6e:	e03e      	b.n	801bbee <__swsetup_r+0xba>
 801bb70:	4b25      	ldr	r3, [pc, #148]	; (801bc08 <__swsetup_r+0xd4>)
 801bb72:	429c      	cmp	r4, r3
 801bb74:	d101      	bne.n	801bb7a <__swsetup_r+0x46>
 801bb76:	68ac      	ldr	r4, [r5, #8]
 801bb78:	e7eb      	b.n	801bb52 <__swsetup_r+0x1e>
 801bb7a:	4b24      	ldr	r3, [pc, #144]	; (801bc0c <__swsetup_r+0xd8>)
 801bb7c:	429c      	cmp	r4, r3
 801bb7e:	bf08      	it	eq
 801bb80:	68ec      	ldreq	r4, [r5, #12]
 801bb82:	e7e6      	b.n	801bb52 <__swsetup_r+0x1e>
 801bb84:	0751      	lsls	r1, r2, #29
 801bb86:	d512      	bpl.n	801bbae <__swsetup_r+0x7a>
 801bb88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bb8a:	b141      	cbz	r1, 801bb9e <__swsetup_r+0x6a>
 801bb8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bb90:	4299      	cmp	r1, r3
 801bb92:	d002      	beq.n	801bb9a <__swsetup_r+0x66>
 801bb94:	4630      	mov	r0, r6
 801bb96:	f7fc f99b 	bl	8017ed0 <_free_r>
 801bb9a:	2300      	movs	r3, #0
 801bb9c:	6363      	str	r3, [r4, #52]	; 0x34
 801bb9e:	89a3      	ldrh	r3, [r4, #12]
 801bba0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801bba4:	81a3      	strh	r3, [r4, #12]
 801bba6:	2300      	movs	r3, #0
 801bba8:	6063      	str	r3, [r4, #4]
 801bbaa:	6923      	ldr	r3, [r4, #16]
 801bbac:	6023      	str	r3, [r4, #0]
 801bbae:	89a3      	ldrh	r3, [r4, #12]
 801bbb0:	f043 0308 	orr.w	r3, r3, #8
 801bbb4:	81a3      	strh	r3, [r4, #12]
 801bbb6:	6923      	ldr	r3, [r4, #16]
 801bbb8:	b94b      	cbnz	r3, 801bbce <__swsetup_r+0x9a>
 801bbba:	89a3      	ldrh	r3, [r4, #12]
 801bbbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801bbc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801bbc4:	d003      	beq.n	801bbce <__swsetup_r+0x9a>
 801bbc6:	4621      	mov	r1, r4
 801bbc8:	4630      	mov	r0, r6
 801bbca:	f000 f917 	bl	801bdfc <__smakebuf_r>
 801bbce:	89a2      	ldrh	r2, [r4, #12]
 801bbd0:	f012 0301 	ands.w	r3, r2, #1
 801bbd4:	d00c      	beq.n	801bbf0 <__swsetup_r+0xbc>
 801bbd6:	2300      	movs	r3, #0
 801bbd8:	60a3      	str	r3, [r4, #8]
 801bbda:	6963      	ldr	r3, [r4, #20]
 801bbdc:	425b      	negs	r3, r3
 801bbde:	61a3      	str	r3, [r4, #24]
 801bbe0:	6923      	ldr	r3, [r4, #16]
 801bbe2:	b953      	cbnz	r3, 801bbfa <__swsetup_r+0xc6>
 801bbe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bbe8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801bbec:	d1ba      	bne.n	801bb64 <__swsetup_r+0x30>
 801bbee:	bd70      	pop	{r4, r5, r6, pc}
 801bbf0:	0792      	lsls	r2, r2, #30
 801bbf2:	bf58      	it	pl
 801bbf4:	6963      	ldrpl	r3, [r4, #20]
 801bbf6:	60a3      	str	r3, [r4, #8]
 801bbf8:	e7f2      	b.n	801bbe0 <__swsetup_r+0xac>
 801bbfa:	2000      	movs	r0, #0
 801bbfc:	e7f7      	b.n	801bbee <__swsetup_r+0xba>
 801bbfe:	bf00      	nop
 801bc00:	20000074 	.word	0x20000074
 801bc04:	08020c40 	.word	0x08020c40
 801bc08:	08020c60 	.word	0x08020c60
 801bc0c:	08020c20 	.word	0x08020c20

0801bc10 <_close_r>:
 801bc10:	b538      	push	{r3, r4, r5, lr}
 801bc12:	4c06      	ldr	r4, [pc, #24]	; (801bc2c <_close_r+0x1c>)
 801bc14:	2300      	movs	r3, #0
 801bc16:	4605      	mov	r5, r0
 801bc18:	4608      	mov	r0, r1
 801bc1a:	6023      	str	r3, [r4, #0]
 801bc1c:	f7e9 fc45 	bl	80054aa <_close>
 801bc20:	1c43      	adds	r3, r0, #1
 801bc22:	d102      	bne.n	801bc2a <_close_r+0x1a>
 801bc24:	6823      	ldr	r3, [r4, #0]
 801bc26:	b103      	cbz	r3, 801bc2a <_close_r+0x1a>
 801bc28:	602b      	str	r3, [r5, #0]
 801bc2a:	bd38      	pop	{r3, r4, r5, pc}
 801bc2c:	2000718c 	.word	0x2000718c

0801bc30 <__sflush_r>:
 801bc30:	898a      	ldrh	r2, [r1, #12]
 801bc32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bc36:	4605      	mov	r5, r0
 801bc38:	0710      	lsls	r0, r2, #28
 801bc3a:	460c      	mov	r4, r1
 801bc3c:	d458      	bmi.n	801bcf0 <__sflush_r+0xc0>
 801bc3e:	684b      	ldr	r3, [r1, #4]
 801bc40:	2b00      	cmp	r3, #0
 801bc42:	dc05      	bgt.n	801bc50 <__sflush_r+0x20>
 801bc44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801bc46:	2b00      	cmp	r3, #0
 801bc48:	dc02      	bgt.n	801bc50 <__sflush_r+0x20>
 801bc4a:	2000      	movs	r0, #0
 801bc4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bc50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bc52:	2e00      	cmp	r6, #0
 801bc54:	d0f9      	beq.n	801bc4a <__sflush_r+0x1a>
 801bc56:	2300      	movs	r3, #0
 801bc58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801bc5c:	682f      	ldr	r7, [r5, #0]
 801bc5e:	6a21      	ldr	r1, [r4, #32]
 801bc60:	602b      	str	r3, [r5, #0]
 801bc62:	d032      	beq.n	801bcca <__sflush_r+0x9a>
 801bc64:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801bc66:	89a3      	ldrh	r3, [r4, #12]
 801bc68:	075a      	lsls	r2, r3, #29
 801bc6a:	d505      	bpl.n	801bc78 <__sflush_r+0x48>
 801bc6c:	6863      	ldr	r3, [r4, #4]
 801bc6e:	1ac0      	subs	r0, r0, r3
 801bc70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801bc72:	b10b      	cbz	r3, 801bc78 <__sflush_r+0x48>
 801bc74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801bc76:	1ac0      	subs	r0, r0, r3
 801bc78:	2300      	movs	r3, #0
 801bc7a:	4602      	mov	r2, r0
 801bc7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bc7e:	6a21      	ldr	r1, [r4, #32]
 801bc80:	4628      	mov	r0, r5
 801bc82:	47b0      	blx	r6
 801bc84:	1c43      	adds	r3, r0, #1
 801bc86:	89a3      	ldrh	r3, [r4, #12]
 801bc88:	d106      	bne.n	801bc98 <__sflush_r+0x68>
 801bc8a:	6829      	ldr	r1, [r5, #0]
 801bc8c:	291d      	cmp	r1, #29
 801bc8e:	d848      	bhi.n	801bd22 <__sflush_r+0xf2>
 801bc90:	4a29      	ldr	r2, [pc, #164]	; (801bd38 <__sflush_r+0x108>)
 801bc92:	40ca      	lsrs	r2, r1
 801bc94:	07d6      	lsls	r6, r2, #31
 801bc96:	d544      	bpl.n	801bd22 <__sflush_r+0xf2>
 801bc98:	2200      	movs	r2, #0
 801bc9a:	6062      	str	r2, [r4, #4]
 801bc9c:	04d9      	lsls	r1, r3, #19
 801bc9e:	6922      	ldr	r2, [r4, #16]
 801bca0:	6022      	str	r2, [r4, #0]
 801bca2:	d504      	bpl.n	801bcae <__sflush_r+0x7e>
 801bca4:	1c42      	adds	r2, r0, #1
 801bca6:	d101      	bne.n	801bcac <__sflush_r+0x7c>
 801bca8:	682b      	ldr	r3, [r5, #0]
 801bcaa:	b903      	cbnz	r3, 801bcae <__sflush_r+0x7e>
 801bcac:	6560      	str	r0, [r4, #84]	; 0x54
 801bcae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bcb0:	602f      	str	r7, [r5, #0]
 801bcb2:	2900      	cmp	r1, #0
 801bcb4:	d0c9      	beq.n	801bc4a <__sflush_r+0x1a>
 801bcb6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bcba:	4299      	cmp	r1, r3
 801bcbc:	d002      	beq.n	801bcc4 <__sflush_r+0x94>
 801bcbe:	4628      	mov	r0, r5
 801bcc0:	f7fc f906 	bl	8017ed0 <_free_r>
 801bcc4:	2000      	movs	r0, #0
 801bcc6:	6360      	str	r0, [r4, #52]	; 0x34
 801bcc8:	e7c0      	b.n	801bc4c <__sflush_r+0x1c>
 801bcca:	2301      	movs	r3, #1
 801bccc:	4628      	mov	r0, r5
 801bcce:	47b0      	blx	r6
 801bcd0:	1c41      	adds	r1, r0, #1
 801bcd2:	d1c8      	bne.n	801bc66 <__sflush_r+0x36>
 801bcd4:	682b      	ldr	r3, [r5, #0]
 801bcd6:	2b00      	cmp	r3, #0
 801bcd8:	d0c5      	beq.n	801bc66 <__sflush_r+0x36>
 801bcda:	2b1d      	cmp	r3, #29
 801bcdc:	d001      	beq.n	801bce2 <__sflush_r+0xb2>
 801bcde:	2b16      	cmp	r3, #22
 801bce0:	d101      	bne.n	801bce6 <__sflush_r+0xb6>
 801bce2:	602f      	str	r7, [r5, #0]
 801bce4:	e7b1      	b.n	801bc4a <__sflush_r+0x1a>
 801bce6:	89a3      	ldrh	r3, [r4, #12]
 801bce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bcec:	81a3      	strh	r3, [r4, #12]
 801bcee:	e7ad      	b.n	801bc4c <__sflush_r+0x1c>
 801bcf0:	690f      	ldr	r7, [r1, #16]
 801bcf2:	2f00      	cmp	r7, #0
 801bcf4:	d0a9      	beq.n	801bc4a <__sflush_r+0x1a>
 801bcf6:	0793      	lsls	r3, r2, #30
 801bcf8:	680e      	ldr	r6, [r1, #0]
 801bcfa:	bf08      	it	eq
 801bcfc:	694b      	ldreq	r3, [r1, #20]
 801bcfe:	600f      	str	r7, [r1, #0]
 801bd00:	bf18      	it	ne
 801bd02:	2300      	movne	r3, #0
 801bd04:	eba6 0807 	sub.w	r8, r6, r7
 801bd08:	608b      	str	r3, [r1, #8]
 801bd0a:	f1b8 0f00 	cmp.w	r8, #0
 801bd0e:	dd9c      	ble.n	801bc4a <__sflush_r+0x1a>
 801bd10:	4643      	mov	r3, r8
 801bd12:	463a      	mov	r2, r7
 801bd14:	6a21      	ldr	r1, [r4, #32]
 801bd16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801bd18:	4628      	mov	r0, r5
 801bd1a:	47b0      	blx	r6
 801bd1c:	2800      	cmp	r0, #0
 801bd1e:	dc06      	bgt.n	801bd2e <__sflush_r+0xfe>
 801bd20:	89a3      	ldrh	r3, [r4, #12]
 801bd22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bd26:	81a3      	strh	r3, [r4, #12]
 801bd28:	f04f 30ff 	mov.w	r0, #4294967295
 801bd2c:	e78e      	b.n	801bc4c <__sflush_r+0x1c>
 801bd2e:	4407      	add	r7, r0
 801bd30:	eba8 0800 	sub.w	r8, r8, r0
 801bd34:	e7e9      	b.n	801bd0a <__sflush_r+0xda>
 801bd36:	bf00      	nop
 801bd38:	20400001 	.word	0x20400001

0801bd3c <_fflush_r>:
 801bd3c:	b538      	push	{r3, r4, r5, lr}
 801bd3e:	690b      	ldr	r3, [r1, #16]
 801bd40:	4605      	mov	r5, r0
 801bd42:	460c      	mov	r4, r1
 801bd44:	b1db      	cbz	r3, 801bd7e <_fflush_r+0x42>
 801bd46:	b118      	cbz	r0, 801bd50 <_fflush_r+0x14>
 801bd48:	6983      	ldr	r3, [r0, #24]
 801bd4a:	b90b      	cbnz	r3, 801bd50 <_fflush_r+0x14>
 801bd4c:	f7fe fbe8 	bl	801a520 <__sinit>
 801bd50:	4b0c      	ldr	r3, [pc, #48]	; (801bd84 <_fflush_r+0x48>)
 801bd52:	429c      	cmp	r4, r3
 801bd54:	d109      	bne.n	801bd6a <_fflush_r+0x2e>
 801bd56:	686c      	ldr	r4, [r5, #4]
 801bd58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bd5c:	b17b      	cbz	r3, 801bd7e <_fflush_r+0x42>
 801bd5e:	4621      	mov	r1, r4
 801bd60:	4628      	mov	r0, r5
 801bd62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bd66:	f7ff bf63 	b.w	801bc30 <__sflush_r>
 801bd6a:	4b07      	ldr	r3, [pc, #28]	; (801bd88 <_fflush_r+0x4c>)
 801bd6c:	429c      	cmp	r4, r3
 801bd6e:	d101      	bne.n	801bd74 <_fflush_r+0x38>
 801bd70:	68ac      	ldr	r4, [r5, #8]
 801bd72:	e7f1      	b.n	801bd58 <_fflush_r+0x1c>
 801bd74:	4b05      	ldr	r3, [pc, #20]	; (801bd8c <_fflush_r+0x50>)
 801bd76:	429c      	cmp	r4, r3
 801bd78:	bf08      	it	eq
 801bd7a:	68ec      	ldreq	r4, [r5, #12]
 801bd7c:	e7ec      	b.n	801bd58 <_fflush_r+0x1c>
 801bd7e:	2000      	movs	r0, #0
 801bd80:	bd38      	pop	{r3, r4, r5, pc}
 801bd82:	bf00      	nop
 801bd84:	08020c40 	.word	0x08020c40
 801bd88:	08020c60 	.word	0x08020c60
 801bd8c:	08020c20 	.word	0x08020c20

0801bd90 <_lseek_r>:
 801bd90:	b538      	push	{r3, r4, r5, lr}
 801bd92:	4c07      	ldr	r4, [pc, #28]	; (801bdb0 <_lseek_r+0x20>)
 801bd94:	4605      	mov	r5, r0
 801bd96:	4608      	mov	r0, r1
 801bd98:	4611      	mov	r1, r2
 801bd9a:	2200      	movs	r2, #0
 801bd9c:	6022      	str	r2, [r4, #0]
 801bd9e:	461a      	mov	r2, r3
 801bda0:	f7e9 fbaa 	bl	80054f8 <_lseek>
 801bda4:	1c43      	adds	r3, r0, #1
 801bda6:	d102      	bne.n	801bdae <_lseek_r+0x1e>
 801bda8:	6823      	ldr	r3, [r4, #0]
 801bdaa:	b103      	cbz	r3, 801bdae <_lseek_r+0x1e>
 801bdac:	602b      	str	r3, [r5, #0]
 801bdae:	bd38      	pop	{r3, r4, r5, pc}
 801bdb0:	2000718c 	.word	0x2000718c

0801bdb4 <__swhatbuf_r>:
 801bdb4:	b570      	push	{r4, r5, r6, lr}
 801bdb6:	460e      	mov	r6, r1
 801bdb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bdbc:	2900      	cmp	r1, #0
 801bdbe:	b096      	sub	sp, #88	; 0x58
 801bdc0:	4614      	mov	r4, r2
 801bdc2:	461d      	mov	r5, r3
 801bdc4:	da07      	bge.n	801bdd6 <__swhatbuf_r+0x22>
 801bdc6:	2300      	movs	r3, #0
 801bdc8:	602b      	str	r3, [r5, #0]
 801bdca:	89b3      	ldrh	r3, [r6, #12]
 801bdcc:	061a      	lsls	r2, r3, #24
 801bdce:	d410      	bmi.n	801bdf2 <__swhatbuf_r+0x3e>
 801bdd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bdd4:	e00e      	b.n	801bdf4 <__swhatbuf_r+0x40>
 801bdd6:	466a      	mov	r2, sp
 801bdd8:	f000 f888 	bl	801beec <_fstat_r>
 801bddc:	2800      	cmp	r0, #0
 801bdde:	dbf2      	blt.n	801bdc6 <__swhatbuf_r+0x12>
 801bde0:	9a01      	ldr	r2, [sp, #4]
 801bde2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801bde6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801bdea:	425a      	negs	r2, r3
 801bdec:	415a      	adcs	r2, r3
 801bdee:	602a      	str	r2, [r5, #0]
 801bdf0:	e7ee      	b.n	801bdd0 <__swhatbuf_r+0x1c>
 801bdf2:	2340      	movs	r3, #64	; 0x40
 801bdf4:	2000      	movs	r0, #0
 801bdf6:	6023      	str	r3, [r4, #0]
 801bdf8:	b016      	add	sp, #88	; 0x58
 801bdfa:	bd70      	pop	{r4, r5, r6, pc}

0801bdfc <__smakebuf_r>:
 801bdfc:	898b      	ldrh	r3, [r1, #12]
 801bdfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801be00:	079d      	lsls	r5, r3, #30
 801be02:	4606      	mov	r6, r0
 801be04:	460c      	mov	r4, r1
 801be06:	d507      	bpl.n	801be18 <__smakebuf_r+0x1c>
 801be08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801be0c:	6023      	str	r3, [r4, #0]
 801be0e:	6123      	str	r3, [r4, #16]
 801be10:	2301      	movs	r3, #1
 801be12:	6163      	str	r3, [r4, #20]
 801be14:	b002      	add	sp, #8
 801be16:	bd70      	pop	{r4, r5, r6, pc}
 801be18:	ab01      	add	r3, sp, #4
 801be1a:	466a      	mov	r2, sp
 801be1c:	f7ff ffca 	bl	801bdb4 <__swhatbuf_r>
 801be20:	9900      	ldr	r1, [sp, #0]
 801be22:	4605      	mov	r5, r0
 801be24:	4630      	mov	r0, r6
 801be26:	f7fc f8a1 	bl	8017f6c <_malloc_r>
 801be2a:	b948      	cbnz	r0, 801be40 <__smakebuf_r+0x44>
 801be2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be30:	059a      	lsls	r2, r3, #22
 801be32:	d4ef      	bmi.n	801be14 <__smakebuf_r+0x18>
 801be34:	f023 0303 	bic.w	r3, r3, #3
 801be38:	f043 0302 	orr.w	r3, r3, #2
 801be3c:	81a3      	strh	r3, [r4, #12]
 801be3e:	e7e3      	b.n	801be08 <__smakebuf_r+0xc>
 801be40:	4b0d      	ldr	r3, [pc, #52]	; (801be78 <__smakebuf_r+0x7c>)
 801be42:	62b3      	str	r3, [r6, #40]	; 0x28
 801be44:	89a3      	ldrh	r3, [r4, #12]
 801be46:	6020      	str	r0, [r4, #0]
 801be48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801be4c:	81a3      	strh	r3, [r4, #12]
 801be4e:	9b00      	ldr	r3, [sp, #0]
 801be50:	6163      	str	r3, [r4, #20]
 801be52:	9b01      	ldr	r3, [sp, #4]
 801be54:	6120      	str	r0, [r4, #16]
 801be56:	b15b      	cbz	r3, 801be70 <__smakebuf_r+0x74>
 801be58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801be5c:	4630      	mov	r0, r6
 801be5e:	f000 f857 	bl	801bf10 <_isatty_r>
 801be62:	b128      	cbz	r0, 801be70 <__smakebuf_r+0x74>
 801be64:	89a3      	ldrh	r3, [r4, #12]
 801be66:	f023 0303 	bic.w	r3, r3, #3
 801be6a:	f043 0301 	orr.w	r3, r3, #1
 801be6e:	81a3      	strh	r3, [r4, #12]
 801be70:	89a3      	ldrh	r3, [r4, #12]
 801be72:	431d      	orrs	r5, r3
 801be74:	81a5      	strh	r5, [r4, #12]
 801be76:	e7cd      	b.n	801be14 <__smakebuf_r+0x18>
 801be78:	0801a4e9 	.word	0x0801a4e9

0801be7c <_realloc_r>:
 801be7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801be7e:	4607      	mov	r7, r0
 801be80:	4614      	mov	r4, r2
 801be82:	460e      	mov	r6, r1
 801be84:	b921      	cbnz	r1, 801be90 <_realloc_r+0x14>
 801be86:	4611      	mov	r1, r2
 801be88:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801be8c:	f7fc b86e 	b.w	8017f6c <_malloc_r>
 801be90:	b922      	cbnz	r2, 801be9c <_realloc_r+0x20>
 801be92:	f7fc f81d 	bl	8017ed0 <_free_r>
 801be96:	4625      	mov	r5, r4
 801be98:	4628      	mov	r0, r5
 801be9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801be9c:	f000 f848 	bl	801bf30 <_malloc_usable_size_r>
 801bea0:	42a0      	cmp	r0, r4
 801bea2:	d20f      	bcs.n	801bec4 <_realloc_r+0x48>
 801bea4:	4621      	mov	r1, r4
 801bea6:	4638      	mov	r0, r7
 801bea8:	f7fc f860 	bl	8017f6c <_malloc_r>
 801beac:	4605      	mov	r5, r0
 801beae:	2800      	cmp	r0, #0
 801beb0:	d0f2      	beq.n	801be98 <_realloc_r+0x1c>
 801beb2:	4631      	mov	r1, r6
 801beb4:	4622      	mov	r2, r4
 801beb6:	f7fb ffde 	bl	8017e76 <memcpy>
 801beba:	4631      	mov	r1, r6
 801bebc:	4638      	mov	r0, r7
 801bebe:	f7fc f807 	bl	8017ed0 <_free_r>
 801bec2:	e7e9      	b.n	801be98 <_realloc_r+0x1c>
 801bec4:	4635      	mov	r5, r6
 801bec6:	e7e7      	b.n	801be98 <_realloc_r+0x1c>

0801bec8 <_read_r>:
 801bec8:	b538      	push	{r3, r4, r5, lr}
 801beca:	4c07      	ldr	r4, [pc, #28]	; (801bee8 <_read_r+0x20>)
 801becc:	4605      	mov	r5, r0
 801bece:	4608      	mov	r0, r1
 801bed0:	4611      	mov	r1, r2
 801bed2:	2200      	movs	r2, #0
 801bed4:	6022      	str	r2, [r4, #0]
 801bed6:	461a      	mov	r2, r3
 801bed8:	f7e9 faae 	bl	8005438 <_read>
 801bedc:	1c43      	adds	r3, r0, #1
 801bede:	d102      	bne.n	801bee6 <_read_r+0x1e>
 801bee0:	6823      	ldr	r3, [r4, #0]
 801bee2:	b103      	cbz	r3, 801bee6 <_read_r+0x1e>
 801bee4:	602b      	str	r3, [r5, #0]
 801bee6:	bd38      	pop	{r3, r4, r5, pc}
 801bee8:	2000718c 	.word	0x2000718c

0801beec <_fstat_r>:
 801beec:	b538      	push	{r3, r4, r5, lr}
 801beee:	4c07      	ldr	r4, [pc, #28]	; (801bf0c <_fstat_r+0x20>)
 801bef0:	2300      	movs	r3, #0
 801bef2:	4605      	mov	r5, r0
 801bef4:	4608      	mov	r0, r1
 801bef6:	4611      	mov	r1, r2
 801bef8:	6023      	str	r3, [r4, #0]
 801befa:	f7e9 fae2 	bl	80054c2 <_fstat>
 801befe:	1c43      	adds	r3, r0, #1
 801bf00:	d102      	bne.n	801bf08 <_fstat_r+0x1c>
 801bf02:	6823      	ldr	r3, [r4, #0]
 801bf04:	b103      	cbz	r3, 801bf08 <_fstat_r+0x1c>
 801bf06:	602b      	str	r3, [r5, #0]
 801bf08:	bd38      	pop	{r3, r4, r5, pc}
 801bf0a:	bf00      	nop
 801bf0c:	2000718c 	.word	0x2000718c

0801bf10 <_isatty_r>:
 801bf10:	b538      	push	{r3, r4, r5, lr}
 801bf12:	4c06      	ldr	r4, [pc, #24]	; (801bf2c <_isatty_r+0x1c>)
 801bf14:	2300      	movs	r3, #0
 801bf16:	4605      	mov	r5, r0
 801bf18:	4608      	mov	r0, r1
 801bf1a:	6023      	str	r3, [r4, #0]
 801bf1c:	f7e9 fae1 	bl	80054e2 <_isatty>
 801bf20:	1c43      	adds	r3, r0, #1
 801bf22:	d102      	bne.n	801bf2a <_isatty_r+0x1a>
 801bf24:	6823      	ldr	r3, [r4, #0]
 801bf26:	b103      	cbz	r3, 801bf2a <_isatty_r+0x1a>
 801bf28:	602b      	str	r3, [r5, #0]
 801bf2a:	bd38      	pop	{r3, r4, r5, pc}
 801bf2c:	2000718c 	.word	0x2000718c

0801bf30 <_malloc_usable_size_r>:
 801bf30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bf34:	1f18      	subs	r0, r3, #4
 801bf36:	2b00      	cmp	r3, #0
 801bf38:	bfbc      	itt	lt
 801bf3a:	580b      	ldrlt	r3, [r1, r0]
 801bf3c:	18c0      	addlt	r0, r0, r3
 801bf3e:	4770      	bx	lr

0801bf40 <pow>:
 801bf40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf44:	ed2d 8b04 	vpush	{d8-d9}
 801bf48:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 801c21c <pow+0x2dc>
 801bf4c:	b08d      	sub	sp, #52	; 0x34
 801bf4e:	ec57 6b10 	vmov	r6, r7, d0
 801bf52:	ec55 4b11 	vmov	r4, r5, d1
 801bf56:	f000 f963 	bl	801c220 <__ieee754_pow>
 801bf5a:	f999 3000 	ldrsb.w	r3, [r9]
 801bf5e:	9300      	str	r3, [sp, #0]
 801bf60:	3301      	adds	r3, #1
 801bf62:	eeb0 8a40 	vmov.f32	s16, s0
 801bf66:	eef0 8a60 	vmov.f32	s17, s1
 801bf6a:	46c8      	mov	r8, r9
 801bf6c:	d05f      	beq.n	801c02e <pow+0xee>
 801bf6e:	4622      	mov	r2, r4
 801bf70:	462b      	mov	r3, r5
 801bf72:	4620      	mov	r0, r4
 801bf74:	4629      	mov	r1, r5
 801bf76:	f7e4 fde9 	bl	8000b4c <__aeabi_dcmpun>
 801bf7a:	4683      	mov	fp, r0
 801bf7c:	2800      	cmp	r0, #0
 801bf7e:	d156      	bne.n	801c02e <pow+0xee>
 801bf80:	4632      	mov	r2, r6
 801bf82:	463b      	mov	r3, r7
 801bf84:	4630      	mov	r0, r6
 801bf86:	4639      	mov	r1, r7
 801bf88:	f7e4 fde0 	bl	8000b4c <__aeabi_dcmpun>
 801bf8c:	9001      	str	r0, [sp, #4]
 801bf8e:	b1e8      	cbz	r0, 801bfcc <pow+0x8c>
 801bf90:	2200      	movs	r2, #0
 801bf92:	2300      	movs	r3, #0
 801bf94:	4620      	mov	r0, r4
 801bf96:	4629      	mov	r1, r5
 801bf98:	f7e4 fda6 	bl	8000ae8 <__aeabi_dcmpeq>
 801bf9c:	2800      	cmp	r0, #0
 801bf9e:	d046      	beq.n	801c02e <pow+0xee>
 801bfa0:	2301      	movs	r3, #1
 801bfa2:	9302      	str	r3, [sp, #8]
 801bfa4:	4b96      	ldr	r3, [pc, #600]	; (801c200 <pow+0x2c0>)
 801bfa6:	9303      	str	r3, [sp, #12]
 801bfa8:	4b96      	ldr	r3, [pc, #600]	; (801c204 <pow+0x2c4>)
 801bfaa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801bfae:	2200      	movs	r2, #0
 801bfb0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801bfb4:	9b00      	ldr	r3, [sp, #0]
 801bfb6:	2b02      	cmp	r3, #2
 801bfb8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801bfbc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801bfc0:	d033      	beq.n	801c02a <pow+0xea>
 801bfc2:	a802      	add	r0, sp, #8
 801bfc4:	f000 fefb 	bl	801cdbe <matherr>
 801bfc8:	bb48      	cbnz	r0, 801c01e <pow+0xde>
 801bfca:	e05d      	b.n	801c088 <pow+0x148>
 801bfcc:	f04f 0a00 	mov.w	sl, #0
 801bfd0:	f04f 0b00 	mov.w	fp, #0
 801bfd4:	4652      	mov	r2, sl
 801bfd6:	465b      	mov	r3, fp
 801bfd8:	4630      	mov	r0, r6
 801bfda:	4639      	mov	r1, r7
 801bfdc:	f7e4 fd84 	bl	8000ae8 <__aeabi_dcmpeq>
 801bfe0:	ec4b ab19 	vmov	d9, sl, fp
 801bfe4:	2800      	cmp	r0, #0
 801bfe6:	d054      	beq.n	801c092 <pow+0x152>
 801bfe8:	4652      	mov	r2, sl
 801bfea:	465b      	mov	r3, fp
 801bfec:	4620      	mov	r0, r4
 801bfee:	4629      	mov	r1, r5
 801bff0:	f7e4 fd7a 	bl	8000ae8 <__aeabi_dcmpeq>
 801bff4:	4680      	mov	r8, r0
 801bff6:	b318      	cbz	r0, 801c040 <pow+0x100>
 801bff8:	2301      	movs	r3, #1
 801bffa:	9302      	str	r3, [sp, #8]
 801bffc:	4b80      	ldr	r3, [pc, #512]	; (801c200 <pow+0x2c0>)
 801bffe:	9303      	str	r3, [sp, #12]
 801c000:	9b01      	ldr	r3, [sp, #4]
 801c002:	930a      	str	r3, [sp, #40]	; 0x28
 801c004:	9b00      	ldr	r3, [sp, #0]
 801c006:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801c00a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801c00e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801c012:	2b00      	cmp	r3, #0
 801c014:	d0d5      	beq.n	801bfc2 <pow+0x82>
 801c016:	4b7b      	ldr	r3, [pc, #492]	; (801c204 <pow+0x2c4>)
 801c018:	2200      	movs	r2, #0
 801c01a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801c01e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c020:	b11b      	cbz	r3, 801c02a <pow+0xea>
 801c022:	f000 ffe3 	bl	801cfec <__errno>
 801c026:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c028:	6003      	str	r3, [r0, #0]
 801c02a:	ed9d 8b08 	vldr	d8, [sp, #32]
 801c02e:	eeb0 0a48 	vmov.f32	s0, s16
 801c032:	eef0 0a68 	vmov.f32	s1, s17
 801c036:	b00d      	add	sp, #52	; 0x34
 801c038:	ecbd 8b04 	vpop	{d8-d9}
 801c03c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c040:	ec45 4b10 	vmov	d0, r4, r5
 801c044:	f000 feb3 	bl	801cdae <finite>
 801c048:	2800      	cmp	r0, #0
 801c04a:	d0f0      	beq.n	801c02e <pow+0xee>
 801c04c:	4652      	mov	r2, sl
 801c04e:	465b      	mov	r3, fp
 801c050:	4620      	mov	r0, r4
 801c052:	4629      	mov	r1, r5
 801c054:	f7e4 fd52 	bl	8000afc <__aeabi_dcmplt>
 801c058:	2800      	cmp	r0, #0
 801c05a:	d0e8      	beq.n	801c02e <pow+0xee>
 801c05c:	2301      	movs	r3, #1
 801c05e:	9302      	str	r3, [sp, #8]
 801c060:	4b67      	ldr	r3, [pc, #412]	; (801c200 <pow+0x2c0>)
 801c062:	9303      	str	r3, [sp, #12]
 801c064:	f999 3000 	ldrsb.w	r3, [r9]
 801c068:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 801c06c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801c070:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801c074:	b913      	cbnz	r3, 801c07c <pow+0x13c>
 801c076:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801c07a:	e7a2      	b.n	801bfc2 <pow+0x82>
 801c07c:	4962      	ldr	r1, [pc, #392]	; (801c208 <pow+0x2c8>)
 801c07e:	2000      	movs	r0, #0
 801c080:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801c084:	2b02      	cmp	r3, #2
 801c086:	d19c      	bne.n	801bfc2 <pow+0x82>
 801c088:	f000 ffb0 	bl	801cfec <__errno>
 801c08c:	2321      	movs	r3, #33	; 0x21
 801c08e:	6003      	str	r3, [r0, #0]
 801c090:	e7c5      	b.n	801c01e <pow+0xde>
 801c092:	eeb0 0a48 	vmov.f32	s0, s16
 801c096:	eef0 0a68 	vmov.f32	s1, s17
 801c09a:	f000 fe88 	bl	801cdae <finite>
 801c09e:	9000      	str	r0, [sp, #0]
 801c0a0:	2800      	cmp	r0, #0
 801c0a2:	f040 8081 	bne.w	801c1a8 <pow+0x268>
 801c0a6:	ec47 6b10 	vmov	d0, r6, r7
 801c0aa:	f000 fe80 	bl	801cdae <finite>
 801c0ae:	2800      	cmp	r0, #0
 801c0b0:	d07a      	beq.n	801c1a8 <pow+0x268>
 801c0b2:	ec45 4b10 	vmov	d0, r4, r5
 801c0b6:	f000 fe7a 	bl	801cdae <finite>
 801c0ba:	2800      	cmp	r0, #0
 801c0bc:	d074      	beq.n	801c1a8 <pow+0x268>
 801c0be:	ec53 2b18 	vmov	r2, r3, d8
 801c0c2:	ee18 0a10 	vmov	r0, s16
 801c0c6:	4619      	mov	r1, r3
 801c0c8:	f7e4 fd40 	bl	8000b4c <__aeabi_dcmpun>
 801c0cc:	f999 9000 	ldrsb.w	r9, [r9]
 801c0d0:	4b4b      	ldr	r3, [pc, #300]	; (801c200 <pow+0x2c0>)
 801c0d2:	b1b0      	cbz	r0, 801c102 <pow+0x1c2>
 801c0d4:	2201      	movs	r2, #1
 801c0d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801c0da:	9b00      	ldr	r3, [sp, #0]
 801c0dc:	930a      	str	r3, [sp, #40]	; 0x28
 801c0de:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801c0e2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801c0e6:	f1b9 0f00 	cmp.w	r9, #0
 801c0ea:	d0c4      	beq.n	801c076 <pow+0x136>
 801c0ec:	4652      	mov	r2, sl
 801c0ee:	465b      	mov	r3, fp
 801c0f0:	4650      	mov	r0, sl
 801c0f2:	4659      	mov	r1, fp
 801c0f4:	f7e4 fbba 	bl	800086c <__aeabi_ddiv>
 801c0f8:	f1b9 0f02 	cmp.w	r9, #2
 801c0fc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801c100:	e7c1      	b.n	801c086 <pow+0x146>
 801c102:	2203      	movs	r2, #3
 801c104:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801c108:	900a      	str	r0, [sp, #40]	; 0x28
 801c10a:	4629      	mov	r1, r5
 801c10c:	4620      	mov	r0, r4
 801c10e:	2200      	movs	r2, #0
 801c110:	4b3e      	ldr	r3, [pc, #248]	; (801c20c <pow+0x2cc>)
 801c112:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801c116:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801c11a:	f7e4 fa7d 	bl	8000618 <__aeabi_dmul>
 801c11e:	4604      	mov	r4, r0
 801c120:	460d      	mov	r5, r1
 801c122:	f1b9 0f00 	cmp.w	r9, #0
 801c126:	d124      	bne.n	801c172 <pow+0x232>
 801c128:	4b39      	ldr	r3, [pc, #228]	; (801c210 <pow+0x2d0>)
 801c12a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801c12e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801c132:	4630      	mov	r0, r6
 801c134:	4652      	mov	r2, sl
 801c136:	465b      	mov	r3, fp
 801c138:	4639      	mov	r1, r7
 801c13a:	f7e4 fcdf 	bl	8000afc <__aeabi_dcmplt>
 801c13e:	2800      	cmp	r0, #0
 801c140:	d056      	beq.n	801c1f0 <pow+0x2b0>
 801c142:	ec45 4b10 	vmov	d0, r4, r5
 801c146:	f000 fe47 	bl	801cdd8 <rint>
 801c14a:	4622      	mov	r2, r4
 801c14c:	462b      	mov	r3, r5
 801c14e:	ec51 0b10 	vmov	r0, r1, d0
 801c152:	f7e4 fcc9 	bl	8000ae8 <__aeabi_dcmpeq>
 801c156:	b920      	cbnz	r0, 801c162 <pow+0x222>
 801c158:	4b2e      	ldr	r3, [pc, #184]	; (801c214 <pow+0x2d4>)
 801c15a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801c15e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801c162:	f998 3000 	ldrsb.w	r3, [r8]
 801c166:	2b02      	cmp	r3, #2
 801c168:	d142      	bne.n	801c1f0 <pow+0x2b0>
 801c16a:	f000 ff3f 	bl	801cfec <__errno>
 801c16e:	2322      	movs	r3, #34	; 0x22
 801c170:	e78d      	b.n	801c08e <pow+0x14e>
 801c172:	4b29      	ldr	r3, [pc, #164]	; (801c218 <pow+0x2d8>)
 801c174:	2200      	movs	r2, #0
 801c176:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801c17a:	4630      	mov	r0, r6
 801c17c:	4652      	mov	r2, sl
 801c17e:	465b      	mov	r3, fp
 801c180:	4639      	mov	r1, r7
 801c182:	f7e4 fcbb 	bl	8000afc <__aeabi_dcmplt>
 801c186:	2800      	cmp	r0, #0
 801c188:	d0eb      	beq.n	801c162 <pow+0x222>
 801c18a:	ec45 4b10 	vmov	d0, r4, r5
 801c18e:	f000 fe23 	bl	801cdd8 <rint>
 801c192:	4622      	mov	r2, r4
 801c194:	462b      	mov	r3, r5
 801c196:	ec51 0b10 	vmov	r0, r1, d0
 801c19a:	f7e4 fca5 	bl	8000ae8 <__aeabi_dcmpeq>
 801c19e:	2800      	cmp	r0, #0
 801c1a0:	d1df      	bne.n	801c162 <pow+0x222>
 801c1a2:	2200      	movs	r2, #0
 801c1a4:	4b18      	ldr	r3, [pc, #96]	; (801c208 <pow+0x2c8>)
 801c1a6:	e7da      	b.n	801c15e <pow+0x21e>
 801c1a8:	2200      	movs	r2, #0
 801c1aa:	2300      	movs	r3, #0
 801c1ac:	ec51 0b18 	vmov	r0, r1, d8
 801c1b0:	f7e4 fc9a 	bl	8000ae8 <__aeabi_dcmpeq>
 801c1b4:	2800      	cmp	r0, #0
 801c1b6:	f43f af3a 	beq.w	801c02e <pow+0xee>
 801c1ba:	ec47 6b10 	vmov	d0, r6, r7
 801c1be:	f000 fdf6 	bl	801cdae <finite>
 801c1c2:	2800      	cmp	r0, #0
 801c1c4:	f43f af33 	beq.w	801c02e <pow+0xee>
 801c1c8:	ec45 4b10 	vmov	d0, r4, r5
 801c1cc:	f000 fdef 	bl	801cdae <finite>
 801c1d0:	2800      	cmp	r0, #0
 801c1d2:	f43f af2c 	beq.w	801c02e <pow+0xee>
 801c1d6:	2304      	movs	r3, #4
 801c1d8:	9302      	str	r3, [sp, #8]
 801c1da:	4b09      	ldr	r3, [pc, #36]	; (801c200 <pow+0x2c0>)
 801c1dc:	9303      	str	r3, [sp, #12]
 801c1de:	2300      	movs	r3, #0
 801c1e0:	930a      	str	r3, [sp, #40]	; 0x28
 801c1e2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801c1e6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801c1ea:	ed8d 9b08 	vstr	d9, [sp, #32]
 801c1ee:	e7b8      	b.n	801c162 <pow+0x222>
 801c1f0:	a802      	add	r0, sp, #8
 801c1f2:	f000 fde4 	bl	801cdbe <matherr>
 801c1f6:	2800      	cmp	r0, #0
 801c1f8:	f47f af11 	bne.w	801c01e <pow+0xde>
 801c1fc:	e7b5      	b.n	801c16a <pow+0x22a>
 801c1fe:	bf00      	nop
 801c200:	08020d8d 	.word	0x08020d8d
 801c204:	3ff00000 	.word	0x3ff00000
 801c208:	fff00000 	.word	0xfff00000
 801c20c:	3fe00000 	.word	0x3fe00000
 801c210:	47efffff 	.word	0x47efffff
 801c214:	c7efffff 	.word	0xc7efffff
 801c218:	7ff00000 	.word	0x7ff00000
 801c21c:	20000244 	.word	0x20000244

0801c220 <__ieee754_pow>:
 801c220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c224:	b091      	sub	sp, #68	; 0x44
 801c226:	ed8d 1b00 	vstr	d1, [sp]
 801c22a:	e9dd 2900 	ldrd	r2, r9, [sp]
 801c22e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801c232:	ea58 0302 	orrs.w	r3, r8, r2
 801c236:	ec57 6b10 	vmov	r6, r7, d0
 801c23a:	f000 84be 	beq.w	801cbba <__ieee754_pow+0x99a>
 801c23e:	4b7a      	ldr	r3, [pc, #488]	; (801c428 <__ieee754_pow+0x208>)
 801c240:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801c244:	429c      	cmp	r4, r3
 801c246:	463d      	mov	r5, r7
 801c248:	ee10 aa10 	vmov	sl, s0
 801c24c:	dc09      	bgt.n	801c262 <__ieee754_pow+0x42>
 801c24e:	d103      	bne.n	801c258 <__ieee754_pow+0x38>
 801c250:	b93e      	cbnz	r6, 801c262 <__ieee754_pow+0x42>
 801c252:	45a0      	cmp	r8, r4
 801c254:	dc0d      	bgt.n	801c272 <__ieee754_pow+0x52>
 801c256:	e001      	b.n	801c25c <__ieee754_pow+0x3c>
 801c258:	4598      	cmp	r8, r3
 801c25a:	dc02      	bgt.n	801c262 <__ieee754_pow+0x42>
 801c25c:	4598      	cmp	r8, r3
 801c25e:	d10e      	bne.n	801c27e <__ieee754_pow+0x5e>
 801c260:	b16a      	cbz	r2, 801c27e <__ieee754_pow+0x5e>
 801c262:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801c266:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801c26a:	ea54 030a 	orrs.w	r3, r4, sl
 801c26e:	f000 84a4 	beq.w	801cbba <__ieee754_pow+0x99a>
 801c272:	486e      	ldr	r0, [pc, #440]	; (801c42c <__ieee754_pow+0x20c>)
 801c274:	b011      	add	sp, #68	; 0x44
 801c276:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c27a:	f000 bda5 	b.w	801cdc8 <nan>
 801c27e:	2d00      	cmp	r5, #0
 801c280:	da53      	bge.n	801c32a <__ieee754_pow+0x10a>
 801c282:	4b6b      	ldr	r3, [pc, #428]	; (801c430 <__ieee754_pow+0x210>)
 801c284:	4598      	cmp	r8, r3
 801c286:	dc4d      	bgt.n	801c324 <__ieee754_pow+0x104>
 801c288:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801c28c:	4598      	cmp	r8, r3
 801c28e:	dd4c      	ble.n	801c32a <__ieee754_pow+0x10a>
 801c290:	ea4f 5328 	mov.w	r3, r8, asr #20
 801c294:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801c298:	2b14      	cmp	r3, #20
 801c29a:	dd26      	ble.n	801c2ea <__ieee754_pow+0xca>
 801c29c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801c2a0:	fa22 f103 	lsr.w	r1, r2, r3
 801c2a4:	fa01 f303 	lsl.w	r3, r1, r3
 801c2a8:	4293      	cmp	r3, r2
 801c2aa:	d13e      	bne.n	801c32a <__ieee754_pow+0x10a>
 801c2ac:	f001 0101 	and.w	r1, r1, #1
 801c2b0:	f1c1 0b02 	rsb	fp, r1, #2
 801c2b4:	2a00      	cmp	r2, #0
 801c2b6:	d15b      	bne.n	801c370 <__ieee754_pow+0x150>
 801c2b8:	4b5b      	ldr	r3, [pc, #364]	; (801c428 <__ieee754_pow+0x208>)
 801c2ba:	4598      	cmp	r8, r3
 801c2bc:	d124      	bne.n	801c308 <__ieee754_pow+0xe8>
 801c2be:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801c2c2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801c2c6:	ea53 030a 	orrs.w	r3, r3, sl
 801c2ca:	f000 8476 	beq.w	801cbba <__ieee754_pow+0x99a>
 801c2ce:	4b59      	ldr	r3, [pc, #356]	; (801c434 <__ieee754_pow+0x214>)
 801c2d0:	429c      	cmp	r4, r3
 801c2d2:	dd2d      	ble.n	801c330 <__ieee754_pow+0x110>
 801c2d4:	f1b9 0f00 	cmp.w	r9, #0
 801c2d8:	f280 8473 	bge.w	801cbc2 <__ieee754_pow+0x9a2>
 801c2dc:	2000      	movs	r0, #0
 801c2de:	2100      	movs	r1, #0
 801c2e0:	ec41 0b10 	vmov	d0, r0, r1
 801c2e4:	b011      	add	sp, #68	; 0x44
 801c2e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c2ea:	2a00      	cmp	r2, #0
 801c2ec:	d13e      	bne.n	801c36c <__ieee754_pow+0x14c>
 801c2ee:	f1c3 0314 	rsb	r3, r3, #20
 801c2f2:	fa48 f103 	asr.w	r1, r8, r3
 801c2f6:	fa01 f303 	lsl.w	r3, r1, r3
 801c2fa:	4543      	cmp	r3, r8
 801c2fc:	f040 8469 	bne.w	801cbd2 <__ieee754_pow+0x9b2>
 801c300:	f001 0101 	and.w	r1, r1, #1
 801c304:	f1c1 0b02 	rsb	fp, r1, #2
 801c308:	4b4b      	ldr	r3, [pc, #300]	; (801c438 <__ieee754_pow+0x218>)
 801c30a:	4598      	cmp	r8, r3
 801c30c:	d118      	bne.n	801c340 <__ieee754_pow+0x120>
 801c30e:	f1b9 0f00 	cmp.w	r9, #0
 801c312:	f280 845a 	bge.w	801cbca <__ieee754_pow+0x9aa>
 801c316:	4948      	ldr	r1, [pc, #288]	; (801c438 <__ieee754_pow+0x218>)
 801c318:	4632      	mov	r2, r6
 801c31a:	463b      	mov	r3, r7
 801c31c:	2000      	movs	r0, #0
 801c31e:	f7e4 faa5 	bl	800086c <__aeabi_ddiv>
 801c322:	e7dd      	b.n	801c2e0 <__ieee754_pow+0xc0>
 801c324:	f04f 0b02 	mov.w	fp, #2
 801c328:	e7c4      	b.n	801c2b4 <__ieee754_pow+0x94>
 801c32a:	f04f 0b00 	mov.w	fp, #0
 801c32e:	e7c1      	b.n	801c2b4 <__ieee754_pow+0x94>
 801c330:	f1b9 0f00 	cmp.w	r9, #0
 801c334:	dad2      	bge.n	801c2dc <__ieee754_pow+0xbc>
 801c336:	e9dd 0300 	ldrd	r0, r3, [sp]
 801c33a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801c33e:	e7cf      	b.n	801c2e0 <__ieee754_pow+0xc0>
 801c340:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801c344:	d106      	bne.n	801c354 <__ieee754_pow+0x134>
 801c346:	4632      	mov	r2, r6
 801c348:	463b      	mov	r3, r7
 801c34a:	4610      	mov	r0, r2
 801c34c:	4619      	mov	r1, r3
 801c34e:	f7e4 f963 	bl	8000618 <__aeabi_dmul>
 801c352:	e7c5      	b.n	801c2e0 <__ieee754_pow+0xc0>
 801c354:	4b39      	ldr	r3, [pc, #228]	; (801c43c <__ieee754_pow+0x21c>)
 801c356:	4599      	cmp	r9, r3
 801c358:	d10a      	bne.n	801c370 <__ieee754_pow+0x150>
 801c35a:	2d00      	cmp	r5, #0
 801c35c:	db08      	blt.n	801c370 <__ieee754_pow+0x150>
 801c35e:	ec47 6b10 	vmov	d0, r6, r7
 801c362:	b011      	add	sp, #68	; 0x44
 801c364:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c368:	f000 bc68 	b.w	801cc3c <__ieee754_sqrt>
 801c36c:	f04f 0b00 	mov.w	fp, #0
 801c370:	ec47 6b10 	vmov	d0, r6, r7
 801c374:	f000 fd12 	bl	801cd9c <fabs>
 801c378:	ec51 0b10 	vmov	r0, r1, d0
 801c37c:	f1ba 0f00 	cmp.w	sl, #0
 801c380:	d127      	bne.n	801c3d2 <__ieee754_pow+0x1b2>
 801c382:	b124      	cbz	r4, 801c38e <__ieee754_pow+0x16e>
 801c384:	4b2c      	ldr	r3, [pc, #176]	; (801c438 <__ieee754_pow+0x218>)
 801c386:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801c38a:	429a      	cmp	r2, r3
 801c38c:	d121      	bne.n	801c3d2 <__ieee754_pow+0x1b2>
 801c38e:	f1b9 0f00 	cmp.w	r9, #0
 801c392:	da05      	bge.n	801c3a0 <__ieee754_pow+0x180>
 801c394:	4602      	mov	r2, r0
 801c396:	460b      	mov	r3, r1
 801c398:	2000      	movs	r0, #0
 801c39a:	4927      	ldr	r1, [pc, #156]	; (801c438 <__ieee754_pow+0x218>)
 801c39c:	f7e4 fa66 	bl	800086c <__aeabi_ddiv>
 801c3a0:	2d00      	cmp	r5, #0
 801c3a2:	da9d      	bge.n	801c2e0 <__ieee754_pow+0xc0>
 801c3a4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801c3a8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801c3ac:	ea54 030b 	orrs.w	r3, r4, fp
 801c3b0:	d108      	bne.n	801c3c4 <__ieee754_pow+0x1a4>
 801c3b2:	4602      	mov	r2, r0
 801c3b4:	460b      	mov	r3, r1
 801c3b6:	4610      	mov	r0, r2
 801c3b8:	4619      	mov	r1, r3
 801c3ba:	f7e3 ff75 	bl	80002a8 <__aeabi_dsub>
 801c3be:	4602      	mov	r2, r0
 801c3c0:	460b      	mov	r3, r1
 801c3c2:	e7ac      	b.n	801c31e <__ieee754_pow+0xfe>
 801c3c4:	f1bb 0f01 	cmp.w	fp, #1
 801c3c8:	d18a      	bne.n	801c2e0 <__ieee754_pow+0xc0>
 801c3ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801c3ce:	4619      	mov	r1, r3
 801c3d0:	e786      	b.n	801c2e0 <__ieee754_pow+0xc0>
 801c3d2:	0fed      	lsrs	r5, r5, #31
 801c3d4:	1e6b      	subs	r3, r5, #1
 801c3d6:	930d      	str	r3, [sp, #52]	; 0x34
 801c3d8:	ea5b 0303 	orrs.w	r3, fp, r3
 801c3dc:	d102      	bne.n	801c3e4 <__ieee754_pow+0x1c4>
 801c3de:	4632      	mov	r2, r6
 801c3e0:	463b      	mov	r3, r7
 801c3e2:	e7e8      	b.n	801c3b6 <__ieee754_pow+0x196>
 801c3e4:	4b16      	ldr	r3, [pc, #88]	; (801c440 <__ieee754_pow+0x220>)
 801c3e6:	4598      	cmp	r8, r3
 801c3e8:	f340 80fe 	ble.w	801c5e8 <__ieee754_pow+0x3c8>
 801c3ec:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801c3f0:	4598      	cmp	r8, r3
 801c3f2:	dd0a      	ble.n	801c40a <__ieee754_pow+0x1ea>
 801c3f4:	4b0f      	ldr	r3, [pc, #60]	; (801c434 <__ieee754_pow+0x214>)
 801c3f6:	429c      	cmp	r4, r3
 801c3f8:	dc0d      	bgt.n	801c416 <__ieee754_pow+0x1f6>
 801c3fa:	f1b9 0f00 	cmp.w	r9, #0
 801c3fe:	f6bf af6d 	bge.w	801c2dc <__ieee754_pow+0xbc>
 801c402:	a307      	add	r3, pc, #28	; (adr r3, 801c420 <__ieee754_pow+0x200>)
 801c404:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c408:	e79f      	b.n	801c34a <__ieee754_pow+0x12a>
 801c40a:	4b0e      	ldr	r3, [pc, #56]	; (801c444 <__ieee754_pow+0x224>)
 801c40c:	429c      	cmp	r4, r3
 801c40e:	ddf4      	ble.n	801c3fa <__ieee754_pow+0x1da>
 801c410:	4b09      	ldr	r3, [pc, #36]	; (801c438 <__ieee754_pow+0x218>)
 801c412:	429c      	cmp	r4, r3
 801c414:	dd18      	ble.n	801c448 <__ieee754_pow+0x228>
 801c416:	f1b9 0f00 	cmp.w	r9, #0
 801c41a:	dcf2      	bgt.n	801c402 <__ieee754_pow+0x1e2>
 801c41c:	e75e      	b.n	801c2dc <__ieee754_pow+0xbc>
 801c41e:	bf00      	nop
 801c420:	8800759c 	.word	0x8800759c
 801c424:	7e37e43c 	.word	0x7e37e43c
 801c428:	7ff00000 	.word	0x7ff00000
 801c42c:	08020d81 	.word	0x08020d81
 801c430:	433fffff 	.word	0x433fffff
 801c434:	3fefffff 	.word	0x3fefffff
 801c438:	3ff00000 	.word	0x3ff00000
 801c43c:	3fe00000 	.word	0x3fe00000
 801c440:	41e00000 	.word	0x41e00000
 801c444:	3feffffe 	.word	0x3feffffe
 801c448:	2200      	movs	r2, #0
 801c44a:	4b63      	ldr	r3, [pc, #396]	; (801c5d8 <__ieee754_pow+0x3b8>)
 801c44c:	f7e3 ff2c 	bl	80002a8 <__aeabi_dsub>
 801c450:	a355      	add	r3, pc, #340	; (adr r3, 801c5a8 <__ieee754_pow+0x388>)
 801c452:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c456:	4604      	mov	r4, r0
 801c458:	460d      	mov	r5, r1
 801c45a:	f7e4 f8dd 	bl	8000618 <__aeabi_dmul>
 801c45e:	a354      	add	r3, pc, #336	; (adr r3, 801c5b0 <__ieee754_pow+0x390>)
 801c460:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c464:	4606      	mov	r6, r0
 801c466:	460f      	mov	r7, r1
 801c468:	4620      	mov	r0, r4
 801c46a:	4629      	mov	r1, r5
 801c46c:	f7e4 f8d4 	bl	8000618 <__aeabi_dmul>
 801c470:	2200      	movs	r2, #0
 801c472:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c476:	4b59      	ldr	r3, [pc, #356]	; (801c5dc <__ieee754_pow+0x3bc>)
 801c478:	4620      	mov	r0, r4
 801c47a:	4629      	mov	r1, r5
 801c47c:	f7e4 f8cc 	bl	8000618 <__aeabi_dmul>
 801c480:	4602      	mov	r2, r0
 801c482:	460b      	mov	r3, r1
 801c484:	a14c      	add	r1, pc, #304	; (adr r1, 801c5b8 <__ieee754_pow+0x398>)
 801c486:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c48a:	f7e3 ff0d 	bl	80002a8 <__aeabi_dsub>
 801c48e:	4622      	mov	r2, r4
 801c490:	462b      	mov	r3, r5
 801c492:	f7e4 f8c1 	bl	8000618 <__aeabi_dmul>
 801c496:	4602      	mov	r2, r0
 801c498:	460b      	mov	r3, r1
 801c49a:	2000      	movs	r0, #0
 801c49c:	4950      	ldr	r1, [pc, #320]	; (801c5e0 <__ieee754_pow+0x3c0>)
 801c49e:	f7e3 ff03 	bl	80002a8 <__aeabi_dsub>
 801c4a2:	4622      	mov	r2, r4
 801c4a4:	462b      	mov	r3, r5
 801c4a6:	4680      	mov	r8, r0
 801c4a8:	4689      	mov	r9, r1
 801c4aa:	4620      	mov	r0, r4
 801c4ac:	4629      	mov	r1, r5
 801c4ae:	f7e4 f8b3 	bl	8000618 <__aeabi_dmul>
 801c4b2:	4602      	mov	r2, r0
 801c4b4:	460b      	mov	r3, r1
 801c4b6:	4640      	mov	r0, r8
 801c4b8:	4649      	mov	r1, r9
 801c4ba:	f7e4 f8ad 	bl	8000618 <__aeabi_dmul>
 801c4be:	a340      	add	r3, pc, #256	; (adr r3, 801c5c0 <__ieee754_pow+0x3a0>)
 801c4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c4c4:	f7e4 f8a8 	bl	8000618 <__aeabi_dmul>
 801c4c8:	4602      	mov	r2, r0
 801c4ca:	460b      	mov	r3, r1
 801c4cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c4d0:	f7e3 feea 	bl	80002a8 <__aeabi_dsub>
 801c4d4:	4602      	mov	r2, r0
 801c4d6:	460b      	mov	r3, r1
 801c4d8:	4604      	mov	r4, r0
 801c4da:	460d      	mov	r5, r1
 801c4dc:	4630      	mov	r0, r6
 801c4de:	4639      	mov	r1, r7
 801c4e0:	f7e3 fee4 	bl	80002ac <__adddf3>
 801c4e4:	2000      	movs	r0, #0
 801c4e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c4ea:	4632      	mov	r2, r6
 801c4ec:	463b      	mov	r3, r7
 801c4ee:	f7e3 fedb 	bl	80002a8 <__aeabi_dsub>
 801c4f2:	4602      	mov	r2, r0
 801c4f4:	460b      	mov	r3, r1
 801c4f6:	4620      	mov	r0, r4
 801c4f8:	4629      	mov	r1, r5
 801c4fa:	f7e3 fed5 	bl	80002a8 <__aeabi_dsub>
 801c4fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801c500:	f10b 33ff 	add.w	r3, fp, #4294967295
 801c504:	4313      	orrs	r3, r2
 801c506:	4606      	mov	r6, r0
 801c508:	460f      	mov	r7, r1
 801c50a:	f040 81eb 	bne.w	801c8e4 <__ieee754_pow+0x6c4>
 801c50e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 801c5c8 <__ieee754_pow+0x3a8>
 801c512:	e9dd 4500 	ldrd	r4, r5, [sp]
 801c516:	2400      	movs	r4, #0
 801c518:	4622      	mov	r2, r4
 801c51a:	462b      	mov	r3, r5
 801c51c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c520:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c524:	f7e3 fec0 	bl	80002a8 <__aeabi_dsub>
 801c528:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c52c:	f7e4 f874 	bl	8000618 <__aeabi_dmul>
 801c530:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c534:	4680      	mov	r8, r0
 801c536:	4689      	mov	r9, r1
 801c538:	4630      	mov	r0, r6
 801c53a:	4639      	mov	r1, r7
 801c53c:	f7e4 f86c 	bl	8000618 <__aeabi_dmul>
 801c540:	4602      	mov	r2, r0
 801c542:	460b      	mov	r3, r1
 801c544:	4640      	mov	r0, r8
 801c546:	4649      	mov	r1, r9
 801c548:	f7e3 feb0 	bl	80002ac <__adddf3>
 801c54c:	4622      	mov	r2, r4
 801c54e:	462b      	mov	r3, r5
 801c550:	4680      	mov	r8, r0
 801c552:	4689      	mov	r9, r1
 801c554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801c558:	f7e4 f85e 	bl	8000618 <__aeabi_dmul>
 801c55c:	460b      	mov	r3, r1
 801c55e:	4604      	mov	r4, r0
 801c560:	460d      	mov	r5, r1
 801c562:	4602      	mov	r2, r0
 801c564:	4649      	mov	r1, r9
 801c566:	4640      	mov	r0, r8
 801c568:	e9cd 4500 	strd	r4, r5, [sp]
 801c56c:	f7e3 fe9e 	bl	80002ac <__adddf3>
 801c570:	4b1c      	ldr	r3, [pc, #112]	; (801c5e4 <__ieee754_pow+0x3c4>)
 801c572:	4299      	cmp	r1, r3
 801c574:	4606      	mov	r6, r0
 801c576:	460f      	mov	r7, r1
 801c578:	468b      	mov	fp, r1
 801c57a:	f340 82f7 	ble.w	801cb6c <__ieee754_pow+0x94c>
 801c57e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801c582:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801c586:	4303      	orrs	r3, r0
 801c588:	f000 81ea 	beq.w	801c960 <__ieee754_pow+0x740>
 801c58c:	a310      	add	r3, pc, #64	; (adr r3, 801c5d0 <__ieee754_pow+0x3b0>)
 801c58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c592:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c596:	f7e4 f83f 	bl	8000618 <__aeabi_dmul>
 801c59a:	a30d      	add	r3, pc, #52	; (adr r3, 801c5d0 <__ieee754_pow+0x3b0>)
 801c59c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5a0:	e6d5      	b.n	801c34e <__ieee754_pow+0x12e>
 801c5a2:	bf00      	nop
 801c5a4:	f3af 8000 	nop.w
 801c5a8:	60000000 	.word	0x60000000
 801c5ac:	3ff71547 	.word	0x3ff71547
 801c5b0:	f85ddf44 	.word	0xf85ddf44
 801c5b4:	3e54ae0b 	.word	0x3e54ae0b
 801c5b8:	55555555 	.word	0x55555555
 801c5bc:	3fd55555 	.word	0x3fd55555
 801c5c0:	652b82fe 	.word	0x652b82fe
 801c5c4:	3ff71547 	.word	0x3ff71547
 801c5c8:	00000000 	.word	0x00000000
 801c5cc:	bff00000 	.word	0xbff00000
 801c5d0:	8800759c 	.word	0x8800759c
 801c5d4:	7e37e43c 	.word	0x7e37e43c
 801c5d8:	3ff00000 	.word	0x3ff00000
 801c5dc:	3fd00000 	.word	0x3fd00000
 801c5e0:	3fe00000 	.word	0x3fe00000
 801c5e4:	408fffff 	.word	0x408fffff
 801c5e8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801c5ec:	f04f 0200 	mov.w	r2, #0
 801c5f0:	da05      	bge.n	801c5fe <__ieee754_pow+0x3de>
 801c5f2:	4bd3      	ldr	r3, [pc, #844]	; (801c940 <__ieee754_pow+0x720>)
 801c5f4:	f7e4 f810 	bl	8000618 <__aeabi_dmul>
 801c5f8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801c5fc:	460c      	mov	r4, r1
 801c5fe:	1523      	asrs	r3, r4, #20
 801c600:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801c604:	4413      	add	r3, r2
 801c606:	9309      	str	r3, [sp, #36]	; 0x24
 801c608:	4bce      	ldr	r3, [pc, #824]	; (801c944 <__ieee754_pow+0x724>)
 801c60a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801c60e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801c612:	429c      	cmp	r4, r3
 801c614:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801c618:	dd08      	ble.n	801c62c <__ieee754_pow+0x40c>
 801c61a:	4bcb      	ldr	r3, [pc, #812]	; (801c948 <__ieee754_pow+0x728>)
 801c61c:	429c      	cmp	r4, r3
 801c61e:	f340 815e 	ble.w	801c8de <__ieee754_pow+0x6be>
 801c622:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c624:	3301      	adds	r3, #1
 801c626:	9309      	str	r3, [sp, #36]	; 0x24
 801c628:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801c62c:	f04f 0a00 	mov.w	sl, #0
 801c630:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 801c634:	930c      	str	r3, [sp, #48]	; 0x30
 801c636:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c638:	4bc4      	ldr	r3, [pc, #784]	; (801c94c <__ieee754_pow+0x72c>)
 801c63a:	4413      	add	r3, r2
 801c63c:	ed93 7b00 	vldr	d7, [r3]
 801c640:	4629      	mov	r1, r5
 801c642:	ec53 2b17 	vmov	r2, r3, d7
 801c646:	ed8d 7b06 	vstr	d7, [sp, #24]
 801c64a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801c64e:	f7e3 fe2b 	bl	80002a8 <__aeabi_dsub>
 801c652:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801c656:	4606      	mov	r6, r0
 801c658:	460f      	mov	r7, r1
 801c65a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801c65e:	f7e3 fe25 	bl	80002ac <__adddf3>
 801c662:	4602      	mov	r2, r0
 801c664:	460b      	mov	r3, r1
 801c666:	2000      	movs	r0, #0
 801c668:	49b9      	ldr	r1, [pc, #740]	; (801c950 <__ieee754_pow+0x730>)
 801c66a:	f7e4 f8ff 	bl	800086c <__aeabi_ddiv>
 801c66e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 801c672:	4602      	mov	r2, r0
 801c674:	460b      	mov	r3, r1
 801c676:	4630      	mov	r0, r6
 801c678:	4639      	mov	r1, r7
 801c67a:	f7e3 ffcd 	bl	8000618 <__aeabi_dmul>
 801c67e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c682:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 801c686:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801c68a:	2300      	movs	r3, #0
 801c68c:	9302      	str	r3, [sp, #8]
 801c68e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801c692:	106d      	asrs	r5, r5, #1
 801c694:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801c698:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801c69c:	2200      	movs	r2, #0
 801c69e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801c6a2:	4640      	mov	r0, r8
 801c6a4:	4649      	mov	r1, r9
 801c6a6:	4614      	mov	r4, r2
 801c6a8:	461d      	mov	r5, r3
 801c6aa:	f7e3 ffb5 	bl	8000618 <__aeabi_dmul>
 801c6ae:	4602      	mov	r2, r0
 801c6b0:	460b      	mov	r3, r1
 801c6b2:	4630      	mov	r0, r6
 801c6b4:	4639      	mov	r1, r7
 801c6b6:	f7e3 fdf7 	bl	80002a8 <__aeabi_dsub>
 801c6ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801c6be:	4606      	mov	r6, r0
 801c6c0:	460f      	mov	r7, r1
 801c6c2:	4620      	mov	r0, r4
 801c6c4:	4629      	mov	r1, r5
 801c6c6:	f7e3 fdef 	bl	80002a8 <__aeabi_dsub>
 801c6ca:	4602      	mov	r2, r0
 801c6cc:	460b      	mov	r3, r1
 801c6ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801c6d2:	f7e3 fde9 	bl	80002a8 <__aeabi_dsub>
 801c6d6:	4642      	mov	r2, r8
 801c6d8:	464b      	mov	r3, r9
 801c6da:	f7e3 ff9d 	bl	8000618 <__aeabi_dmul>
 801c6de:	4602      	mov	r2, r0
 801c6e0:	460b      	mov	r3, r1
 801c6e2:	4630      	mov	r0, r6
 801c6e4:	4639      	mov	r1, r7
 801c6e6:	f7e3 fddf 	bl	80002a8 <__aeabi_dsub>
 801c6ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801c6ee:	f7e3 ff93 	bl	8000618 <__aeabi_dmul>
 801c6f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c6f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801c6fa:	4610      	mov	r0, r2
 801c6fc:	4619      	mov	r1, r3
 801c6fe:	f7e3 ff8b 	bl	8000618 <__aeabi_dmul>
 801c702:	a37b      	add	r3, pc, #492	; (adr r3, 801c8f0 <__ieee754_pow+0x6d0>)
 801c704:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c708:	4604      	mov	r4, r0
 801c70a:	460d      	mov	r5, r1
 801c70c:	f7e3 ff84 	bl	8000618 <__aeabi_dmul>
 801c710:	a379      	add	r3, pc, #484	; (adr r3, 801c8f8 <__ieee754_pow+0x6d8>)
 801c712:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c716:	f7e3 fdc9 	bl	80002ac <__adddf3>
 801c71a:	4622      	mov	r2, r4
 801c71c:	462b      	mov	r3, r5
 801c71e:	f7e3 ff7b 	bl	8000618 <__aeabi_dmul>
 801c722:	a377      	add	r3, pc, #476	; (adr r3, 801c900 <__ieee754_pow+0x6e0>)
 801c724:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c728:	f7e3 fdc0 	bl	80002ac <__adddf3>
 801c72c:	4622      	mov	r2, r4
 801c72e:	462b      	mov	r3, r5
 801c730:	f7e3 ff72 	bl	8000618 <__aeabi_dmul>
 801c734:	a374      	add	r3, pc, #464	; (adr r3, 801c908 <__ieee754_pow+0x6e8>)
 801c736:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c73a:	f7e3 fdb7 	bl	80002ac <__adddf3>
 801c73e:	4622      	mov	r2, r4
 801c740:	462b      	mov	r3, r5
 801c742:	f7e3 ff69 	bl	8000618 <__aeabi_dmul>
 801c746:	a372      	add	r3, pc, #456	; (adr r3, 801c910 <__ieee754_pow+0x6f0>)
 801c748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c74c:	f7e3 fdae 	bl	80002ac <__adddf3>
 801c750:	4622      	mov	r2, r4
 801c752:	462b      	mov	r3, r5
 801c754:	f7e3 ff60 	bl	8000618 <__aeabi_dmul>
 801c758:	a36f      	add	r3, pc, #444	; (adr r3, 801c918 <__ieee754_pow+0x6f8>)
 801c75a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c75e:	f7e3 fda5 	bl	80002ac <__adddf3>
 801c762:	4622      	mov	r2, r4
 801c764:	4606      	mov	r6, r0
 801c766:	460f      	mov	r7, r1
 801c768:	462b      	mov	r3, r5
 801c76a:	4620      	mov	r0, r4
 801c76c:	4629      	mov	r1, r5
 801c76e:	f7e3 ff53 	bl	8000618 <__aeabi_dmul>
 801c772:	4602      	mov	r2, r0
 801c774:	460b      	mov	r3, r1
 801c776:	4630      	mov	r0, r6
 801c778:	4639      	mov	r1, r7
 801c77a:	f7e3 ff4d 	bl	8000618 <__aeabi_dmul>
 801c77e:	4642      	mov	r2, r8
 801c780:	4604      	mov	r4, r0
 801c782:	460d      	mov	r5, r1
 801c784:	464b      	mov	r3, r9
 801c786:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801c78a:	f7e3 fd8f 	bl	80002ac <__adddf3>
 801c78e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801c792:	f7e3 ff41 	bl	8000618 <__aeabi_dmul>
 801c796:	4622      	mov	r2, r4
 801c798:	462b      	mov	r3, r5
 801c79a:	f7e3 fd87 	bl	80002ac <__adddf3>
 801c79e:	4642      	mov	r2, r8
 801c7a0:	4606      	mov	r6, r0
 801c7a2:	460f      	mov	r7, r1
 801c7a4:	464b      	mov	r3, r9
 801c7a6:	4640      	mov	r0, r8
 801c7a8:	4649      	mov	r1, r9
 801c7aa:	f7e3 ff35 	bl	8000618 <__aeabi_dmul>
 801c7ae:	2200      	movs	r2, #0
 801c7b0:	4b68      	ldr	r3, [pc, #416]	; (801c954 <__ieee754_pow+0x734>)
 801c7b2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801c7b6:	f7e3 fd79 	bl	80002ac <__adddf3>
 801c7ba:	4632      	mov	r2, r6
 801c7bc:	463b      	mov	r3, r7
 801c7be:	f7e3 fd75 	bl	80002ac <__adddf3>
 801c7c2:	9802      	ldr	r0, [sp, #8]
 801c7c4:	460d      	mov	r5, r1
 801c7c6:	4604      	mov	r4, r0
 801c7c8:	4602      	mov	r2, r0
 801c7ca:	460b      	mov	r3, r1
 801c7cc:	4640      	mov	r0, r8
 801c7ce:	4649      	mov	r1, r9
 801c7d0:	f7e3 ff22 	bl	8000618 <__aeabi_dmul>
 801c7d4:	2200      	movs	r2, #0
 801c7d6:	4680      	mov	r8, r0
 801c7d8:	4689      	mov	r9, r1
 801c7da:	4b5e      	ldr	r3, [pc, #376]	; (801c954 <__ieee754_pow+0x734>)
 801c7dc:	4620      	mov	r0, r4
 801c7de:	4629      	mov	r1, r5
 801c7e0:	f7e3 fd62 	bl	80002a8 <__aeabi_dsub>
 801c7e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801c7e8:	f7e3 fd5e 	bl	80002a8 <__aeabi_dsub>
 801c7ec:	4602      	mov	r2, r0
 801c7ee:	460b      	mov	r3, r1
 801c7f0:	4630      	mov	r0, r6
 801c7f2:	4639      	mov	r1, r7
 801c7f4:	f7e3 fd58 	bl	80002a8 <__aeabi_dsub>
 801c7f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c7fc:	f7e3 ff0c 	bl	8000618 <__aeabi_dmul>
 801c800:	4622      	mov	r2, r4
 801c802:	4606      	mov	r6, r0
 801c804:	460f      	mov	r7, r1
 801c806:	462b      	mov	r3, r5
 801c808:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801c80c:	f7e3 ff04 	bl	8000618 <__aeabi_dmul>
 801c810:	4602      	mov	r2, r0
 801c812:	460b      	mov	r3, r1
 801c814:	4630      	mov	r0, r6
 801c816:	4639      	mov	r1, r7
 801c818:	f7e3 fd48 	bl	80002ac <__adddf3>
 801c81c:	4606      	mov	r6, r0
 801c81e:	460f      	mov	r7, r1
 801c820:	4602      	mov	r2, r0
 801c822:	460b      	mov	r3, r1
 801c824:	4640      	mov	r0, r8
 801c826:	4649      	mov	r1, r9
 801c828:	f7e3 fd40 	bl	80002ac <__adddf3>
 801c82c:	9802      	ldr	r0, [sp, #8]
 801c82e:	a33c      	add	r3, pc, #240	; (adr r3, 801c920 <__ieee754_pow+0x700>)
 801c830:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c834:	4604      	mov	r4, r0
 801c836:	460d      	mov	r5, r1
 801c838:	f7e3 feee 	bl	8000618 <__aeabi_dmul>
 801c83c:	4642      	mov	r2, r8
 801c83e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801c842:	464b      	mov	r3, r9
 801c844:	4620      	mov	r0, r4
 801c846:	4629      	mov	r1, r5
 801c848:	f7e3 fd2e 	bl	80002a8 <__aeabi_dsub>
 801c84c:	4602      	mov	r2, r0
 801c84e:	460b      	mov	r3, r1
 801c850:	4630      	mov	r0, r6
 801c852:	4639      	mov	r1, r7
 801c854:	f7e3 fd28 	bl	80002a8 <__aeabi_dsub>
 801c858:	a333      	add	r3, pc, #204	; (adr r3, 801c928 <__ieee754_pow+0x708>)
 801c85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c85e:	f7e3 fedb 	bl	8000618 <__aeabi_dmul>
 801c862:	a333      	add	r3, pc, #204	; (adr r3, 801c930 <__ieee754_pow+0x710>)
 801c864:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c868:	4606      	mov	r6, r0
 801c86a:	460f      	mov	r7, r1
 801c86c:	4620      	mov	r0, r4
 801c86e:	4629      	mov	r1, r5
 801c870:	f7e3 fed2 	bl	8000618 <__aeabi_dmul>
 801c874:	4602      	mov	r2, r0
 801c876:	460b      	mov	r3, r1
 801c878:	4630      	mov	r0, r6
 801c87a:	4639      	mov	r1, r7
 801c87c:	f7e3 fd16 	bl	80002ac <__adddf3>
 801c880:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c882:	4b35      	ldr	r3, [pc, #212]	; (801c958 <__ieee754_pow+0x738>)
 801c884:	4413      	add	r3, r2
 801c886:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c88a:	f7e3 fd0f 	bl	80002ac <__adddf3>
 801c88e:	4604      	mov	r4, r0
 801c890:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c892:	460d      	mov	r5, r1
 801c894:	f7e3 fe56 	bl	8000544 <__aeabi_i2d>
 801c898:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c89a:	4b30      	ldr	r3, [pc, #192]	; (801c95c <__ieee754_pow+0x73c>)
 801c89c:	4413      	add	r3, r2
 801c89e:	e9d3 8900 	ldrd	r8, r9, [r3]
 801c8a2:	4606      	mov	r6, r0
 801c8a4:	460f      	mov	r7, r1
 801c8a6:	4622      	mov	r2, r4
 801c8a8:	462b      	mov	r3, r5
 801c8aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801c8ae:	f7e3 fcfd 	bl	80002ac <__adddf3>
 801c8b2:	4642      	mov	r2, r8
 801c8b4:	464b      	mov	r3, r9
 801c8b6:	f7e3 fcf9 	bl	80002ac <__adddf3>
 801c8ba:	4632      	mov	r2, r6
 801c8bc:	463b      	mov	r3, r7
 801c8be:	f7e3 fcf5 	bl	80002ac <__adddf3>
 801c8c2:	9802      	ldr	r0, [sp, #8]
 801c8c4:	4632      	mov	r2, r6
 801c8c6:	463b      	mov	r3, r7
 801c8c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c8cc:	f7e3 fcec 	bl	80002a8 <__aeabi_dsub>
 801c8d0:	4642      	mov	r2, r8
 801c8d2:	464b      	mov	r3, r9
 801c8d4:	f7e3 fce8 	bl	80002a8 <__aeabi_dsub>
 801c8d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801c8dc:	e607      	b.n	801c4ee <__ieee754_pow+0x2ce>
 801c8de:	f04f 0a01 	mov.w	sl, #1
 801c8e2:	e6a5      	b.n	801c630 <__ieee754_pow+0x410>
 801c8e4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 801c938 <__ieee754_pow+0x718>
 801c8e8:	e613      	b.n	801c512 <__ieee754_pow+0x2f2>
 801c8ea:	bf00      	nop
 801c8ec:	f3af 8000 	nop.w
 801c8f0:	4a454eef 	.word	0x4a454eef
 801c8f4:	3fca7e28 	.word	0x3fca7e28
 801c8f8:	93c9db65 	.word	0x93c9db65
 801c8fc:	3fcd864a 	.word	0x3fcd864a
 801c900:	a91d4101 	.word	0xa91d4101
 801c904:	3fd17460 	.word	0x3fd17460
 801c908:	518f264d 	.word	0x518f264d
 801c90c:	3fd55555 	.word	0x3fd55555
 801c910:	db6fabff 	.word	0xdb6fabff
 801c914:	3fdb6db6 	.word	0x3fdb6db6
 801c918:	33333303 	.word	0x33333303
 801c91c:	3fe33333 	.word	0x3fe33333
 801c920:	e0000000 	.word	0xe0000000
 801c924:	3feec709 	.word	0x3feec709
 801c928:	dc3a03fd 	.word	0xdc3a03fd
 801c92c:	3feec709 	.word	0x3feec709
 801c930:	145b01f5 	.word	0x145b01f5
 801c934:	be3e2fe0 	.word	0xbe3e2fe0
 801c938:	00000000 	.word	0x00000000
 801c93c:	3ff00000 	.word	0x3ff00000
 801c940:	43400000 	.word	0x43400000
 801c944:	0003988e 	.word	0x0003988e
 801c948:	000bb679 	.word	0x000bb679
 801c94c:	08020d98 	.word	0x08020d98
 801c950:	3ff00000 	.word	0x3ff00000
 801c954:	40080000 	.word	0x40080000
 801c958:	08020db8 	.word	0x08020db8
 801c95c:	08020da8 	.word	0x08020da8
 801c960:	a3b4      	add	r3, pc, #720	; (adr r3, 801cc34 <__ieee754_pow+0xa14>)
 801c962:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c966:	4640      	mov	r0, r8
 801c968:	4649      	mov	r1, r9
 801c96a:	f7e3 fc9f 	bl	80002ac <__adddf3>
 801c96e:	4622      	mov	r2, r4
 801c970:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c974:	462b      	mov	r3, r5
 801c976:	4630      	mov	r0, r6
 801c978:	4639      	mov	r1, r7
 801c97a:	f7e3 fc95 	bl	80002a8 <__aeabi_dsub>
 801c97e:	4602      	mov	r2, r0
 801c980:	460b      	mov	r3, r1
 801c982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801c986:	f7e4 f8d7 	bl	8000b38 <__aeabi_dcmpgt>
 801c98a:	2800      	cmp	r0, #0
 801c98c:	f47f adfe 	bne.w	801c58c <__ieee754_pow+0x36c>
 801c990:	4aa3      	ldr	r2, [pc, #652]	; (801cc20 <__ieee754_pow+0xa00>)
 801c992:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801c996:	4293      	cmp	r3, r2
 801c998:	f340 810a 	ble.w	801cbb0 <__ieee754_pow+0x990>
 801c99c:	151b      	asrs	r3, r3, #20
 801c99e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801c9a2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801c9a6:	fa4a f303 	asr.w	r3, sl, r3
 801c9aa:	445b      	add	r3, fp
 801c9ac:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801c9b0:	4e9c      	ldr	r6, [pc, #624]	; (801cc24 <__ieee754_pow+0xa04>)
 801c9b2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801c9b6:	4116      	asrs	r6, r2
 801c9b8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801c9bc:	2000      	movs	r0, #0
 801c9be:	ea23 0106 	bic.w	r1, r3, r6
 801c9c2:	f1c2 0214 	rsb	r2, r2, #20
 801c9c6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801c9ca:	fa4a fa02 	asr.w	sl, sl, r2
 801c9ce:	f1bb 0f00 	cmp.w	fp, #0
 801c9d2:	4602      	mov	r2, r0
 801c9d4:	460b      	mov	r3, r1
 801c9d6:	4620      	mov	r0, r4
 801c9d8:	4629      	mov	r1, r5
 801c9da:	bfb8      	it	lt
 801c9dc:	f1ca 0a00 	rsblt	sl, sl, #0
 801c9e0:	f7e3 fc62 	bl	80002a8 <__aeabi_dsub>
 801c9e4:	e9cd 0100 	strd	r0, r1, [sp]
 801c9e8:	4642      	mov	r2, r8
 801c9ea:	464b      	mov	r3, r9
 801c9ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c9f0:	f7e3 fc5c 	bl	80002ac <__adddf3>
 801c9f4:	2000      	movs	r0, #0
 801c9f6:	a378      	add	r3, pc, #480	; (adr r3, 801cbd8 <__ieee754_pow+0x9b8>)
 801c9f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c9fc:	4604      	mov	r4, r0
 801c9fe:	460d      	mov	r5, r1
 801ca00:	f7e3 fe0a 	bl	8000618 <__aeabi_dmul>
 801ca04:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ca08:	4606      	mov	r6, r0
 801ca0a:	460f      	mov	r7, r1
 801ca0c:	4620      	mov	r0, r4
 801ca0e:	4629      	mov	r1, r5
 801ca10:	f7e3 fc4a 	bl	80002a8 <__aeabi_dsub>
 801ca14:	4602      	mov	r2, r0
 801ca16:	460b      	mov	r3, r1
 801ca18:	4640      	mov	r0, r8
 801ca1a:	4649      	mov	r1, r9
 801ca1c:	f7e3 fc44 	bl	80002a8 <__aeabi_dsub>
 801ca20:	a36f      	add	r3, pc, #444	; (adr r3, 801cbe0 <__ieee754_pow+0x9c0>)
 801ca22:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca26:	f7e3 fdf7 	bl	8000618 <__aeabi_dmul>
 801ca2a:	a36f      	add	r3, pc, #444	; (adr r3, 801cbe8 <__ieee754_pow+0x9c8>)
 801ca2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca30:	4680      	mov	r8, r0
 801ca32:	4689      	mov	r9, r1
 801ca34:	4620      	mov	r0, r4
 801ca36:	4629      	mov	r1, r5
 801ca38:	f7e3 fdee 	bl	8000618 <__aeabi_dmul>
 801ca3c:	4602      	mov	r2, r0
 801ca3e:	460b      	mov	r3, r1
 801ca40:	4640      	mov	r0, r8
 801ca42:	4649      	mov	r1, r9
 801ca44:	f7e3 fc32 	bl	80002ac <__adddf3>
 801ca48:	4604      	mov	r4, r0
 801ca4a:	460d      	mov	r5, r1
 801ca4c:	4602      	mov	r2, r0
 801ca4e:	460b      	mov	r3, r1
 801ca50:	4630      	mov	r0, r6
 801ca52:	4639      	mov	r1, r7
 801ca54:	f7e3 fc2a 	bl	80002ac <__adddf3>
 801ca58:	4632      	mov	r2, r6
 801ca5a:	463b      	mov	r3, r7
 801ca5c:	4680      	mov	r8, r0
 801ca5e:	4689      	mov	r9, r1
 801ca60:	f7e3 fc22 	bl	80002a8 <__aeabi_dsub>
 801ca64:	4602      	mov	r2, r0
 801ca66:	460b      	mov	r3, r1
 801ca68:	4620      	mov	r0, r4
 801ca6a:	4629      	mov	r1, r5
 801ca6c:	f7e3 fc1c 	bl	80002a8 <__aeabi_dsub>
 801ca70:	4642      	mov	r2, r8
 801ca72:	4606      	mov	r6, r0
 801ca74:	460f      	mov	r7, r1
 801ca76:	464b      	mov	r3, r9
 801ca78:	4640      	mov	r0, r8
 801ca7a:	4649      	mov	r1, r9
 801ca7c:	f7e3 fdcc 	bl	8000618 <__aeabi_dmul>
 801ca80:	a35b      	add	r3, pc, #364	; (adr r3, 801cbf0 <__ieee754_pow+0x9d0>)
 801ca82:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca86:	4604      	mov	r4, r0
 801ca88:	460d      	mov	r5, r1
 801ca8a:	f7e3 fdc5 	bl	8000618 <__aeabi_dmul>
 801ca8e:	a35a      	add	r3, pc, #360	; (adr r3, 801cbf8 <__ieee754_pow+0x9d8>)
 801ca90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca94:	f7e3 fc08 	bl	80002a8 <__aeabi_dsub>
 801ca98:	4622      	mov	r2, r4
 801ca9a:	462b      	mov	r3, r5
 801ca9c:	f7e3 fdbc 	bl	8000618 <__aeabi_dmul>
 801caa0:	a357      	add	r3, pc, #348	; (adr r3, 801cc00 <__ieee754_pow+0x9e0>)
 801caa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801caa6:	f7e3 fc01 	bl	80002ac <__adddf3>
 801caaa:	4622      	mov	r2, r4
 801caac:	462b      	mov	r3, r5
 801caae:	f7e3 fdb3 	bl	8000618 <__aeabi_dmul>
 801cab2:	a355      	add	r3, pc, #340	; (adr r3, 801cc08 <__ieee754_pow+0x9e8>)
 801cab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cab8:	f7e3 fbf6 	bl	80002a8 <__aeabi_dsub>
 801cabc:	4622      	mov	r2, r4
 801cabe:	462b      	mov	r3, r5
 801cac0:	f7e3 fdaa 	bl	8000618 <__aeabi_dmul>
 801cac4:	a352      	add	r3, pc, #328	; (adr r3, 801cc10 <__ieee754_pow+0x9f0>)
 801cac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801caca:	f7e3 fbef 	bl	80002ac <__adddf3>
 801cace:	4622      	mov	r2, r4
 801cad0:	462b      	mov	r3, r5
 801cad2:	f7e3 fda1 	bl	8000618 <__aeabi_dmul>
 801cad6:	4602      	mov	r2, r0
 801cad8:	460b      	mov	r3, r1
 801cada:	4640      	mov	r0, r8
 801cadc:	4649      	mov	r1, r9
 801cade:	f7e3 fbe3 	bl	80002a8 <__aeabi_dsub>
 801cae2:	4604      	mov	r4, r0
 801cae4:	460d      	mov	r5, r1
 801cae6:	4602      	mov	r2, r0
 801cae8:	460b      	mov	r3, r1
 801caea:	4640      	mov	r0, r8
 801caec:	4649      	mov	r1, r9
 801caee:	f7e3 fd93 	bl	8000618 <__aeabi_dmul>
 801caf2:	2200      	movs	r2, #0
 801caf4:	e9cd 0100 	strd	r0, r1, [sp]
 801caf8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801cafc:	4620      	mov	r0, r4
 801cafe:	4629      	mov	r1, r5
 801cb00:	f7e3 fbd2 	bl	80002a8 <__aeabi_dsub>
 801cb04:	4602      	mov	r2, r0
 801cb06:	460b      	mov	r3, r1
 801cb08:	e9dd 0100 	ldrd	r0, r1, [sp]
 801cb0c:	f7e3 feae 	bl	800086c <__aeabi_ddiv>
 801cb10:	4632      	mov	r2, r6
 801cb12:	4604      	mov	r4, r0
 801cb14:	460d      	mov	r5, r1
 801cb16:	463b      	mov	r3, r7
 801cb18:	4640      	mov	r0, r8
 801cb1a:	4649      	mov	r1, r9
 801cb1c:	f7e3 fd7c 	bl	8000618 <__aeabi_dmul>
 801cb20:	4632      	mov	r2, r6
 801cb22:	463b      	mov	r3, r7
 801cb24:	f7e3 fbc2 	bl	80002ac <__adddf3>
 801cb28:	4602      	mov	r2, r0
 801cb2a:	460b      	mov	r3, r1
 801cb2c:	4620      	mov	r0, r4
 801cb2e:	4629      	mov	r1, r5
 801cb30:	f7e3 fbba 	bl	80002a8 <__aeabi_dsub>
 801cb34:	4642      	mov	r2, r8
 801cb36:	464b      	mov	r3, r9
 801cb38:	f7e3 fbb6 	bl	80002a8 <__aeabi_dsub>
 801cb3c:	4602      	mov	r2, r0
 801cb3e:	460b      	mov	r3, r1
 801cb40:	2000      	movs	r0, #0
 801cb42:	4939      	ldr	r1, [pc, #228]	; (801cc28 <__ieee754_pow+0xa08>)
 801cb44:	f7e3 fbb0 	bl	80002a8 <__aeabi_dsub>
 801cb48:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 801cb4c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801cb50:	4602      	mov	r2, r0
 801cb52:	460b      	mov	r3, r1
 801cb54:	da2f      	bge.n	801cbb6 <__ieee754_pow+0x996>
 801cb56:	4650      	mov	r0, sl
 801cb58:	ec43 2b10 	vmov	d0, r2, r3
 801cb5c:	f000 f9c0 	bl	801cee0 <scalbn>
 801cb60:	ec51 0b10 	vmov	r0, r1, d0
 801cb64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801cb68:	f7ff bbf1 	b.w	801c34e <__ieee754_pow+0x12e>
 801cb6c:	4b2f      	ldr	r3, [pc, #188]	; (801cc2c <__ieee754_pow+0xa0c>)
 801cb6e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801cb72:	429e      	cmp	r6, r3
 801cb74:	f77f af0c 	ble.w	801c990 <__ieee754_pow+0x770>
 801cb78:	4b2d      	ldr	r3, [pc, #180]	; (801cc30 <__ieee754_pow+0xa10>)
 801cb7a:	440b      	add	r3, r1
 801cb7c:	4303      	orrs	r3, r0
 801cb7e:	d00b      	beq.n	801cb98 <__ieee754_pow+0x978>
 801cb80:	a325      	add	r3, pc, #148	; (adr r3, 801cc18 <__ieee754_pow+0x9f8>)
 801cb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801cb8a:	f7e3 fd45 	bl	8000618 <__aeabi_dmul>
 801cb8e:	a322      	add	r3, pc, #136	; (adr r3, 801cc18 <__ieee754_pow+0x9f8>)
 801cb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb94:	f7ff bbdb 	b.w	801c34e <__ieee754_pow+0x12e>
 801cb98:	4622      	mov	r2, r4
 801cb9a:	462b      	mov	r3, r5
 801cb9c:	f7e3 fb84 	bl	80002a8 <__aeabi_dsub>
 801cba0:	4642      	mov	r2, r8
 801cba2:	464b      	mov	r3, r9
 801cba4:	f7e3 ffbe 	bl	8000b24 <__aeabi_dcmpge>
 801cba8:	2800      	cmp	r0, #0
 801cbaa:	f43f aef1 	beq.w	801c990 <__ieee754_pow+0x770>
 801cbae:	e7e7      	b.n	801cb80 <__ieee754_pow+0x960>
 801cbb0:	f04f 0a00 	mov.w	sl, #0
 801cbb4:	e718      	b.n	801c9e8 <__ieee754_pow+0x7c8>
 801cbb6:	4621      	mov	r1, r4
 801cbb8:	e7d4      	b.n	801cb64 <__ieee754_pow+0x944>
 801cbba:	2000      	movs	r0, #0
 801cbbc:	491a      	ldr	r1, [pc, #104]	; (801cc28 <__ieee754_pow+0xa08>)
 801cbbe:	f7ff bb8f 	b.w	801c2e0 <__ieee754_pow+0xc0>
 801cbc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 801cbc6:	f7ff bb8b 	b.w	801c2e0 <__ieee754_pow+0xc0>
 801cbca:	4630      	mov	r0, r6
 801cbcc:	4639      	mov	r1, r7
 801cbce:	f7ff bb87 	b.w	801c2e0 <__ieee754_pow+0xc0>
 801cbd2:	4693      	mov	fp, r2
 801cbd4:	f7ff bb98 	b.w	801c308 <__ieee754_pow+0xe8>
 801cbd8:	00000000 	.word	0x00000000
 801cbdc:	3fe62e43 	.word	0x3fe62e43
 801cbe0:	fefa39ef 	.word	0xfefa39ef
 801cbe4:	3fe62e42 	.word	0x3fe62e42
 801cbe8:	0ca86c39 	.word	0x0ca86c39
 801cbec:	be205c61 	.word	0xbe205c61
 801cbf0:	72bea4d0 	.word	0x72bea4d0
 801cbf4:	3e663769 	.word	0x3e663769
 801cbf8:	c5d26bf1 	.word	0xc5d26bf1
 801cbfc:	3ebbbd41 	.word	0x3ebbbd41
 801cc00:	af25de2c 	.word	0xaf25de2c
 801cc04:	3f11566a 	.word	0x3f11566a
 801cc08:	16bebd93 	.word	0x16bebd93
 801cc0c:	3f66c16c 	.word	0x3f66c16c
 801cc10:	5555553e 	.word	0x5555553e
 801cc14:	3fc55555 	.word	0x3fc55555
 801cc18:	c2f8f359 	.word	0xc2f8f359
 801cc1c:	01a56e1f 	.word	0x01a56e1f
 801cc20:	3fe00000 	.word	0x3fe00000
 801cc24:	000fffff 	.word	0x000fffff
 801cc28:	3ff00000 	.word	0x3ff00000
 801cc2c:	4090cbff 	.word	0x4090cbff
 801cc30:	3f6f3400 	.word	0x3f6f3400
 801cc34:	652b82fe 	.word	0x652b82fe
 801cc38:	3c971547 	.word	0x3c971547

0801cc3c <__ieee754_sqrt>:
 801cc3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cc40:	4955      	ldr	r1, [pc, #340]	; (801cd98 <__ieee754_sqrt+0x15c>)
 801cc42:	ec55 4b10 	vmov	r4, r5, d0
 801cc46:	43a9      	bics	r1, r5
 801cc48:	462b      	mov	r3, r5
 801cc4a:	462a      	mov	r2, r5
 801cc4c:	d112      	bne.n	801cc74 <__ieee754_sqrt+0x38>
 801cc4e:	ee10 2a10 	vmov	r2, s0
 801cc52:	ee10 0a10 	vmov	r0, s0
 801cc56:	4629      	mov	r1, r5
 801cc58:	f7e3 fcde 	bl	8000618 <__aeabi_dmul>
 801cc5c:	4602      	mov	r2, r0
 801cc5e:	460b      	mov	r3, r1
 801cc60:	4620      	mov	r0, r4
 801cc62:	4629      	mov	r1, r5
 801cc64:	f7e3 fb22 	bl	80002ac <__adddf3>
 801cc68:	4604      	mov	r4, r0
 801cc6a:	460d      	mov	r5, r1
 801cc6c:	ec45 4b10 	vmov	d0, r4, r5
 801cc70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cc74:	2d00      	cmp	r5, #0
 801cc76:	ee10 0a10 	vmov	r0, s0
 801cc7a:	4621      	mov	r1, r4
 801cc7c:	dc0f      	bgt.n	801cc9e <__ieee754_sqrt+0x62>
 801cc7e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801cc82:	4330      	orrs	r0, r6
 801cc84:	d0f2      	beq.n	801cc6c <__ieee754_sqrt+0x30>
 801cc86:	b155      	cbz	r5, 801cc9e <__ieee754_sqrt+0x62>
 801cc88:	ee10 2a10 	vmov	r2, s0
 801cc8c:	4620      	mov	r0, r4
 801cc8e:	4629      	mov	r1, r5
 801cc90:	f7e3 fb0a 	bl	80002a8 <__aeabi_dsub>
 801cc94:	4602      	mov	r2, r0
 801cc96:	460b      	mov	r3, r1
 801cc98:	f7e3 fde8 	bl	800086c <__aeabi_ddiv>
 801cc9c:	e7e4      	b.n	801cc68 <__ieee754_sqrt+0x2c>
 801cc9e:	151b      	asrs	r3, r3, #20
 801cca0:	d073      	beq.n	801cd8a <__ieee754_sqrt+0x14e>
 801cca2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801cca6:	07dd      	lsls	r5, r3, #31
 801cca8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801ccac:	bf48      	it	mi
 801ccae:	0fc8      	lsrmi	r0, r1, #31
 801ccb0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801ccb4:	bf44      	itt	mi
 801ccb6:	0049      	lslmi	r1, r1, #1
 801ccb8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801ccbc:	2500      	movs	r5, #0
 801ccbe:	1058      	asrs	r0, r3, #1
 801ccc0:	0fcb      	lsrs	r3, r1, #31
 801ccc2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801ccc6:	0049      	lsls	r1, r1, #1
 801ccc8:	2316      	movs	r3, #22
 801ccca:	462c      	mov	r4, r5
 801cccc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 801ccd0:	19a7      	adds	r7, r4, r6
 801ccd2:	4297      	cmp	r7, r2
 801ccd4:	bfde      	ittt	le
 801ccd6:	19bc      	addle	r4, r7, r6
 801ccd8:	1bd2      	suble	r2, r2, r7
 801ccda:	19ad      	addle	r5, r5, r6
 801ccdc:	0fcf      	lsrs	r7, r1, #31
 801ccde:	3b01      	subs	r3, #1
 801cce0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 801cce4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801cce8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801ccec:	d1f0      	bne.n	801ccd0 <__ieee754_sqrt+0x94>
 801ccee:	f04f 0c20 	mov.w	ip, #32
 801ccf2:	469e      	mov	lr, r3
 801ccf4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801ccf8:	42a2      	cmp	r2, r4
 801ccfa:	eb06 070e 	add.w	r7, r6, lr
 801ccfe:	dc02      	bgt.n	801cd06 <__ieee754_sqrt+0xca>
 801cd00:	d112      	bne.n	801cd28 <__ieee754_sqrt+0xec>
 801cd02:	428f      	cmp	r7, r1
 801cd04:	d810      	bhi.n	801cd28 <__ieee754_sqrt+0xec>
 801cd06:	2f00      	cmp	r7, #0
 801cd08:	eb07 0e06 	add.w	lr, r7, r6
 801cd0c:	da42      	bge.n	801cd94 <__ieee754_sqrt+0x158>
 801cd0e:	f1be 0f00 	cmp.w	lr, #0
 801cd12:	db3f      	blt.n	801cd94 <__ieee754_sqrt+0x158>
 801cd14:	f104 0801 	add.w	r8, r4, #1
 801cd18:	1b12      	subs	r2, r2, r4
 801cd1a:	428f      	cmp	r7, r1
 801cd1c:	bf88      	it	hi
 801cd1e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801cd22:	1bc9      	subs	r1, r1, r7
 801cd24:	4433      	add	r3, r6
 801cd26:	4644      	mov	r4, r8
 801cd28:	0052      	lsls	r2, r2, #1
 801cd2a:	f1bc 0c01 	subs.w	ip, ip, #1
 801cd2e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 801cd32:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801cd36:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801cd3a:	d1dd      	bne.n	801ccf8 <__ieee754_sqrt+0xbc>
 801cd3c:	430a      	orrs	r2, r1
 801cd3e:	d006      	beq.n	801cd4e <__ieee754_sqrt+0x112>
 801cd40:	1c5c      	adds	r4, r3, #1
 801cd42:	bf13      	iteet	ne
 801cd44:	3301      	addne	r3, #1
 801cd46:	3501      	addeq	r5, #1
 801cd48:	4663      	moveq	r3, ip
 801cd4a:	f023 0301 	bicne.w	r3, r3, #1
 801cd4e:	106a      	asrs	r2, r5, #1
 801cd50:	085b      	lsrs	r3, r3, #1
 801cd52:	07e9      	lsls	r1, r5, #31
 801cd54:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 801cd58:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801cd5c:	bf48      	it	mi
 801cd5e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801cd62:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 801cd66:	461c      	mov	r4, r3
 801cd68:	e780      	b.n	801cc6c <__ieee754_sqrt+0x30>
 801cd6a:	0aca      	lsrs	r2, r1, #11
 801cd6c:	3815      	subs	r0, #21
 801cd6e:	0549      	lsls	r1, r1, #21
 801cd70:	2a00      	cmp	r2, #0
 801cd72:	d0fa      	beq.n	801cd6a <__ieee754_sqrt+0x12e>
 801cd74:	02d6      	lsls	r6, r2, #11
 801cd76:	d50a      	bpl.n	801cd8e <__ieee754_sqrt+0x152>
 801cd78:	f1c3 0420 	rsb	r4, r3, #32
 801cd7c:	fa21 f404 	lsr.w	r4, r1, r4
 801cd80:	1e5d      	subs	r5, r3, #1
 801cd82:	4099      	lsls	r1, r3
 801cd84:	4322      	orrs	r2, r4
 801cd86:	1b43      	subs	r3, r0, r5
 801cd88:	e78b      	b.n	801cca2 <__ieee754_sqrt+0x66>
 801cd8a:	4618      	mov	r0, r3
 801cd8c:	e7f0      	b.n	801cd70 <__ieee754_sqrt+0x134>
 801cd8e:	0052      	lsls	r2, r2, #1
 801cd90:	3301      	adds	r3, #1
 801cd92:	e7ef      	b.n	801cd74 <__ieee754_sqrt+0x138>
 801cd94:	46a0      	mov	r8, r4
 801cd96:	e7bf      	b.n	801cd18 <__ieee754_sqrt+0xdc>
 801cd98:	7ff00000 	.word	0x7ff00000

0801cd9c <fabs>:
 801cd9c:	ec51 0b10 	vmov	r0, r1, d0
 801cda0:	ee10 2a10 	vmov	r2, s0
 801cda4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801cda8:	ec43 2b10 	vmov	d0, r2, r3
 801cdac:	4770      	bx	lr

0801cdae <finite>:
 801cdae:	ee10 3a90 	vmov	r3, s1
 801cdb2:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 801cdb6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801cdba:	0fc0      	lsrs	r0, r0, #31
 801cdbc:	4770      	bx	lr

0801cdbe <matherr>:
 801cdbe:	2000      	movs	r0, #0
 801cdc0:	4770      	bx	lr
 801cdc2:	0000      	movs	r0, r0
 801cdc4:	0000      	movs	r0, r0
	...

0801cdc8 <nan>:
 801cdc8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801cdd0 <nan+0x8>
 801cdcc:	4770      	bx	lr
 801cdce:	bf00      	nop
 801cdd0:	00000000 	.word	0x00000000
 801cdd4:	7ff80000 	.word	0x7ff80000

0801cdd8 <rint>:
 801cdd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801cdda:	ec51 0b10 	vmov	r0, r1, d0
 801cdde:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801cde2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801cde6:	2e13      	cmp	r6, #19
 801cde8:	460b      	mov	r3, r1
 801cdea:	ee10 4a10 	vmov	r4, s0
 801cdee:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801cdf2:	dc56      	bgt.n	801cea2 <rint+0xca>
 801cdf4:	2e00      	cmp	r6, #0
 801cdf6:	da2b      	bge.n	801ce50 <rint+0x78>
 801cdf8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801cdfc:	4302      	orrs	r2, r0
 801cdfe:	d023      	beq.n	801ce48 <rint+0x70>
 801ce00:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801ce04:	4302      	orrs	r2, r0
 801ce06:	4254      	negs	r4, r2
 801ce08:	4314      	orrs	r4, r2
 801ce0a:	0c4b      	lsrs	r3, r1, #17
 801ce0c:	0b24      	lsrs	r4, r4, #12
 801ce0e:	045b      	lsls	r3, r3, #17
 801ce10:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801ce14:	ea44 0103 	orr.w	r1, r4, r3
 801ce18:	460b      	mov	r3, r1
 801ce1a:	492f      	ldr	r1, [pc, #188]	; (801ced8 <rint+0x100>)
 801ce1c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 801ce20:	e9d1 6700 	ldrd	r6, r7, [r1]
 801ce24:	4602      	mov	r2, r0
 801ce26:	4639      	mov	r1, r7
 801ce28:	4630      	mov	r0, r6
 801ce2a:	f7e3 fa3f 	bl	80002ac <__adddf3>
 801ce2e:	e9cd 0100 	strd	r0, r1, [sp]
 801ce32:	463b      	mov	r3, r7
 801ce34:	4632      	mov	r2, r6
 801ce36:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ce3a:	f7e3 fa35 	bl	80002a8 <__aeabi_dsub>
 801ce3e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ce42:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801ce46:	4639      	mov	r1, r7
 801ce48:	ec41 0b10 	vmov	d0, r0, r1
 801ce4c:	b003      	add	sp, #12
 801ce4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ce50:	4a22      	ldr	r2, [pc, #136]	; (801cedc <rint+0x104>)
 801ce52:	4132      	asrs	r2, r6
 801ce54:	ea01 0702 	and.w	r7, r1, r2
 801ce58:	4307      	orrs	r7, r0
 801ce5a:	d0f5      	beq.n	801ce48 <rint+0x70>
 801ce5c:	0852      	lsrs	r2, r2, #1
 801ce5e:	4011      	ands	r1, r2
 801ce60:	430c      	orrs	r4, r1
 801ce62:	d00b      	beq.n	801ce7c <rint+0xa4>
 801ce64:	ea23 0202 	bic.w	r2, r3, r2
 801ce68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801ce6c:	2e13      	cmp	r6, #19
 801ce6e:	fa43 f306 	asr.w	r3, r3, r6
 801ce72:	bf0c      	ite	eq
 801ce74:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 801ce78:	2400      	movne	r4, #0
 801ce7a:	4313      	orrs	r3, r2
 801ce7c:	4916      	ldr	r1, [pc, #88]	; (801ced8 <rint+0x100>)
 801ce7e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801ce82:	4622      	mov	r2, r4
 801ce84:	e9d5 4500 	ldrd	r4, r5, [r5]
 801ce88:	4620      	mov	r0, r4
 801ce8a:	4629      	mov	r1, r5
 801ce8c:	f7e3 fa0e 	bl	80002ac <__adddf3>
 801ce90:	e9cd 0100 	strd	r0, r1, [sp]
 801ce94:	4622      	mov	r2, r4
 801ce96:	462b      	mov	r3, r5
 801ce98:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ce9c:	f7e3 fa04 	bl	80002a8 <__aeabi_dsub>
 801cea0:	e7d2      	b.n	801ce48 <rint+0x70>
 801cea2:	2e33      	cmp	r6, #51	; 0x33
 801cea4:	dd07      	ble.n	801ceb6 <rint+0xde>
 801cea6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801ceaa:	d1cd      	bne.n	801ce48 <rint+0x70>
 801ceac:	ee10 2a10 	vmov	r2, s0
 801ceb0:	f7e3 f9fc 	bl	80002ac <__adddf3>
 801ceb4:	e7c8      	b.n	801ce48 <rint+0x70>
 801ceb6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 801ceba:	f04f 32ff 	mov.w	r2, #4294967295
 801cebe:	40f2      	lsrs	r2, r6
 801cec0:	4210      	tst	r0, r2
 801cec2:	d0c1      	beq.n	801ce48 <rint+0x70>
 801cec4:	0852      	lsrs	r2, r2, #1
 801cec6:	4210      	tst	r0, r2
 801cec8:	bf1f      	itttt	ne
 801ceca:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801cece:	ea20 0202 	bicne.w	r2, r0, r2
 801ced2:	4134      	asrne	r4, r6
 801ced4:	4314      	orrne	r4, r2
 801ced6:	e7d1      	b.n	801ce7c <rint+0xa4>
 801ced8:	08020dc8 	.word	0x08020dc8
 801cedc:	000fffff 	.word	0x000fffff

0801cee0 <scalbn>:
 801cee0:	b570      	push	{r4, r5, r6, lr}
 801cee2:	ec55 4b10 	vmov	r4, r5, d0
 801cee6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801ceea:	4606      	mov	r6, r0
 801ceec:	462b      	mov	r3, r5
 801ceee:	b9aa      	cbnz	r2, 801cf1c <scalbn+0x3c>
 801cef0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801cef4:	4323      	orrs	r3, r4
 801cef6:	d03b      	beq.n	801cf70 <scalbn+0x90>
 801cef8:	4b31      	ldr	r3, [pc, #196]	; (801cfc0 <scalbn+0xe0>)
 801cefa:	4629      	mov	r1, r5
 801cefc:	2200      	movs	r2, #0
 801cefe:	ee10 0a10 	vmov	r0, s0
 801cf02:	f7e3 fb89 	bl	8000618 <__aeabi_dmul>
 801cf06:	4b2f      	ldr	r3, [pc, #188]	; (801cfc4 <scalbn+0xe4>)
 801cf08:	429e      	cmp	r6, r3
 801cf0a:	4604      	mov	r4, r0
 801cf0c:	460d      	mov	r5, r1
 801cf0e:	da12      	bge.n	801cf36 <scalbn+0x56>
 801cf10:	a327      	add	r3, pc, #156	; (adr r3, 801cfb0 <scalbn+0xd0>)
 801cf12:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf16:	f7e3 fb7f 	bl	8000618 <__aeabi_dmul>
 801cf1a:	e009      	b.n	801cf30 <scalbn+0x50>
 801cf1c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801cf20:	428a      	cmp	r2, r1
 801cf22:	d10c      	bne.n	801cf3e <scalbn+0x5e>
 801cf24:	ee10 2a10 	vmov	r2, s0
 801cf28:	4620      	mov	r0, r4
 801cf2a:	4629      	mov	r1, r5
 801cf2c:	f7e3 f9be 	bl	80002ac <__adddf3>
 801cf30:	4604      	mov	r4, r0
 801cf32:	460d      	mov	r5, r1
 801cf34:	e01c      	b.n	801cf70 <scalbn+0x90>
 801cf36:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801cf3a:	460b      	mov	r3, r1
 801cf3c:	3a36      	subs	r2, #54	; 0x36
 801cf3e:	4432      	add	r2, r6
 801cf40:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801cf44:	428a      	cmp	r2, r1
 801cf46:	dd0b      	ble.n	801cf60 <scalbn+0x80>
 801cf48:	ec45 4b11 	vmov	d1, r4, r5
 801cf4c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 801cfb8 <scalbn+0xd8>
 801cf50:	f000 f83c 	bl	801cfcc <copysign>
 801cf54:	a318      	add	r3, pc, #96	; (adr r3, 801cfb8 <scalbn+0xd8>)
 801cf56:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf5a:	ec51 0b10 	vmov	r0, r1, d0
 801cf5e:	e7da      	b.n	801cf16 <scalbn+0x36>
 801cf60:	2a00      	cmp	r2, #0
 801cf62:	dd08      	ble.n	801cf76 <scalbn+0x96>
 801cf64:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801cf68:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801cf6c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801cf70:	ec45 4b10 	vmov	d0, r4, r5
 801cf74:	bd70      	pop	{r4, r5, r6, pc}
 801cf76:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801cf7a:	da0d      	bge.n	801cf98 <scalbn+0xb8>
 801cf7c:	f24c 3350 	movw	r3, #50000	; 0xc350
 801cf80:	429e      	cmp	r6, r3
 801cf82:	ec45 4b11 	vmov	d1, r4, r5
 801cf86:	dce1      	bgt.n	801cf4c <scalbn+0x6c>
 801cf88:	ed9f 0b09 	vldr	d0, [pc, #36]	; 801cfb0 <scalbn+0xd0>
 801cf8c:	f000 f81e 	bl	801cfcc <copysign>
 801cf90:	a307      	add	r3, pc, #28	; (adr r3, 801cfb0 <scalbn+0xd0>)
 801cf92:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf96:	e7e0      	b.n	801cf5a <scalbn+0x7a>
 801cf98:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801cf9c:	3236      	adds	r2, #54	; 0x36
 801cf9e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801cfa2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801cfa6:	4620      	mov	r0, r4
 801cfa8:	4629      	mov	r1, r5
 801cfaa:	2200      	movs	r2, #0
 801cfac:	4b06      	ldr	r3, [pc, #24]	; (801cfc8 <scalbn+0xe8>)
 801cfae:	e7b2      	b.n	801cf16 <scalbn+0x36>
 801cfb0:	c2f8f359 	.word	0xc2f8f359
 801cfb4:	01a56e1f 	.word	0x01a56e1f
 801cfb8:	8800759c 	.word	0x8800759c
 801cfbc:	7e37e43c 	.word	0x7e37e43c
 801cfc0:	43500000 	.word	0x43500000
 801cfc4:	ffff3cb0 	.word	0xffff3cb0
 801cfc8:	3c900000 	.word	0x3c900000

0801cfcc <copysign>:
 801cfcc:	ec51 0b10 	vmov	r0, r1, d0
 801cfd0:	ee11 0a90 	vmov	r0, s3
 801cfd4:	ee10 2a10 	vmov	r2, s0
 801cfd8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801cfdc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 801cfe0:	ea41 0300 	orr.w	r3, r1, r0
 801cfe4:	ec43 2b10 	vmov	d0, r2, r3
 801cfe8:	4770      	bx	lr
	...

0801cfec <__errno>:
 801cfec:	4b01      	ldr	r3, [pc, #4]	; (801cff4 <__errno+0x8>)
 801cfee:	6818      	ldr	r0, [r3, #0]
 801cff0:	4770      	bx	lr
 801cff2:	bf00      	nop
 801cff4:	20000074 	.word	0x20000074

0801cff8 <_init>:
 801cff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cffa:	bf00      	nop
 801cffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cffe:	bc08      	pop	{r3}
 801d000:	469e      	mov	lr, r3
 801d002:	4770      	bx	lr

0801d004 <_fini>:
 801d004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d006:	bf00      	nop
 801d008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d00a:	bc08      	pop	{r3}
 801d00c:	469e      	mov	lr, r3
 801d00e:	4770      	bx	lr
