Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Apr 11 13:43:31 2024
| Host         : PTO0703 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.824        0.000                      0                  260        0.089        0.000                      0                  260        3.750        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.824        0.000                      0                  260        0.089        0.000                      0                  260        3.750        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 3.769ns (52.391%)  route 3.425ns (47.609%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  receiver/baudCnt.count_reg[1]/Q
                         net (fo=2, routed)           0.947     6.609    receiver/count[1]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.265 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    receiver/count1_carry_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 f  receiver/count1_carry__0/O[2]
                         net (fo=2, routed)           0.815     8.319    receiver/count1[7]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.302     8.621 r  receiver/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.621    receiver/count0_carry__0_i_1_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.022 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    receiver/count0_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.136    receiver/count0_carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.358 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.641    10.000    receiver/count0_carry__2_n_7
    SLICE_X59Y93         LUT1 (Prop_lut1_I0_O)        0.299    10.299 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.831 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.831    receiver/count0__33_carry__2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.988 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.021    12.009    receiver/count0__33_carry__3_n_2
    SLICE_X60Y91         LUT3 (Prop_lut3_I1_O)        0.329    12.338 r  receiver/baudCnt.count[5]_i_1/O
                         net (fo=1, routed)           0.000    12.338    receiver/p_1_in[5]
    SLICE_X60Y91         FDRE                                         r  receiver/baudCnt.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.507    14.848    receiver/clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  receiver/baudCnt.count_reg[5]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)        0.077    15.162    receiver/baudCnt.count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 3.769ns (52.393%)  route 3.425ns (47.607%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  receiver/baudCnt.count_reg[1]/Q
                         net (fo=2, routed)           0.947     6.609    receiver/count[1]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.265 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    receiver/count1_carry_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 f  receiver/count1_carry__0/O[2]
                         net (fo=2, routed)           0.815     8.319    receiver/count1[7]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.302     8.621 r  receiver/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.621    receiver/count0_carry__0_i_1_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.022 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    receiver/count0_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.136    receiver/count0_carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.358 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.641    10.000    receiver/count0_carry__2_n_7
    SLICE_X59Y93         LUT1 (Prop_lut1_I0_O)        0.299    10.299 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.831 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.831    receiver/count0__33_carry__2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.988 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.021    12.009    receiver/count0__33_carry__3_n_2
    SLICE_X60Y91         LUT3 (Prop_lut3_I1_O)        0.329    12.338 r  receiver/baudCnt.count[7]_i_1/O
                         net (fo=1, routed)           0.000    12.338    receiver/p_1_in[7]
    SLICE_X60Y91         FDRE                                         r  receiver/baudCnt.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.507    14.848    receiver/clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  receiver/baudCnt.count_reg[7]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)        0.081    15.166    receiver/baudCnt.count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 3.795ns (52.563%)  route 3.425ns (47.437%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  receiver/baudCnt.count_reg[1]/Q
                         net (fo=2, routed)           0.947     6.609    receiver/count[1]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.265 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    receiver/count1_carry_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 f  receiver/count1_carry__0/O[2]
                         net (fo=2, routed)           0.815     8.319    receiver/count1[7]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.302     8.621 r  receiver/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.621    receiver/count0_carry__0_i_1_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.022 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    receiver/count0_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.136    receiver/count0_carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.358 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.641    10.000    receiver/count0_carry__2_n_7
    SLICE_X59Y93         LUT1 (Prop_lut1_I0_O)        0.299    10.299 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.831 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.831    receiver/count0__33_carry__2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.988 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.021    12.009    receiver/count0__33_carry__3_n_2
    SLICE_X60Y91         LUT3 (Prop_lut3_I1_O)        0.355    12.364 r  receiver/baudCnt.count[6]_i_1/O
                         net (fo=1, routed)           0.000    12.364    receiver/p_1_in[6]
    SLICE_X60Y91         FDRE                                         r  receiver/baudCnt.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.507    14.848    receiver/clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  receiver/baudCnt.count_reg[6]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)        0.118    15.203    receiver/baudCnt.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 3.795ns (52.564%)  route 3.425ns (47.436%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  receiver/baudCnt.count_reg[1]/Q
                         net (fo=2, routed)           0.947     6.609    receiver/count[1]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.265 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    receiver/count1_carry_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 f  receiver/count1_carry__0/O[2]
                         net (fo=2, routed)           0.815     8.319    receiver/count1[7]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.302     8.621 r  receiver/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.621    receiver/count0_carry__0_i_1_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.022 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    receiver/count0_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.136    receiver/count0_carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.358 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.641    10.000    receiver/count0_carry__2_n_7
    SLICE_X59Y93         LUT1 (Prop_lut1_I0_O)        0.299    10.299 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.831 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.831    receiver/count0__33_carry__2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.988 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.021    12.009    receiver/count0__33_carry__3_n_2
    SLICE_X60Y91         LUT3 (Prop_lut3_I1_O)        0.355    12.364 r  receiver/baudCnt.count[8]_i_1/O
                         net (fo=1, routed)           0.000    12.364    receiver/p_1_in[8]
    SLICE_X60Y91         FDRE                                         r  receiver/baudCnt.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.507    14.848    receiver/clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  receiver/baudCnt.count_reg[8]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)        0.118    15.203    receiver/baudCnt.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 3.769ns (52.674%)  route 3.386ns (47.326%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  receiver/baudCnt.count_reg[1]/Q
                         net (fo=2, routed)           0.947     6.609    receiver/count[1]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.265 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    receiver/count1_carry_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 f  receiver/count1_carry__0/O[2]
                         net (fo=2, routed)           0.815     8.319    receiver/count1[7]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.302     8.621 r  receiver/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.621    receiver/count0_carry__0_i_1_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.022 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    receiver/count0_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.136    receiver/count0_carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.358 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.641    10.000    receiver/count0_carry__2_n_7
    SLICE_X59Y93         LUT1 (Prop_lut1_I0_O)        0.299    10.299 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.831 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.831    receiver/count0__33_carry__2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.988 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          0.983    11.970    receiver/count0__33_carry__3_n_2
    SLICE_X60Y92         LUT3 (Prop_lut3_I1_O)        0.329    12.299 r  receiver/baudCnt.count[11]_i_1/O
                         net (fo=1, routed)           0.000    12.299    receiver/p_1_in[11]
    SLICE_X60Y92         FDRE                                         r  receiver/baudCnt.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.507    14.848    receiver/clk_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  receiver/baudCnt.count_reg[11]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y92         FDRE (Setup_fdre_C_D)        0.081    15.166    receiver/baudCnt.count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 3.795ns (52.845%)  route 3.386ns (47.155%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  receiver/baudCnt.count_reg[1]/Q
                         net (fo=2, routed)           0.947     6.609    receiver/count[1]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.265 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    receiver/count1_carry_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 f  receiver/count1_carry__0/O[2]
                         net (fo=2, routed)           0.815     8.319    receiver/count1[7]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.302     8.621 r  receiver/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.621    receiver/count0_carry__0_i_1_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.022 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    receiver/count0_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.136    receiver/count0_carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.358 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.641    10.000    receiver/count0_carry__2_n_7
    SLICE_X59Y93         LUT1 (Prop_lut1_I0_O)        0.299    10.299 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.831 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.831    receiver/count0__33_carry__2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.988 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          0.983    11.970    receiver/count0__33_carry__3_n_2
    SLICE_X60Y92         LUT3 (Prop_lut3_I1_O)        0.355    12.325 r  receiver/baudCnt.count[12]_i_1/O
                         net (fo=1, routed)           0.000    12.325    receiver/p_1_in[12]
    SLICE_X60Y92         FDRE                                         r  receiver/baudCnt.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.507    14.848    receiver/clk_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  receiver/baudCnt.count_reg[12]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y92         FDRE (Setup_fdre_C_D)        0.118    15.203    receiver/baudCnt.count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 3.826ns (53.365%)  route 3.343ns (46.635%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  receiver/baudCnt.count_reg[1]/Q
                         net (fo=2, routed)           0.947     6.609    receiver/count[1]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.265 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    receiver/count1_carry_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 f  receiver/count1_carry__0/O[2]
                         net (fo=2, routed)           0.815     8.319    receiver/count1[7]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.302     8.621 r  receiver/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.621    receiver/count0_carry__0_i_1_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.022 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    receiver/count0_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.136    receiver/count0_carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.358 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.641    10.000    receiver/count0_carry__2_n_7
    SLICE_X59Y93         LUT1 (Prop_lut1_I0_O)        0.299    10.299 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.831 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.831    receiver/count0__33_carry__2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.053 r  receiver/count0__33_carry__3/O[0]
                         net (fo=1, routed)           0.940    11.992    receiver/count0__33_carry__3_n_7
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.321    12.313 r  receiver/baudCnt.count[16]_i_1/O
                         net (fo=1, routed)           0.000    12.313    receiver/p_1_in[16]
    SLICE_X60Y93         FDRE                                         r  receiver/baudCnt.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.508    14.849    receiver/clk_IBUF_BUFG
    SLICE_X60Y93         FDRE                                         r  receiver/baudCnt.count_reg[16]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.118    15.204    receiver/baudCnt.count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 3.783ns (52.918%)  route 3.366ns (47.082%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  receiver/baudCnt.count_reg[1]/Q
                         net (fo=2, routed)           0.947     6.609    receiver/count[1]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.265 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    receiver/count1_carry_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 f  receiver/count1_carry__0/O[2]
                         net (fo=2, routed)           0.815     8.319    receiver/count1[7]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.302     8.621 r  receiver/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.621    receiver/count0_carry__0_i_1_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.022 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    receiver/count0_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.335 f  receiver/count0_carry__1/O[3]
                         net (fo=2, routed)           0.657     9.992    receiver/count0_carry__1_n_4
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.306    10.298 r  receiver/count0__33_carry__1_i_1/O
                         net (fo=1, routed)           0.000    10.298    receiver/count0__33_carry__1_i_1_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.699 r  receiver/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.699    receiver/count0__33_carry__1_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.012 r  receiver/count0__33_carry__2/O[3]
                         net (fo=1, routed)           0.947    11.959    receiver/count0__33_carry__2_n_4
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.334    12.293 r  receiver/baudCnt.count[15]_i_1/O
                         net (fo=1, routed)           0.000    12.293    receiver/p_1_in[15]
    SLICE_X60Y93         FDRE                                         r  receiver/baudCnt.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.508    14.849    receiver/clk_IBUF_BUFG
    SLICE_X60Y93         FDRE                                         r  receiver/baudCnt.count_reg[15]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.118    15.204    receiver/baudCnt.count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 3.769ns (53.011%)  route 3.341ns (46.989%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  receiver/baudCnt.count_reg[1]/Q
                         net (fo=2, routed)           0.947     6.609    receiver/count[1]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.265 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    receiver/count1_carry_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 f  receiver/count1_carry__0/O[2]
                         net (fo=2, routed)           0.815     8.319    receiver/count1[7]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.302     8.621 r  receiver/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.621    receiver/count0_carry__0_i_1_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.022 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    receiver/count0_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.136    receiver/count0_carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.358 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.641    10.000    receiver/count0_carry__2_n_7
    SLICE_X59Y93         LUT1 (Prop_lut1_I0_O)        0.299    10.299 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.831 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.831    receiver/count0__33_carry__2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.988 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          0.937    11.925    receiver/count0__33_carry__3_n_2
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.329    12.254 r  receiver/baudCnt.count[3]_i_1/O
                         net (fo=1, routed)           0.000    12.254    receiver/p_1_in[3]
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.506    14.847    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[3]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)        0.081    15.190    receiver/baudCnt.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 3.769ns (53.094%)  route 3.330ns (46.906%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.144    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  receiver/baudCnt.count_reg[1]/Q
                         net (fo=2, routed)           0.947     6.609    receiver/count[1]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.265 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    receiver/count1_carry_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 f  receiver/count1_carry__0/O[2]
                         net (fo=2, routed)           0.815     8.319    receiver/count1[7]
    SLICE_X58Y91         LUT1 (Prop_lut1_I0_O)        0.302     8.621 r  receiver/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.621    receiver/count0_carry__0_i_1_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.022 r  receiver/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    receiver/count0_carry__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.136    receiver/count0_carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.358 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.641    10.000    receiver/count0_carry__2_n_7
    SLICE_X59Y93         LUT1 (Prop_lut1_I0_O)        0.299    10.299 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.299    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.831 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.831    receiver/count0__33_carry__2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.988 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          0.926    11.914    receiver/count0__33_carry__3_n_2
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.329    12.243 r  receiver/baudCnt.count[1]_i_1/O
                         net (fo=1, routed)           0.000    12.243    receiver/p_1_in[1]
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.506    14.847    receiver/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  receiver/baudCnt.count_reg[1]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)        0.077    15.186    receiver/baudCnt.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  2.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.332%)  route 0.295ns (67.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    fifo/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo/wrPointer_reg[0]/Q
                         net (fo=30, routed)          0.295     1.907    fifo/regFile_reg_0_15_6_7/A0
    SLICE_X64Y85         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.986    fifo/regFile_reg_0_15_6_7/WCLK
    SLICE_X64Y85         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    fifo/regFile_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.332%)  route 0.295ns (67.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    fifo/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo/wrPointer_reg[0]/Q
                         net (fo=30, routed)          0.295     1.907    fifo/regFile_reg_0_15_6_7/A0
    SLICE_X64Y85         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.986    fifo/regFile_reg_0_15_6_7/WCLK
    SLICE_X64Y85         RAMD32                                       r  fifo/regFile_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    fifo/regFile_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.332%)  route 0.295ns (67.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    fifo/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo/wrPointer_reg[0]/Q
                         net (fo=30, routed)          0.295     1.907    fifo/regFile_reg_0_15_6_7__0/A0
    SLICE_X64Y85         RAMD32                                       r  fifo/regFile_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.986    fifo/regFile_reg_0_15_6_7__0/WCLK
    SLICE_X64Y85         RAMD32                                       r  fifo/regFile_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    fifo/regFile_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.332%)  route 0.295ns (67.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    fifo/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo/wrPointer_reg[0]/Q
                         net (fo=30, routed)          0.295     1.907    fifo/regFile_reg_0_15_6_7__0/A0
    SLICE_X64Y85         RAMD32                                       r  fifo/regFile_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.986    fifo/regFile_reg_0_15_6_7__0/WCLK
    SLICE_X64Y85         RAMD32                                       r  fifo/regFile_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    fifo/regFile_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 receiver/fsmd.RxDShf_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    receiver/clk_IBUF_BUFG
    SLICE_X63Y86         FDSE                                         r  receiver/fsmd.RxDShf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  receiver/fsmd.RxDShf_reg[4]/Q
                         net (fo=3, routed)           0.112     1.725    fifo/regFile_reg_0_15_0_5/DIB1
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.986    fifo/regFile_reg_0_15_0_5/WCLK
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.611    fifo/regFile_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.422%)  route 0.322ns (69.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    fifo/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo/wrPointer_reg[0]/Q
                         net (fo=30, routed)          0.322     1.935    fifo/regFile_reg_0_15_0_5/ADDRD0
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.986    fifo/regFile_reg_0_15_0_5/WCLK
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    fifo/regFile_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.422%)  route 0.322ns (69.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    fifo/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo/wrPointer_reg[0]/Q
                         net (fo=30, routed)          0.322     1.935    fifo/regFile_reg_0_15_0_5/ADDRD0
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.986    fifo/regFile_reg_0_15_0_5/WCLK
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    fifo/regFile_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.422%)  route 0.322ns (69.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    fifo/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo/wrPointer_reg[0]/Q
                         net (fo=30, routed)          0.322     1.935    fifo/regFile_reg_0_15_0_5/ADDRD0
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.986    fifo/regFile_reg_0_15_0_5/WCLK
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    fifo/regFile_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.422%)  route 0.322ns (69.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    fifo/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo/wrPointer_reg[0]/Q
                         net (fo=30, routed)          0.322     1.935    fifo/regFile_reg_0_15_0_5/ADDRD0
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.986    fifo/regFile_reg_0_15_0_5/WCLK
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    fifo/regFile_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fifo/wrPointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/regFile_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.422%)  route 0.322ns (69.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    fifo/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  fifo/wrPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo/wrPointer_reg[0]/Q
                         net (fo=30, routed)          0.322     1.935    fifo/regFile_reg_0_15_0_5/ADDRD0
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.986    fifo/regFile_reg_0_15_0_5/WCLK
    SLICE_X64Y86         RAMD32                                       r  fifo/regFile_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y86         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    fifo/regFile_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y87   TxEnSynchronizer/aux_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y87   TxEnSynchronizer/aux_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y85   displayInterface/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y87   displayInterface/count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y87   displayInterface/count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y87   displayInterface/count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y88   displayInterface/count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y88   displayInterface/count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y88   displayInterface/count_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y86   fifo/regFile_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo/wrPointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.920ns  (logic 4.886ns (35.105%)  route 9.033ns (64.895%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    fifo/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  fifo/wrPointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  fifo/wrPointer_reg[3]/Q
                         net (fo=16, routed)          1.151     6.808    fifo/wrPointer[3]
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.152     6.960 r  fifo/wrPointer[3]_i_2/O
                         net (fo=3, routed)           0.777     7.737    fifo/nextWrPointer[3]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.348     8.085 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.644     9.729    fifo/numData[3]
    SLICE_X60Y69         LUT4 (Prop_lut4_I3_O)        0.150     9.879 r  fifo/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.461    15.340    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.718    19.059 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.059    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.714ns  (logic 4.647ns (33.884%)  route 9.067ns (66.116%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    fifo/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  fifo/wrPointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  fifo/wrPointer_reg[3]/Q
                         net (fo=16, routed)          1.151     6.808    fifo/wrPointer[3]
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.152     6.960 r  fifo/wrPointer[3]_i_2/O
                         net (fo=3, routed)           0.777     7.737    fifo/nextWrPointer[3]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.348     8.085 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.809     9.894    fifo/numData[3]
    SLICE_X60Y69         LUT6 (Prop_lut6_I1_O)        0.124    10.018 r  fifo/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.330    15.348    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    18.852 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.852    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.672ns  (logic 4.646ns (33.983%)  route 9.026ns (66.017%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    fifo/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  fifo/wrPointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  fifo/wrPointer_reg[3]/Q
                         net (fo=16, routed)          1.151     6.808    fifo/wrPointer[3]
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.152     6.960 r  fifo/wrPointer[3]_i_2/O
                         net (fo=3, routed)           0.777     7.737    fifo/nextWrPointer[3]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.348     8.085 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.622     9.706    fifo/numData[3]
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  fifo/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           5.476    15.307    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    18.811 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.811    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.605ns  (logic 4.873ns (35.816%)  route 8.732ns (64.184%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    fifo/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  fifo/wrPointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  fifo/wrPointer_reg[3]/Q
                         net (fo=16, routed)          1.151     6.808    fifo/wrPointer[3]
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.152     6.960 r  fifo/wrPointer[3]_i_2/O
                         net (fo=3, routed)           0.777     7.737    fifo/nextWrPointer[3]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.348     8.085 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.847     8.932    fifo/numData[3]
    SLICE_X60Y84         LUT2 (Prop_lut2_I0_O)        0.150     9.082 r  fifo/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.957    15.039    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.705    18.743 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.743    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.164ns  (logic 4.648ns (35.310%)  route 8.516ns (64.690%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    fifo/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  fifo/wrPointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  fifo/wrPointer_reg[3]/Q
                         net (fo=16, routed)          1.151     6.808    fifo/wrPointer[3]
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.152     6.960 r  fifo/wrPointer[3]_i_2/O
                         net (fo=3, routed)           0.777     7.737    fifo/nextWrPointer[3]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.348     8.085 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.250     9.335    fifo/numData[3]
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.459 r  fifo/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.337    14.797    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    18.303 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.303    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.043ns  (logic 4.651ns (35.660%)  route 8.392ns (64.340%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    fifo/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  fifo/wrPointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  fifo/wrPointer_reg[3]/Q
                         net (fo=16, routed)          1.151     6.808    fifo/wrPointer[3]
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.152     6.960 r  fifo/wrPointer[3]_i_2/O
                         net (fo=3, routed)           0.777     7.737    fifo/nextWrPointer[3]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.348     8.085 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.634     9.719    fifo/numData[3]
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.124     9.843 r  fifo/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.829    14.672    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    18.181 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.181    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.773ns  (logic 4.643ns (36.349%)  route 8.130ns (63.651%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    fifo/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  fifo/wrPointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  fifo/wrPointer_reg[3]/Q
                         net (fo=16, routed)          1.151     6.808    fifo/wrPointer[3]
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.152     6.960 r  fifo/wrPointer[3]_i_2/O
                         net (fo=3, routed)           0.777     7.737    fifo/nextWrPointer[3]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.348     8.085 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.239     9.324    fifo/numData[3]
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.448 r  fifo/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.963    14.411    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    17.912 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.912    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.533ns  (logic 4.672ns (37.274%)  route 7.862ns (62.726%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    fifo/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  fifo/wrPointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  fifo/wrPointer_reg[3]/Q
                         net (fo=16, routed)          1.151     6.808    fifo/wrPointer[3]
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.152     6.960 r  fifo/wrPointer[3]_i_2/O
                         net (fo=3, routed)           0.777     7.737    fifo/nextWrPointer[3]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.348     8.085 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.644     9.729    fifo/numData[3]
    SLICE_X60Y69         LUT4 (Prop_lut4_I1_O)        0.124     9.853 r  fifo/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.289    14.143    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    17.672 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.672    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.355ns  (logic 4.651ns (37.641%)  route 7.704ns (62.359%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    fifo/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  fifo/wrPointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  fifo/wrPointer_reg[3]/Q
                         net (fo=16, routed)          1.151     6.808    fifo/wrPointer[3]
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.152     6.960 r  fifo/wrPointer[3]_i_2/O
                         net (fo=3, routed)           0.777     7.737    fifo/nextWrPointer[3]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.348     8.085 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.250     9.335    fifo/numData[3]
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.124     9.459 r  fifo/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.526    13.985    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    17.494 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.494    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/wrPointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.525ns  (logic 4.898ns (42.498%)  route 6.627ns (57.502%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    fifo/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  fifo/wrPointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  fifo/wrPointer_reg[3]/Q
                         net (fo=16, routed)          1.151     6.808    fifo/wrPointer[3]
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.152     6.960 r  fifo/wrPointer[3]_i_2/O
                         net (fo=3, routed)           0.777     7.737    fifo/nextWrPointer[3]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.348     8.085 r  fifo/leds_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.634     9.719    fifo/numData[3]
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.152     9.871 r  fifo/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.064    12.936    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.728    16.664 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.664    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo/isFull_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.386ns (77.111%)  route 0.412ns (22.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    fifo/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  fifo/isFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  fifo/isFull_reg/Q
                         net (fo=20, routed)          0.412     2.048    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.270 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.270    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/isFull_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.428ns (65.719%)  route 0.745ns (34.281%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    fifo/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  fifo/isFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  fifo/isFull_reg/Q
                         net (fo=20, routed)          0.412     2.049    fifo/leds_OBUF[15]
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.045     2.094 r  fifo/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.426    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.645 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.645    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/isFull_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.425ns (59.660%)  route 0.964ns (40.340%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    fifo/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  fifo/isFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  fifo/isFull_reg/Q
                         net (fo=20, routed)          0.537     2.173    fifo/leds_OBUF[15]
    SLICE_X64Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.218 r  fifo/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.427     2.645    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.862 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.862    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/isFull_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.482ns (59.706%)  route 1.000ns (40.294%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    fifo/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  fifo/isFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  fifo/isFull_reg/Q
                         net (fo=20, routed)          0.576     2.212    fifo/leds_OBUF[15]
    SLICE_X64Y74         LUT4 (Prop_lut4_I3_O)        0.044     2.256 r  fifo/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.425     2.681    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.274     3.955 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.955    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.390ns (50.211%)  route 1.378ns (49.789%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    displayInterface/clk_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  displayInterface/index_reg[0]/Q
                         net (fo=11, routed)          0.307     1.919    displayInterface/index_reg[0]_0
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.964 r  displayInterface/an_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.072     3.036    an_n_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.240 r  an_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.240    an_n[0]
    U2                                                                r  an_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/isFull_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.435ns (51.307%)  route 1.362ns (48.693%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    fifo/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  fifo/isFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  fifo/isFull_reg/Q
                         net (fo=20, routed)          0.538     2.174    fifo/leds_OBUF[15]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.219 r  fifo/leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.824     3.043    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.270 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.270    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/isFull_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.841ns  (logic 1.418ns (49.927%)  route 1.422ns (50.073%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    fifo/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  fifo/isFull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  fifo/isFull_reg/Q
                         net (fo=20, routed)          0.576     2.212    fifo/leds_OBUF[15]
    SLICE_X64Y74         LUT4 (Prop_lut4_I1_O)        0.045     2.257 r  fifo/leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.847     3.104    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.313 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.313    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 1.397ns (47.752%)  route 1.529ns (52.248%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    displayInterface/clk_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  displayInterface/index_reg[0]/Q
                         net (fo=11, routed)          0.340     1.952    displayInterface/index_reg[0]_0
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.997 r  displayInterface/an_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.189     3.186    an_n_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.398 r  an_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.398    an_n[3]
    W4                                                                r  an_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/fsmd.TxDShf_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.930ns  (logic 1.360ns (46.412%)  route 1.570ns (53.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    transmitter/clk_IBUF_BUFG
    SLICE_X62Y85         FDSE                                         r  transmitter/fsmd.TxDShf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  transmitter/fsmd.TxDShf_reg[0]/Q
                         net (fo=1, routed)           1.570     3.183    TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.402 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000     4.402    TxD
    A18                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.451ns (48.468%)  route 1.543ns (51.532%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    displayInterface/clk_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  displayInterface/index_reg[0]/Q
                         net (fo=11, routed)          0.340     1.952    displayInterface/index_reg[0]_0
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.048     2.000 r  displayInterface/an_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.203     3.203    an_n_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     4.466 r  an_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.466    an_n[1]
    U4                                                                r  an_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TxEn
                            (input port)
  Destination:            TxEnSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.453ns (22.320%)  route 5.056ns (77.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  TxEn (IN)
                         net (fo=0)                   0.000     0.000    TxEn
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  TxEn_IBUF_inst/O
                         net (fo=1, routed)           5.056     6.509    TxEnSynchronizer/D[0]
    SLICE_X58Y87         FDRE                                         r  TxEnSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504     4.845    TxEnSynchronizer/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  TxEnSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.454ns (24.331%)  route 4.521ns (75.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           4.521     5.975    rstSynchronizer/D[0]
    SLICE_X58Y82         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500     4.841    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            receiver/RxDSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 1.456ns (31.461%)  route 3.172ns (68.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.629    receiver/RxDSynchronizer/aux_reg[0]_0[0]
    SLICE_X58Y97         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.509     4.850    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            receiver/RxDSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.224ns (13.530%)  route 1.433ns (86.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.658    receiver/RxDSynchronizer/aux_reg[0]_0[0]
    SLICE_X58Y97         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.863     1.990    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.374ns  (logic 0.222ns (9.346%)  route 2.152ns (90.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.152     2.374    rstSynchronizer/D[0]
    SLICE_X58Y82         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.854     1.981    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 TxEn
                            (input port)
  Destination:            TxEnSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.221ns (8.590%)  route 2.351ns (91.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  TxEn (IN)
                         net (fo=0)                   0.000     0.000    TxEn
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  TxEn_IBUF_inst/O
                         net (fo=1, routed)           2.351     2.572    TxEnSynchronizer/D[0]
    SLICE_X58Y87         FDRE                                         r  TxEnSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.985    TxEnSynchronizer/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  TxEnSynchronizer/aux_reg[0]/C





