//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31968024
// Cuda compilation tools, release 12.0, V12.0.76
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	__raygen__oxMain
.const .align 16 .b8 params[1184];
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry __raygen__oxMain()
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<156>;
	.reg .b16 	%rs<166>;
	.reg .f32 	%f<1170>;
	.reg .b32 	%r<363>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<122>;


	mov.u64 	%SPL, __local_depot0;
	add.u64 	%rd1, %SPL, 0;
	// begin inline asm
	call (%r52), _optix_get_launch_index_x, ();
	// end inline asm
	// begin inline asm
	call (%r53), _optix_get_launch_index_y, ();
	// end inline asm
	ld.const.u32 	%r3, [params+540];
	ld.const.u64 	%rd27, [params+400];
	cvta.to.global.u64 	%rd28, %rd27;
	ld.const.u32 	%r58, [params+392];
	mad.lo.s32 	%r59, %r58, %r53, %r52;
	mul.wide.u32 	%rd29, %r59, 4;
	add.s64 	%rd2, %rd28, %rd29;
	ld.global.v2.u8 	{%rs7, %rs165}, [%rd2];
	or.b16  	%rs9, %rs7, %rs165;
	and.b16  	%rs10, %rs9, 255;
	setp.eq.s16 	%p7, %rs10, 0;
	@%p7 bra 	$L__BB0_2;

	ld.global.u8 	%rs164, [%rd2+2];
	bra.uni 	$L__BB0_3;

$L__BB0_2:
	ld.global.u8 	%rs164, [%rd2+2];
	setp.eq.s16 	%p8, %rs164, 0;
	mov.f32 	%f1095, 0f00000000;
	mov.u16 	%rs165, 0;
	mov.f32 	%f1096, %f1095;
	mov.f32 	%f1097, %f1095;
	@%p8 bra 	$L__BB0_4;

$L__BB0_3:
	cvt.rn.f32.u16 	%f228, %rs7;
	div.rn.f32 	%f229, %f228, 0f437F0000;
	fma.rn.f32 	%f230, %f229, 0f40000000, 0fBF800000;
	and.b16  	%rs13, %rs165, 255;
	cvt.rn.f32.u16 	%f231, %rs13;
	div.rn.f32 	%f232, %f231, 0f437F0000;
	fma.rn.f32 	%f233, %f232, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16 	%f234, %rs164;
	div.rn.f32 	%f235, %f234, 0f437F0000;
	fma.rn.f32 	%f236, %f235, 0f40000000, 0fBF800000;
	mul.f32 	%f237, %f233, %f233;
	fma.rn.f32 	%f238, %f230, %f230, %f237;
	fma.rn.f32 	%f239, %f236, %f236, %f238;
	sqrt.rn.f32 	%f240, %f239;
	rcp.rn.f32 	%f241, %f240;
	mul.f32 	%f1097, %f241, %f236;
	mul.f32 	%f1096, %f241, %f233;
	mul.f32 	%f1095, %f230, %f241;

$L__BB0_4:
	ld.const.v2.u32 	{%r60, %r61}, [params];
	add.s32 	%r4, %r60, %r52;
	add.s32 	%r5, %r61, %r53;
	setp.eq.f32 	%p9, %f1095, 0f00000000;
	setp.eq.f32 	%p10, %f1096, 0f00000000;
	and.pred  	%p11, %p9, %p10;
	setp.eq.f32 	%p12, %f1097, 0f00000000;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	$L__BB0_128;
	bra.uni 	$L__BB0_5;

$L__BB0_128:
	ld.const.u32 	%r50, [params+104];
	and.b32  	%r315, %r50, 1;
	setp.eq.b32 	%p145, %r315, 1;
	mov.pred 	%p146, 0;
	xor.pred  	%p147, %p145, %p146;
	not.pred 	%p148, %p147;
	@%p148 bra 	$L__BB0_130;

	ld.const.u64 	%rd90, [params+144];
	cvta.to.global.u64 	%rd91, %rd90;
	ld.const.u32 	%r316, [params+136];
	mad.lo.s32 	%r317, %r316, %r5, %r4;
	mul.wide.u32 	%rd92, %r317, 4;
	add.s64 	%rd93, %rd91, %rd92;
	mov.u16 	%rs95, 0;
	st.global.v4.u8 	[%rd93], {%rs95, %rs95, %rs95, %rs95};

$L__BB0_130:
	and.b32  	%r318, %r50, 4;
	setp.eq.s32 	%p149, %r318, 0;
	@%p149 bra 	$L__BB0_132;

	ld.const.u64 	%rd94, [params+224];
	cvta.to.global.u64 	%rd95, %rd94;
	ld.const.u32 	%r319, [params+216];
	mad.lo.s32 	%r320, %r319, %r5, %r4;
	mov.f32 	%f1026, 0f00000000;
	mul.wide.u32 	%rd96, %r320, 8;
	add.s64 	%rd97, %rd95, %rd96;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs98, %f1026;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs97, %f1026;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs96, %f1026;}

	// end inline asm
	mov.u16 	%rs99, 0;
	st.global.v4.u16 	[%rd97], {%rs96, %rs97, %rs98, %rs99};

$L__BB0_132:
	and.b32  	%r321, %r50, 16;
	setp.eq.s32 	%p150, %r321, 0;
	@%p150 bra 	$L__BB0_134;

	ld.const.u64 	%rd98, [params+240];
	cvta.to.global.u64 	%rd99, %rd98;
	ld.const.u32 	%r322, [params+232];
	mad.lo.s32 	%r323, %r322, %r5, %r4;
	mov.f32 	%f1029, 0f00000000;
	mul.wide.u32 	%rd100, %r323, 8;
	add.s64 	%rd101, %rd99, %rd100;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs102, %f1029;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs101, %f1029;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs100, %f1029;}

	// end inline asm
	mov.u16 	%rs103, 0;
	st.global.v4.u16 	[%rd101], {%rs100, %rs101, %rs102, %rs103};

$L__BB0_134:
	ld.const.u32 	%r51, [params+108];
	setp.eq.s32 	%p151, %r51, 0;
	ld.const.u64 	%rd102, [params+256];
	cvta.to.global.u64 	%rd103, %rd102;
	ld.const.u32 	%r324, [params+248];
	mad.lo.s32 	%r325, %r324, %r5, %r4;
	mul.wide.u32 	%rd104, %r325, 8;
	add.s64 	%rd22, %rd103, %rd104;
	@%p151 bra 	$L__BB0_136;

	ld.global.v4.u16 	{%rs110, %rs111, %rs112, %rs113}, [%rd22];
	// begin inline asm
	{  cvt.f32.f16 %f1030, %rs110;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1031, %rs111;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1032, %rs112;}

	// end inline asm
	add.f32 	%f1033, %f1030, 0f00000000;
	add.f32 	%f1034, %f1031, 0f00000000;
	add.f32 	%f1035, %f1032, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs109, %f1035;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs108, %f1034;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs107, %f1033;}

	// end inline asm
	mov.u16 	%rs114, 0;
	st.global.v4.u16 	[%rd22], {%rs107, %rs108, %rs109, %rs114};
	bra.uni 	$L__BB0_137;

$L__BB0_5:
	ld.const.u64 	%rd30, [params+496];
	cvta.to.global.u64 	%rd31, %rd30;
	ld.const.u32 	%r64, [params+488];
	mad.lo.s32 	%r65, %r64, %r53, %r52;
	mul.wide.u32 	%rd32, %r65, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.v4.u16 	{%rs19, %rs20, %rs21, %rs22}, [%rd33];
	// begin inline asm
	{  cvt.f32.f16 %f242, %rs19;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f243, %rs20;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f244, %rs21;}

	// end inline asm
	ld.const.u64 	%rd34, [params+432];
	cvta.to.global.u64 	%rd35, %rd34;
	ld.const.u32 	%r66, [params+424];
	mad.lo.s32 	%r67, %r66, %r53, %r52;
	mul.wide.u32 	%rd36, %r67, 12;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.f32 	%f261, [%rd37];
	mul.f32 	%f262, %f261, 0f3456BF95;
	ld.global.f32 	%f263, [%rd37+4];
	mul.f32 	%f264, %f263, 0f3456BF95;
	ld.global.f32 	%f265, [%rd37+8];
	mul.f32 	%f266, %f265, 0f3456BF95;
	abs.f32 	%f267, %f1095;
	div.rn.f32 	%f268, %f262, %f267;
	abs.f32 	%f269, %f1096;
	div.rn.f32 	%f270, %f264, %f269;
	abs.f32 	%f271, %f1097;
	div.rn.f32 	%f272, %f266, %f271;
	abs.f32 	%f273, %f268;
	abs.f32 	%f274, %f270;
	abs.f32 	%f275, %f272;
	mov.f32 	%f276, 0f38D1B717;
	max.f32 	%f277, %f273, %f276;
	max.f32 	%f278, %f274, %f276;
	max.f32 	%f279, %f275, %f276;
	fma.rn.f32 	%f13, %f1095, %f277, %f261;
	fma.rn.f32 	%f14, %f1096, %f278, %f263;
	fma.rn.f32 	%f15, %f1097, %f279, %f265;
	setp.gt.f32 	%p14, %f267, %f271;
	neg.f32 	%f280, %f1096;
	selp.f32 	%f281, %f280, 0f00000000, %p14;
	mov.f32 	%f1127, 0f00000000;
	neg.f32 	%f282, %f1097;
	selp.f32 	%f283, %f1095, %f282, %p14;
	selp.f32 	%f284, 0f00000000, %f1096, %p14;
	mul.f32 	%f285, %f283, %f283;
	fma.rn.f32 	%f286, %f281, %f281, %f285;
	fma.rn.f32 	%f287, %f284, %f284, %f286;
	sqrt.rn.f32 	%f288, %f287;
	rcp.rn.f32 	%f289, %f288;
	mul.f32 	%f16, %f281, %f289;
	mul.f32 	%f17, %f283, %f289;
	mul.f32 	%f18, %f284, %f289;
	ld.const.u64 	%rd38, [params+128];
	cvta.to.global.u64 	%rd39, %rd38;
	ld.const.u32 	%r68, [params+120];
	mad.lo.s32 	%r69, %r68, %r53, %r52;
	mul.wide.u32 	%rd40, %r69, 4;
	add.s64 	%rd3, %rd39, %rd40;
	setp.lt.s32 	%p15, %r3, 1;
	mov.f32 	%f1126, %f1127;
	mov.f32 	%f1125, %f1127;
	mov.f32 	%f1124, %f1127;
	mov.f32 	%f1123, %f1127;
	mov.f32 	%f1122, %f1127;
	mov.f32 	%f1121, %f1127;
	mov.f32 	%f1120, %f1127;
	mov.f32 	%f1119, %f1127;
	mov.f32 	%f1118, %f1127;
	mov.f32 	%f1117, %f1127;
	mov.f32 	%f1116, %f1127;
	mov.f32 	%f1115, %f1127;
	mov.f32 	%f1114, %f1127;
	mov.f32 	%f1113, %f1127;
	@%p15 bra 	$L__BB0_34;

	cvt.rn.f32.s32 	%f305, %r3;
	rcp.rn.f32 	%f19, %f305;
	ld.global.u32 	%r355, [%rd3];
	mul.f32 	%f20, %f13, 0f3456BF95;
	mul.f32 	%f21, %f14, 0f3456BF95;
	mul.f32 	%f22, %f15, 0f3456BF95;
	ld.const.u64 	%rd4, [params+96];
	mul.f32 	%f306, %f1095, %f17;
	mul.f32 	%f307, %f1096, %f16;
	sub.f32 	%f23, %f307, %f306;
	mul.f32 	%f308, %f1097, %f16;
	mul.f32 	%f309, %f1095, %f18;
	sub.f32 	%f24, %f309, %f308;
	mul.f32 	%f310, %f1096, %f18;
	mul.f32 	%f311, %f1097, %f17;
	sub.f32 	%f25, %f311, %f310;
	mov.u32 	%r70, 0;
	add.s64 	%rd5, %rd1, 24;
	mov.u64 	%rd41, __cudart_i2opi_f;
	abs.f32 	%f374, %f21;
	abs.f32 	%f375, %f20;
	max.f32 	%f376, %f375, %f374;
	abs.f32 	%f377, %f22;
	max.f32 	%f378, %f376, %f377;
	mov.u32 	%r352, %r70;

$L__BB0_7:
	mov.u32 	%r354, %r70;

$L__BB0_8:
	cvt.rn.f32.s32 	%f1072, %r352;
	mad.lo.s32 	%r72, %r355, 1664525, 1013904223;
	and.b32  	%r73, %r72, 16777215;
	cvt.rn.f32.u32 	%f312, %r73;
	fma.rn.f32 	%f313, %f312, 0f33800000, %f1072;
	mul.f32 	%f57, %f19, %f313;
	mad.lo.s32 	%r355, %r72, 1664525, 1013904223;
	and.b32  	%r74, %r355, 16777215;
	cvt.rn.f32.u32 	%f314, %r74;
	cvt.rn.f32.s32 	%f315, %r354;
	fma.rn.f32 	%f316, %f314, 0f33800000, %f315;
	mul.f32 	%f317, %f19, %f316;
	mul.f32 	%f318, %f57, %f57;
	mov.f32 	%f319, 0f3F800000;
	sub.f32 	%f320, %f319, %f318;
	mov.f32 	%f321, 0f00000000;
	max.f32 	%f322, %f321, %f320;
	sqrt.rn.f32 	%f58, %f322;
	mul.f32 	%f59, %f317, 0f40C90FDB;
	mul.f32 	%f323, %f59, 0f3F22F983;
	cvt.rni.s32.f32 	%r359, %f323;
	cvt.rn.f32.s32 	%f324, %r359;
	mov.f32 	%f325, 0fBFC90FDA;
	fma.rn.f32 	%f326, %f324, %f325, %f59;
	mov.f32 	%f327, 0fB3A22168;
	fma.rn.f32 	%f328, %f324, %f327, %f326;
	mov.f32 	%f329, 0fA7C234C5;
	fma.rn.f32 	%f1131, %f324, %f329, %f328;
	abs.f32 	%f61, %f59;
	setp.ltu.f32 	%p16, %f61, 0f47CE4780;
	mov.f32 	%f1128, %f1131;
	@%p16 bra 	$L__BB0_16;

	setp.eq.f32 	%p17, %f61, 0f7F800000;
	@%p17 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_10;

$L__BB0_15:
	mov.f32 	%f332, 0f00000000;
	mul.rn.f32 	%f1128, %f59, %f332;
	mov.u32 	%r359, 0;
	bra.uni 	$L__BB0_16;

$L__BB0_10:
	mov.b32 	%r13, %f59;
	bfe.u32 	%r76, %r13, 23, 8;
	mov.u64 	%rd119, 0;
	mov.u32 	%r356, 0;
	mov.u64 	%rd117, %rd1;
	mov.u64 	%rd118, %rd41;

$L__BB0_11:
	.pragma "nounroll";
	mov.b32 	%r335, %f59;
	shl.b32 	%r334, %r335, 8;
	or.b32  	%r333, %r334, -2147483648;
	ld.global.nc.u32 	%r78, [%rd118];
	mad.wide.u32 	%rd43, %r78, %r333, %rd119;
	shr.u64 	%rd119, %rd43, 32;
	st.local.u32 	[%rd117], %rd43;
	add.s64 	%rd118, %rd118, 4;
	add.s64 	%rd117, %rd117, 4;
	add.s32 	%r356, %r356, 1;
	setp.ne.s32 	%p18, %r356, 6;
	@%p18 bra 	$L__BB0_11;

	add.s32 	%r340, %r76, -128;
	mov.b32 	%r339, %f59;
	bfe.u32 	%r338, %r339, 23, 8;
	add.s32 	%r337, %r338, -128;
	shr.u32 	%r336, %r337, 5;
	st.local.u32 	[%rd5], %rd119;
	mov.u32 	%r80, 6;
	sub.s32 	%r81, %r80, %r336;
	mul.wide.s32 	%rd44, %r81, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.local.u32 	%r357, [%rd45];
	ld.local.u32 	%r358, [%rd45+-4];
	and.b32  	%r22, %r337, 31;
	setp.eq.s32 	%p19, %r22, 0;
	@%p19 bra 	$L__BB0_14;

	mov.b32 	%r347, %f59;
	bfe.u32 	%r346, %r347, 23, 8;
	add.s32 	%r345, %r346, -128;
	shr.u32 	%r344, %r345, 5;
	mov.u32 	%r343, 4;
	sub.s32 	%r342, %r343, %r344;
	mov.u32 	%r82, 32;
	sub.s32 	%r83, %r82, %r22;
	shr.u32 	%r84, %r358, %r83;
	shl.b32 	%r85, %r357, %r22;
	add.s32 	%r357, %r84, %r85;
	mul.wide.s32 	%rd46, %r342, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.local.u32 	%r86, [%rd47];
	shr.u32 	%r87, %r86, %r83;
	shl.b32 	%r88, %r358, %r22;
	add.s32 	%r358, %r87, %r88;

$L__BB0_14:
	mov.b32 	%r341, %f59;
	and.b32  	%r89, %r341, -2147483648;
	shr.u32 	%r90, %r358, 30;
	shl.b32 	%r91, %r357, 2;
	or.b32  	%r92, %r90, %r91;
	shr.u32 	%r93, %r92, 31;
	shr.u32 	%r94, %r357, 30;
	add.s32 	%r95, %r93, %r94;
	neg.s32 	%r96, %r95;
	setp.eq.s32 	%p20, %r89, 0;
	selp.b32 	%r359, %r95, %r96, %p20;
	setp.ne.s32 	%p21, %r93, 0;
	xor.b32  	%r97, %r89, -2147483648;
	selp.b32 	%r98, %r97, %r89, %p21;
	selp.b32 	%r99, -1, 0, %p21;
	xor.b32  	%r100, %r92, %r99;
	shl.b32 	%r101, %r358, 2;
	xor.b32  	%r102, %r101, %r99;
	cvt.u64.u32 	%rd48, %r100;
	cvt.u64.u32 	%rd49, %r102;
	bfi.b64 	%rd50, %rd48, %rd49, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd50;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f330, %fd2;
	setp.eq.s32 	%p22, %r98, 0;
	neg.f32 	%f331, %f330;
	selp.f32 	%f1128, %f330, %f331, %p22;

$L__BB0_16:
	add.s32 	%r29, %r359, 1;
	and.b32  	%r30, %r29, 1;
	setp.eq.s32 	%p23, %r30, 0;
	selp.f32 	%f65, %f1128, 0f3F800000, %p23;
	mul.rn.f32 	%f66, %f1128, %f1128;
	mov.f32 	%f1129, 0fB94D4153;
	@%p23 bra 	$L__BB0_18;

	mov.f32 	%f334, 0fBAB607ED;
	mov.f32 	%f335, 0f37CBAC00;
	fma.rn.f32 	%f1129, %f335, %f66, %f334;

$L__BB0_18:
	selp.f32 	%f336, 0f3C0885E4, 0f3D2AAABB, %p23;
	fma.rn.f32 	%f337, %f1129, %f66, %f336;
	selp.f32 	%f338, 0fBE2AAAA8, 0fBEFFFFFF, %p23;
	fma.rn.f32 	%f339, %f337, %f66, %f338;
	mov.f32 	%f340, 0f00000000;
	fma.rn.f32 	%f341, %f66, %f65, %f340;
	fma.rn.f32 	%f1130, %f339, %f341, %f65;
	and.b32  	%r104, %r29, 2;
	setp.eq.s32 	%p25, %r104, 0;
	@%p25 bra 	$L__BB0_20;

	mov.f32 	%f343, 0fBF800000;
	fma.rn.f32 	%f1130, %f1130, %f343, %f340;

$L__BB0_20:
	mul.f32 	%f1073, %f59, 0f3F22F983;
	cvt.rni.s32.f32 	%r362, %f1073;
	setp.ltu.f32 	%p155, %f61, 0f47CE4780;
	@%p155 bra 	$L__BB0_28;

	setp.eq.f32 	%p27, %f61, 0f7F800000;
	@%p27 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_22;

$L__BB0_27:
	mov.f32 	%f346, 0f00000000;
	mul.rn.f32 	%f1131, %f59, %f346;
	mov.u32 	%r362, 0;
	bra.uni 	$L__BB0_28;

$L__BB0_22:
	mov.b32 	%r31, %f59;
	bfe.u32 	%r105, %r31, 23, 8;
	add.s32 	%r32, %r105, -128;
	shl.b32 	%r106, %r31, 8;
	or.b32  	%r33, %r106, -2147483648;
	shr.u32 	%r34, %r32, 5;
	mov.u64 	%rd120, 0;
	mov.u64 	%rd121, %rd120;

$L__BB0_23:
	.pragma "nounroll";
	shl.b64 	%rd53, %rd120, 2;
	mov.u64 	%rd54, __cudart_i2opi_f;
	add.s64 	%rd55, %rd54, %rd53;
	ld.global.nc.u32 	%r107, [%rd55];
	mad.wide.u32 	%rd56, %r107, %r33, %rd121;
	shr.u64 	%rd121, %rd56, 32;
	add.s64 	%rd57, %rd1, %rd53;
	st.local.u32 	[%rd57], %rd56;
	cvt.u32.u64 	%r108, %rd120;
	add.s32 	%r109, %r108, 1;
	cvt.s64.s32 	%rd120, %r109;
	setp.ne.s32 	%p28, %r109, 6;
	@%p28 bra 	$L__BB0_23;

	st.local.u32 	[%rd5], %rd121;
	mov.u32 	%r110, 4;
	sub.s32 	%r35, %r110, %r34;
	mov.u32 	%r111, 6;
	sub.s32 	%r112, %r111, %r34;
	mul.wide.s32 	%rd58, %r112, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.local.u32 	%r360, [%rd59];
	ld.local.u32 	%r361, [%rd59+-4];
	and.b32  	%r38, %r32, 31;
	setp.eq.s32 	%p29, %r38, 0;
	@%p29 bra 	$L__BB0_26;

	mov.u32 	%r113, 32;
	sub.s32 	%r114, %r113, %r38;
	shr.u32 	%r115, %r361, %r114;
	shl.b32 	%r116, %r360, %r38;
	add.s32 	%r360, %r115, %r116;
	mul.wide.s32 	%rd60, %r35, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.local.u32 	%r117, [%rd61];
	shr.u32 	%r118, %r117, %r114;
	shl.b32 	%r119, %r361, %r38;
	add.s32 	%r361, %r118, %r119;

$L__BB0_26:
	and.b32  	%r120, %r31, -2147483648;
	shr.u32 	%r121, %r361, 30;
	shl.b32 	%r122, %r360, 2;
	or.b32  	%r123, %r121, %r122;
	shr.u32 	%r124, %r123, 31;
	shr.u32 	%r125, %r360, 30;
	add.s32 	%r126, %r124, %r125;
	neg.s32 	%r127, %r126;
	setp.eq.s32 	%p30, %r120, 0;
	selp.b32 	%r362, %r126, %r127, %p30;
	setp.ne.s32 	%p31, %r124, 0;
	xor.b32  	%r128, %r120, -2147483648;
	selp.b32 	%r129, %r128, %r120, %p31;
	selp.b32 	%r130, -1, 0, %p31;
	xor.b32  	%r131, %r123, %r130;
	shl.b32 	%r132, %r361, 2;
	xor.b32  	%r133, %r132, %r130;
	cvt.u64.u32 	%rd62, %r131;
	cvt.u64.u32 	%rd63, %r133;
	bfi.b64 	%rd64, %rd62, %rd63, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd64;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f344, %fd4;
	setp.eq.s32 	%p32, %r129, 0;
	neg.f32 	%f345, %f344;
	selp.f32 	%f1131, %f344, %f345, %p32;

$L__BB0_28:
	mul.f32 	%f75, %f58, %f1130;
	and.b32  	%r45, %r362, 1;
	setp.eq.s32 	%p33, %r45, 0;
	selp.f32 	%f76, %f1131, 0f3F800000, %p33;
	mul.rn.f32 	%f77, %f1131, %f1131;
	mov.f32 	%f1132, 0fB94D4153;
	@%p33 bra 	$L__BB0_30;

	mov.f32 	%f348, 0fBAB607ED;
	mov.f32 	%f349, 0f37CBAC00;
	fma.rn.f32 	%f1132, %f349, %f77, %f348;

$L__BB0_30:
	selp.f32 	%f350, 0f3C0885E4, 0f3D2AAABB, %p33;
	fma.rn.f32 	%f351, %f1132, %f77, %f350;
	selp.f32 	%f352, 0fBE2AAAA8, 0fBEFFFFFF, %p33;
	fma.rn.f32 	%f353, %f351, %f77, %f352;
	mov.f32 	%f354, 0f00000000;
	fma.rn.f32 	%f355, %f77, %f76, %f354;
	fma.rn.f32 	%f1133, %f353, %f355, %f76;
	and.b32  	%r135, %r362, 2;
	setp.eq.s32 	%p35, %r135, 0;
	@%p35 bra 	$L__BB0_32;

	mov.f32 	%f357, 0fBF800000;
	fma.rn.f32 	%f1133, %f1133, %f357, %f354;

$L__BB0_32:
	mul.f32 	%f367, %f58, %f1133;
	mul.f32 	%f368, %f16, %f367;
	mul.f32 	%f369, %f17, %f367;
	mul.f32 	%f370, %f18, %f367;
	fma.rn.f32 	%f371, %f25, %f75, %f368;
	fma.rn.f32 	%f372, %f24, %f75, %f369;
	fma.rn.f32 	%f373, %f23, %f75, %f370;
	fma.rn.f32 	%f361, %f1095, %f57, %f371;
	fma.rn.f32 	%f362, %f1096, %f57, %f372;
	fma.rn.f32 	%f363, %f1097, %f57, %f373;
	mov.f32 	%f379, 0f38D1B717;
	max.f32 	%f364, %f378, %f379;
	mov.f32 	%f365, 0f6C4ECB8F;
	mov.u32 	%r169, 1;
	mov.u32 	%r172, 2;
	mov.u32 	%r174, 4;
	mov.u32 	%r177, 1065353216;
	mov.u32 	%r178, 2139095039;
	mov.u32 	%r206, 0;
	// begin inline asm
	call(%r136,%r137,%r138,%r139,%r140,%r141,%r142,%r143,%r144,%r145,%r146,%r147,%r148,%r149,%r150,%r151,%r152,%r153,%r154,%r155,%r156,%r157,%r158,%r159,%r160,%r161,%r162,%r163,%r164,%r165,%r166,%r167),_optix_trace_typed_32,(%r206,%rd4,%f13,%f14,%f15,%f361,%f362,%f363,%f364,%f365,%f354,%r169,%r206,%r206,%r172,%r206,%r174,%r177,%r177,%r177,%r178,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206);
	// end inline asm
	mov.b32 	%f380, %r136;
	mov.b32 	%f381, %r137;
	mov.b32 	%f382, %r138;
	mov.b32 	%f383, %r139;
	setp.ltu.f32 	%p36, %f383, 0f00000000;
	selp.f32 	%f384, %f382, 0f00000000, %p36;
	selp.f32 	%f385, %f381, 0f00000000, %p36;
	selp.f32 	%f386, %f380, 0f00000000, %p36;
	mul.f32 	%f387, %f1096, %f362;
	fma.rn.f32 	%f388, %f1095, %f361, %f387;
	fma.rn.f32 	%f389, %f1097, %f363, %f388;
	mul.f32 	%f390, %f389, 0f40800000;
	cvt.sat.f32.f32 	%f391, %f390;
	mul.f32 	%f392, %f391, %f386;
	mul.f32 	%f393, %f391, %f385;
	mul.f32 	%f394, %f391, %f384;
	fma.rn.f32 	%f1121, %f361, %f392, %f1121;
	fma.rn.f32 	%f1120, %f361, %f393, %f1120;
	fma.rn.f32 	%f1119, %f361, %f394, %f1119;
	fma.rn.f32 	%f1124, %f362, %f392, %f1124;
	fma.rn.f32 	%f1123, %f362, %f393, %f1123;
	fma.rn.f32 	%f1122, %f362, %f394, %f1122;
	fma.rn.f32 	%f1127, %f363, %f392, %f1127;
	fma.rn.f32 	%f1126, %f363, %f393, %f1126;
	fma.rn.f32 	%f1125, %f363, %f394, %f1125;
	add.f32 	%f1118, %f1118, %f392;
	add.f32 	%f1117, %f1117, %f393;
	add.f32 	%f1116, %f1116, %f394;
	cvt.sat.f32.f32 	%f395, %f389;
	fma.rn.f32 	%f1115, %f395, %f386, %f1115;
	fma.rn.f32 	%f1114, %f395, %f385, %f1114;
	fma.rn.f32 	%f1113, %f395, %f384, %f1113;
	add.s32 	%r354, %r354, 1;
	setp.lt.s32 	%p37, %r354, %r3;
	@%p37 bra 	$L__BB0_8;

	add.s32 	%r352, %r352, 1;
	setp.lt.s32 	%p38, %r352, %r3;
	@%p38 bra 	$L__BB0_7;

$L__BB0_34:
	mov.f32 	%f1149, 0f00000000;
	mul.lo.s32 	%r207, %r3, %r3;
	cvt.rn.f32.s32 	%f399, %r207;
	rcp.rn.f32 	%f400, %f399;
	mul.f32 	%f401, %f400, %f1115;
	mul.f32 	%f402, %f400, %f1114;
	mul.f32 	%f403, %f400, %f1113;
	mul.f32 	%f113, %f400, %f1118;
	mul.f32 	%f114, %f400, %f1117;
	mul.f32 	%f115, %f400, %f1116;
	mul.f32 	%f116, %f400, %f1121;
	mul.f32 	%f117, %f400, %f1120;
	mul.f32 	%f118, %f400, %f1119;
	mul.f32 	%f119, %f400, %f1124;
	mul.f32 	%f120, %f400, %f1123;
	mul.f32 	%f121, %f400, %f1122;
	mul.f32 	%f122, %f400, %f1127;
	mul.f32 	%f123, %f400, %f1126;
	mul.f32 	%f124, %f400, %f1125;
	fma.rn.f32 	%f404, %f400, %f1115, %f401;
	fma.rn.f32 	%f405, %f400, %f1114, %f402;
	fma.rn.f32 	%f406, %f400, %f1113, %f403;
	ld.const.u64 	%rd66, [params+504];
	cvt.rn.f32.u32 	%f407, %r5;
	cvt.rn.f32.u32 	%f408, %r4;
	tex.2d.v4.f32.f32 	{%f409, %f410, %f411, %f412}, [%rd66, {%f408, %f407}];
	mul.f32 	%f125, %f404, %f409;
	mul.f32 	%f126, %f405, %f410;
	mul.f32 	%f127, %f406, %f411;
	add.f32 	%f128, %f242, %f125;
	add.f32 	%f129, %f243, %f126;
	add.f32 	%f130, %f244, %f127;
	abs.f32 	%f413, %f128;
	setp.gtu.f32 	%p39, %f413, 0f7F800000;
	mov.f32 	%f1150, %f1149;
	mov.f32 	%f1151, %f1149;
	@%p39 bra 	$L__BB0_38;

	mov.f32 	%f1149, 0f00000000;
	abs.f32 	%f417, %f129;
	setp.gtu.f32 	%p40, %f417, 0f7F800000;
	@%p40 bra 	$L__BB0_38;

	mov.f32 	%f1149, 0f00000000;
	abs.f32 	%f421, %f130;
	setp.gtu.f32 	%p41, %f421, 0f7F800000;
	mov.f32 	%f1150, %f1149;
	mov.f32 	%f1151, %f1149;
	@%p41 bra 	$L__BB0_38;

	mov.f32 	%f1149, %f128;
	mov.f32 	%f1150, %f129;
	mov.f32 	%f1151, %f130;

$L__BB0_38:
	ld.const.u32 	%r48, [params+104];
	and.b32  	%r208, %r48, 1;
	setp.eq.b32 	%p42, %r208, 1;
	mov.pred 	%p43, 0;
	xor.pred  	%p44, %p42, %p43;
	not.pred 	%p45, %p44;
	@%p45 bra 	$L__BB0_112;

	mov.f32 	%f426, 0f3EE66666;
	abs.f32 	%f141, %f1149;
	setp.lt.f32 	%p46, %f141, 0f00800000;
	mul.f32 	%f428, %f141, 0f4B800000;
	selp.f32 	%f429, %f428, %f141, %p46;
	selp.f32 	%f430, 0fC3170000, 0fC2FE0000, %p46;
	mov.b32 	%r209, %f429;
	and.b32  	%r210, %r209, 8388607;
	or.b32  	%r211, %r210, 1065353216;
	mov.b32 	%f431, %r211;
	shr.u32 	%r212, %r209, 23;
	cvt.rn.f32.u32 	%f432, %r212;
	add.f32 	%f433, %f430, %f432;
	setp.gt.f32 	%p47, %f431, 0f3FB504F3;
	mul.f32 	%f434, %f431, 0f3F000000;
	add.f32 	%f435, %f433, 0f3F800000;
	selp.f32 	%f436, %f435, %f433, %p47;
	selp.f32 	%f437, %f434, %f431, %p47;
	add.f32 	%f438, %f437, 0fBF800000;
	add.f32 	%f439, %f437, 0f3F800000;
	rcp.approx.ftz.f32 	%f440, %f439;
	add.f32 	%f441, %f438, %f438;
	mul.f32 	%f442, %f441, %f440;
	mul.f32 	%f443, %f442, %f442;
	mov.f32 	%f444, 0f3C4CAF63;
	mov.f32 	%f445, 0f3B18F0FE;
	fma.rn.f32 	%f446, %f445, %f443, %f444;
	mov.f32 	%f447, 0f3DAAAABD;
	fma.rn.f32 	%f448, %f446, %f443, %f447;
	mul.rn.f32 	%f449, %f448, %f443;
	mul.rn.f32 	%f450, %f449, %f442;
	sub.f32 	%f451, %f438, %f442;
	add.f32 	%f452, %f451, %f451;
	neg.f32 	%f453, %f442;
	fma.rn.f32 	%f454, %f453, %f438, %f452;
	mul.rn.f32 	%f455, %f440, %f454;
	add.f32 	%f456, %f450, %f442;
	sub.f32 	%f457, %f442, %f456;
	add.f32 	%f458, %f450, %f457;
	add.f32 	%f459, %f455, %f458;
	add.f32 	%f460, %f456, %f459;
	sub.f32 	%f461, %f456, %f460;
	add.f32 	%f462, %f459, %f461;
	mov.f32 	%f463, 0f3F317200;
	mul.rn.f32 	%f464, %f436, %f463;
	mov.f32 	%f465, 0f35BFBE8E;
	mul.rn.f32 	%f466, %f436, %f465;
	add.f32 	%f467, %f464, %f460;
	sub.f32 	%f468, %f464, %f467;
	add.f32 	%f469, %f460, %f468;
	add.f32 	%f470, %f462, %f469;
	add.f32 	%f471, %f466, %f470;
	add.f32 	%f472, %f467, %f471;
	sub.f32 	%f473, %f467, %f472;
	add.f32 	%f474, %f471, %f473;
	mul.rn.f32 	%f475, %f426, %f472;
	neg.f32 	%f476, %f475;
	fma.rn.f32 	%f477, %f426, %f472, %f476;
	fma.rn.f32 	%f478, %f426, %f474, %f477;
	mov.f32 	%f479, 0f00000000;
	fma.rn.f32 	%f480, %f479, %f472, %f478;
	add.rn.f32 	%f481, %f475, %f480;
	neg.f32 	%f482, %f481;
	add.rn.f32 	%f483, %f475, %f482;
	add.rn.f32 	%f484, %f483, %f480;
	mov.b32 	%r213, %f481;
	setp.eq.s32 	%p48, %r213, 1118925336;
	add.s32 	%r214, %r213, -1;
	mov.b32 	%f485, %r214;
	add.f32 	%f486, %f484, 0f37000000;
	selp.f32 	%f142, %f486, %f484, %p48;
	selp.f32 	%f487, %f485, %f481, %p48;
	mov.f32 	%f488, 0f3FB8AA3B;
	mul.rn.f32 	%f489, %f487, %f488;
	cvt.rzi.f32.f32 	%f490, %f489;
	abs.f32 	%f491, %f490;
	setp.gt.f32 	%p49, %f491, 0f42FC0000;
	mov.b32 	%r215, %f490;
	and.b32  	%r216, %r215, -2147483648;
	or.b32  	%r217, %r216, 1123811328;
	mov.b32 	%f492, %r217;
	selp.f32 	%f493, %f492, %f490, %p49;
	mov.f32 	%f494, 0fBF317218;
	fma.rn.f32 	%f495, %f493, %f494, %f487;
	mov.f32 	%f496, 0f3102E308;
	fma.rn.f32 	%f497, %f493, %f496, %f495;
	mul.f32 	%f498, %f497, 0f3FB8AA3B;
	add.f32 	%f499, %f493, 0f4B40007F;
	mov.b32 	%r218, %f499;
	shl.b32 	%r219, %r218, 23;
	mov.b32 	%f500, %r219;
	ex2.approx.ftz.f32 	%f501, %f498;
	mul.f32 	%f143, %f501, %f500;
	setp.eq.f32 	%p50, %f143, 0f7F800000;
	mov.f32 	%f1152, 0f7F800000;
	@%p50 bra 	$L__BB0_41;

	fma.rn.f32 	%f1152, %f143, %f142, %f143;

$L__BB0_41:
	mov.f32 	%f1085, 0f3E666666;
	cvt.rzi.f32.f32 	%f1084, %f1085;
	add.f32 	%f1083, %f1084, %f1084;
	mov.f32 	%f1082, 0f3EE66666;
	sub.f32 	%f1081, %f1082, %f1083;
	abs.f32 	%f1080, %f1081;
	setp.lt.f32 	%p51, %f1149, 0f00000000;
	setp.eq.f32 	%p52, %f1080, 0f3F800000;
	and.pred  	%p1, %p51, %p52;
	setp.eq.f32 	%p53, %f1149, 0f00000000;
	@%p53 bra 	$L__BB0_45;
	bra.uni 	$L__BB0_42;

$L__BB0_45:
	add.f32 	%f506, %f1149, %f1149;
	selp.f32 	%f1154, %f506, 0f00000000, %p52;
	bra.uni 	$L__BB0_46;

$L__BB0_136:
	mov.f32 	%f1038, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs117, %f1038;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs116, %f1038;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs115, %f1038;}

	// end inline asm
	mov.u16 	%rs118, 0;
	st.global.v4.u16 	[%rd22], {%rs115, %rs116, %rs117, %rs118};

$L__BB0_137:
	ld.const.u64 	%rd105, [params+272];
	cvta.to.global.u64 	%rd106, %rd105;
	ld.const.u32 	%r326, [params+264];
	mad.lo.s32 	%r327, %r326, %r5, %r4;
	mul.wide.u32 	%rd107, %r327, 8;
	add.s64 	%rd23, %rd106, %rd107;
	@%p151 bra 	$L__BB0_139;

	ld.global.v4.u16 	{%rs125, %rs126, %rs127, %rs128}, [%rd23];
	// begin inline asm
	{  cvt.f32.f16 %f1039, %rs125;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1040, %rs126;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1041, %rs127;}

	// end inline asm
	add.f32 	%f1042, %f1039, 0f00000000;
	add.f32 	%f1043, %f1040, 0f00000000;
	add.f32 	%f1044, %f1041, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs124, %f1044;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs123, %f1043;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs122, %f1042;}

	// end inline asm
	mov.u16 	%rs129, 0;
	st.global.v4.u16 	[%rd23], {%rs122, %rs123, %rs124, %rs129};
	bra.uni 	$L__BB0_140;

$L__BB0_139:
	mov.f32 	%f1047, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs132, %f1047;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs131, %f1047;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs130, %f1047;}

	// end inline asm
	mov.u16 	%rs133, 0;
	st.global.v4.u16 	[%rd23], {%rs130, %rs131, %rs132, %rs133};

$L__BB0_140:
	ld.const.u64 	%rd108, [params+288];
	cvta.to.global.u64 	%rd109, %rd108;
	ld.const.u32 	%r328, [params+280];
	mad.lo.s32 	%r329, %r328, %r5, %r4;
	mul.wide.u32 	%rd110, %r329, 8;
	add.s64 	%rd24, %rd109, %rd110;
	@%p151 bra 	$L__BB0_142;

	ld.global.v4.u16 	{%rs140, %rs141, %rs142, %rs143}, [%rd24];
	// begin inline asm
	{  cvt.f32.f16 %f1048, %rs140;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1049, %rs141;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1050, %rs142;}

	// end inline asm
	add.f32 	%f1051, %f1048, 0f00000000;
	add.f32 	%f1052, %f1049, 0f00000000;
	add.f32 	%f1053, %f1050, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs139, %f1053;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs138, %f1052;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs137, %f1051;}

	// end inline asm
	mov.u16 	%rs144, 0;
	st.global.v4.u16 	[%rd24], {%rs137, %rs138, %rs139, %rs144};
	bra.uni 	$L__BB0_143;

$L__BB0_142:
	mov.f32 	%f1056, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs147, %f1056;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs146, %f1056;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs145, %f1056;}

	// end inline asm
	mov.u16 	%rs148, 0;
	st.global.v4.u16 	[%rd24], {%rs145, %rs146, %rs147, %rs148};

$L__BB0_143:
	ld.const.u64 	%rd111, [params+304];
	cvta.to.global.u64 	%rd112, %rd111;
	ld.const.u32 	%r330, [params+296];
	mad.lo.s32 	%r331, %r330, %r5, %r4;
	mul.wide.u32 	%rd113, %r331, 8;
	add.s64 	%rd25, %rd112, %rd113;
	@%p151 bra 	$L__BB0_145;

	ld.global.v4.u16 	{%rs155, %rs156, %rs157, %rs158}, [%rd25];
	// begin inline asm
	{  cvt.f32.f16 %f1057, %rs155;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1058, %rs156;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1059, %rs157;}

	// end inline asm
	add.f32 	%f1060, %f1057, 0f00000000;
	add.f32 	%f1061, %f1058, 0f00000000;
	add.f32 	%f1062, %f1059, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs154, %f1062;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs153, %f1061;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs152, %f1060;}

	// end inline asm
	mov.u16 	%rs159, 0;
	st.global.v4.u16 	[%rd25], {%rs152, %rs153, %rs154, %rs159};
	bra.uni 	$L__BB0_146;

$L__BB0_145:
	mov.f32 	%f1065, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs162, %f1065;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs161, %f1065;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs160, %f1065;}

	// end inline asm
	mov.u16 	%rs163, 0;
	st.global.v4.u16 	[%rd25], {%rs160, %rs161, %rs162, %rs163};
	bra.uni 	$L__BB0_146;

$L__BB0_42:
	mov.b32 	%r220, %f1152;
	xor.b32  	%r221, %r220, -2147483648;
	mov.b32 	%f502, %r221;
	selp.f32 	%f1154, %f502, %f1152, %p1;
	setp.geu.f32 	%p54, %f1149, 0f00000000;
	@%p54 bra 	$L__BB0_46;

	mov.f32 	%f503, 0f3EE66666;
	cvt.rzi.f32.f32 	%f504, %f503;
	setp.eq.f32 	%p55, %f504, 0f3EE66666;
	@%p55 bra 	$L__BB0_46;

	mov.f32 	%f1154, 0f7FFFFFFF;

$L__BB0_46:
	abs.f32 	%f1086, %f1149;
	add.f32 	%f507, %f1086, 0f3EE66666;
	mov.b32 	%r222, %f507;
	setp.lt.s32 	%p57, %r222, 2139095040;
	@%p57 bra 	$L__BB0_51;

	abs.f32 	%f1087, %f1149;
	setp.gtu.f32 	%p58, %f1087, 0f7F800000;
	@%p58 bra 	$L__BB0_50;
	bra.uni 	$L__BB0_48;

$L__BB0_50:
	add.f32 	%f1154, %f1149, 0f3EE66666;
	bra.uni 	$L__BB0_51;

$L__BB0_48:
	abs.f32 	%f1088, %f1149;
	setp.neu.f32 	%p59, %f1088, 0f7F800000;
	@%p59 bra 	$L__BB0_51;

	selp.f32 	%f1154, 0fFF800000, 0f7F800000, %p1;

$L__BB0_51:
	setp.eq.f32 	%p60, %f1149, 0f3F800000;
	selp.f32 	%f152, 0f3F800000, %f1154, %p60;
	abs.f32 	%f153, %f1150;
	setp.lt.f32 	%p61, %f153, 0f00800000;
	mul.f32 	%f509, %f153, 0f4B800000;
	selp.f32 	%f510, %f509, %f153, %p61;
	selp.f32 	%f511, 0fC3170000, 0fC2FE0000, %p61;
	mov.b32 	%r223, %f510;
	and.b32  	%r224, %r223, 8388607;
	or.b32  	%r225, %r224, 1065353216;
	mov.b32 	%f512, %r225;
	shr.u32 	%r226, %r223, 23;
	cvt.rn.f32.u32 	%f513, %r226;
	add.f32 	%f514, %f511, %f513;
	setp.gt.f32 	%p62, %f512, 0f3FB504F3;
	mul.f32 	%f515, %f512, 0f3F000000;
	add.f32 	%f516, %f514, 0f3F800000;
	selp.f32 	%f517, %f516, %f514, %p62;
	selp.f32 	%f518, %f515, %f512, %p62;
	add.f32 	%f519, %f518, 0fBF800000;
	add.f32 	%f520, %f518, 0f3F800000;
	rcp.approx.ftz.f32 	%f521, %f520;
	add.f32 	%f522, %f519, %f519;
	mul.f32 	%f523, %f522, %f521;
	mul.f32 	%f524, %f523, %f523;
	mov.f32 	%f525, 0f3C4CAF63;
	mov.f32 	%f526, 0f3B18F0FE;
	fma.rn.f32 	%f527, %f526, %f524, %f525;
	mov.f32 	%f528, 0f3DAAAABD;
	fma.rn.f32 	%f529, %f527, %f524, %f528;
	mul.rn.f32 	%f530, %f529, %f524;
	mul.rn.f32 	%f531, %f530, %f523;
	sub.f32 	%f532, %f519, %f523;
	add.f32 	%f533, %f532, %f532;
	neg.f32 	%f534, %f523;
	fma.rn.f32 	%f535, %f534, %f519, %f533;
	mul.rn.f32 	%f536, %f521, %f535;
	add.f32 	%f537, %f531, %f523;
	sub.f32 	%f538, %f523, %f537;
	add.f32 	%f539, %f531, %f538;
	add.f32 	%f540, %f536, %f539;
	add.f32 	%f541, %f537, %f540;
	sub.f32 	%f542, %f537, %f541;
	add.f32 	%f543, %f540, %f542;
	mov.f32 	%f544, 0f3F317200;
	mul.rn.f32 	%f545, %f517, %f544;
	mov.f32 	%f546, 0f35BFBE8E;
	mul.rn.f32 	%f547, %f517, %f546;
	add.f32 	%f548, %f545, %f541;
	sub.f32 	%f549, %f545, %f548;
	add.f32 	%f550, %f541, %f549;
	add.f32 	%f551, %f543, %f550;
	add.f32 	%f552, %f547, %f551;
	add.f32 	%f553, %f548, %f552;
	sub.f32 	%f554, %f548, %f553;
	add.f32 	%f555, %f552, %f554;
	mov.f32 	%f556, 0f3EE66666;
	mul.rn.f32 	%f557, %f556, %f553;
	neg.f32 	%f558, %f557;
	fma.rn.f32 	%f559, %f556, %f553, %f558;
	fma.rn.f32 	%f560, %f556, %f555, %f559;
	mov.f32 	%f561, 0f00000000;
	fma.rn.f32 	%f562, %f561, %f553, %f560;
	add.rn.f32 	%f563, %f557, %f562;
	neg.f32 	%f564, %f563;
	add.rn.f32 	%f565, %f557, %f564;
	add.rn.f32 	%f566, %f565, %f562;
	mov.b32 	%r227, %f563;
	setp.eq.s32 	%p63, %r227, 1118925336;
	add.s32 	%r228, %r227, -1;
	mov.b32 	%f567, %r228;
	add.f32 	%f568, %f566, 0f37000000;
	selp.f32 	%f154, %f568, %f566, %p63;
	selp.f32 	%f569, %f567, %f563, %p63;
	mov.f32 	%f570, 0f3FB8AA3B;
	mul.rn.f32 	%f571, %f569, %f570;
	cvt.rzi.f32.f32 	%f572, %f571;
	abs.f32 	%f573, %f572;
	setp.gt.f32 	%p64, %f573, 0f42FC0000;
	mov.b32 	%r229, %f572;
	and.b32  	%r230, %r229, -2147483648;
	or.b32  	%r231, %r230, 1123811328;
	mov.b32 	%f574, %r231;
	selp.f32 	%f575, %f574, %f572, %p64;
	mov.f32 	%f576, 0fBF317218;
	fma.rn.f32 	%f577, %f575, %f576, %f569;
	mov.f32 	%f578, 0f3102E308;
	fma.rn.f32 	%f579, %f575, %f578, %f577;
	mul.f32 	%f580, %f579, 0f3FB8AA3B;
	add.f32 	%f581, %f575, 0f4B40007F;
	mov.b32 	%r232, %f581;
	shl.b32 	%r233, %r232, 23;
	mov.b32 	%f582, %r233;
	ex2.approx.ftz.f32 	%f583, %f580;
	mul.f32 	%f155, %f583, %f582;
	setp.eq.f32 	%p65, %f155, 0f7F800000;
	mov.f32 	%f1155, 0f7F800000;
	@%p65 bra 	$L__BB0_53;

	fma.rn.f32 	%f1155, %f155, %f154, %f155;

$L__BB0_53:
	setp.lt.f32 	%p66, %f1150, 0f00000000;
	and.pred  	%p2, %p66, %p52;
	setp.eq.f32 	%p68, %f1150, 0f00000000;
	@%p68 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_54;

$L__BB0_57:
	add.f32 	%f588, %f1150, %f1150;
	selp.f32 	%f1157, %f588, 0f00000000, %p52;
	bra.uni 	$L__BB0_58;

$L__BB0_54:
	mov.b32 	%r234, %f1155;
	xor.b32  	%r235, %r234, -2147483648;
	mov.b32 	%f584, %r235;
	selp.f32 	%f1157, %f584, %f1155, %p2;
	setp.geu.f32 	%p69, %f1150, 0f00000000;
	@%p69 bra 	$L__BB0_58;

	mov.f32 	%f585, 0f3EE66666;
	cvt.rzi.f32.f32 	%f586, %f585;
	setp.eq.f32 	%p70, %f586, 0f3EE66666;
	@%p70 bra 	$L__BB0_58;

	mov.f32 	%f1157, 0f7FFFFFFF;

$L__BB0_58:
	abs.f32 	%f1089, %f1150;
	add.f32 	%f589, %f1089, 0f3EE66666;
	mov.b32 	%r236, %f589;
	setp.lt.s32 	%p72, %r236, 2139095040;
	@%p72 bra 	$L__BB0_63;

	abs.f32 	%f1090, %f1150;
	setp.gtu.f32 	%p73, %f1090, 0f7F800000;
	@%p73 bra 	$L__BB0_62;
	bra.uni 	$L__BB0_60;

$L__BB0_62:
	add.f32 	%f1157, %f1150, 0f3EE66666;
	bra.uni 	$L__BB0_63;

$L__BB0_60:
	abs.f32 	%f1091, %f1150;
	setp.neu.f32 	%p74, %f1091, 0f7F800000;
	@%p74 bra 	$L__BB0_63;

	selp.f32 	%f1157, 0fFF800000, 0f7F800000, %p2;

$L__BB0_63:
	setp.eq.f32 	%p75, %f1150, 0f3F800000;
	selp.f32 	%f164, 0f3F800000, %f1157, %p75;
	abs.f32 	%f165, %f1151;
	setp.lt.f32 	%p76, %f165, 0f00800000;
	mul.f32 	%f591, %f165, 0f4B800000;
	selp.f32 	%f592, %f591, %f165, %p76;
	selp.f32 	%f593, 0fC3170000, 0fC2FE0000, %p76;
	mov.b32 	%r237, %f592;
	and.b32  	%r238, %r237, 8388607;
	or.b32  	%r239, %r238, 1065353216;
	mov.b32 	%f594, %r239;
	shr.u32 	%r240, %r237, 23;
	cvt.rn.f32.u32 	%f595, %r240;
	add.f32 	%f596, %f593, %f595;
	setp.gt.f32 	%p77, %f594, 0f3FB504F3;
	mul.f32 	%f597, %f594, 0f3F000000;
	add.f32 	%f598, %f596, 0f3F800000;
	selp.f32 	%f599, %f598, %f596, %p77;
	selp.f32 	%f600, %f597, %f594, %p77;
	add.f32 	%f601, %f600, 0fBF800000;
	add.f32 	%f602, %f600, 0f3F800000;
	rcp.approx.ftz.f32 	%f603, %f602;
	add.f32 	%f604, %f601, %f601;
	mul.f32 	%f605, %f604, %f603;
	mul.f32 	%f606, %f605, %f605;
	mov.f32 	%f607, 0f3C4CAF63;
	mov.f32 	%f608, 0f3B18F0FE;
	fma.rn.f32 	%f609, %f608, %f606, %f607;
	mov.f32 	%f610, 0f3DAAAABD;
	fma.rn.f32 	%f611, %f609, %f606, %f610;
	mul.rn.f32 	%f612, %f611, %f606;
	mul.rn.f32 	%f613, %f612, %f605;
	sub.f32 	%f614, %f601, %f605;
	add.f32 	%f615, %f614, %f614;
	neg.f32 	%f616, %f605;
	fma.rn.f32 	%f617, %f616, %f601, %f615;
	mul.rn.f32 	%f618, %f603, %f617;
	add.f32 	%f619, %f613, %f605;
	sub.f32 	%f620, %f605, %f619;
	add.f32 	%f621, %f613, %f620;
	add.f32 	%f622, %f618, %f621;
	add.f32 	%f623, %f619, %f622;
	sub.f32 	%f624, %f619, %f623;
	add.f32 	%f625, %f622, %f624;
	mov.f32 	%f626, 0f3F317200;
	mul.rn.f32 	%f627, %f599, %f626;
	mov.f32 	%f628, 0f35BFBE8E;
	mul.rn.f32 	%f629, %f599, %f628;
	add.f32 	%f630, %f627, %f623;
	sub.f32 	%f631, %f627, %f630;
	add.f32 	%f632, %f623, %f631;
	add.f32 	%f633, %f625, %f632;
	add.f32 	%f634, %f629, %f633;
	add.f32 	%f635, %f630, %f634;
	sub.f32 	%f636, %f630, %f635;
	add.f32 	%f637, %f634, %f636;
	mov.f32 	%f638, 0f3EE66666;
	mul.rn.f32 	%f639, %f638, %f635;
	neg.f32 	%f640, %f639;
	fma.rn.f32 	%f641, %f638, %f635, %f640;
	fma.rn.f32 	%f642, %f638, %f637, %f641;
	mov.f32 	%f643, 0f00000000;
	fma.rn.f32 	%f644, %f643, %f635, %f642;
	add.rn.f32 	%f645, %f639, %f644;
	neg.f32 	%f646, %f645;
	add.rn.f32 	%f647, %f639, %f646;
	add.rn.f32 	%f648, %f647, %f644;
	mov.b32 	%r241, %f645;
	setp.eq.s32 	%p78, %r241, 1118925336;
	add.s32 	%r242, %r241, -1;
	mov.b32 	%f649, %r242;
	add.f32 	%f650, %f648, 0f37000000;
	selp.f32 	%f166, %f650, %f648, %p78;
	selp.f32 	%f651, %f649, %f645, %p78;
	mov.f32 	%f652, 0f3FB8AA3B;
	mul.rn.f32 	%f653, %f651, %f652;
	cvt.rzi.f32.f32 	%f654, %f653;
	abs.f32 	%f655, %f654;
	setp.gt.f32 	%p79, %f655, 0f42FC0000;
	mov.b32 	%r243, %f654;
	and.b32  	%r244, %r243, -2147483648;
	or.b32  	%r245, %r244, 1123811328;
	mov.b32 	%f656, %r245;
	selp.f32 	%f657, %f656, %f654, %p79;
	mov.f32 	%f658, 0fBF317218;
	fma.rn.f32 	%f659, %f657, %f658, %f651;
	mov.f32 	%f660, 0f3102E308;
	fma.rn.f32 	%f661, %f657, %f660, %f659;
	mul.f32 	%f662, %f661, 0f3FB8AA3B;
	add.f32 	%f663, %f657, 0f4B40007F;
	mov.b32 	%r246, %f663;
	shl.b32 	%r247, %r246, 23;
	mov.b32 	%f664, %r247;
	ex2.approx.ftz.f32 	%f665, %f662;
	mul.f32 	%f167, %f665, %f664;
	setp.eq.f32 	%p80, %f167, 0f7F800000;
	mov.f32 	%f1158, 0f7F800000;
	@%p80 bra 	$L__BB0_65;

	fma.rn.f32 	%f1158, %f167, %f166, %f167;

$L__BB0_65:
	setp.lt.f32 	%p81, %f1151, 0f00000000;
	and.pred  	%p3, %p81, %p52;
	setp.eq.f32 	%p83, %f1151, 0f00000000;
	@%p83 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_66;

$L__BB0_69:
	add.f32 	%f670, %f1151, %f1151;
	selp.f32 	%f1160, %f670, 0f00000000, %p52;
	bra.uni 	$L__BB0_70;

$L__BB0_66:
	mov.b32 	%r248, %f1158;
	xor.b32  	%r249, %r248, -2147483648;
	mov.b32 	%f666, %r249;
	selp.f32 	%f1160, %f666, %f1158, %p3;
	setp.geu.f32 	%p84, %f1151, 0f00000000;
	@%p84 bra 	$L__BB0_70;

	mov.f32 	%f667, 0f3EE66666;
	cvt.rzi.f32.f32 	%f668, %f667;
	setp.eq.f32 	%p85, %f668, 0f3EE66666;
	@%p85 bra 	$L__BB0_70;

	mov.f32 	%f1160, 0f7FFFFFFF;

$L__BB0_70:
	abs.f32 	%f1092, %f1151;
	add.f32 	%f671, %f1092, 0f3EE66666;
	mov.b32 	%r250, %f671;
	setp.lt.s32 	%p87, %r250, 2139095040;
	@%p87 bra 	$L__BB0_75;

	abs.f32 	%f1093, %f1151;
	setp.gtu.f32 	%p88, %f1093, 0f7F800000;
	@%p88 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_72;

$L__BB0_74:
	add.f32 	%f1160, %f1151, 0f3EE66666;
	bra.uni 	$L__BB0_75;

$L__BB0_72:
	abs.f32 	%f1094, %f1151;
	setp.neu.f32 	%p89, %f1094, 0f7F800000;
	@%p89 bra 	$L__BB0_75;

	selp.f32 	%f1160, 0fFF800000, 0f7F800000, %p3;

$L__BB0_75:
	setp.eq.f32 	%p90, %f1151, 0f3F800000;
	mov.f32 	%f673, 0f3F800000;
	selp.f32 	%f674, 0f3F800000, %f1160, %p90;
	min.f32 	%f675, %f152, %f673;
	mov.f32 	%f676, 0f00000000;
	max.f32 	%f176, %f676, %f675;
	min.f32 	%f677, %f164, %f673;
	max.f32 	%f177, %f676, %f677;
	min.f32 	%f678, %f674, %f673;
	max.f32 	%f178, %f676, %f678;
	mov.f32 	%f682, 0f3ED55555;
	abs.f32 	%f180, %f176;
	setp.lt.f32 	%p91, %f180, 0f00800000;
	mul.f32 	%f684, %f180, 0f4B800000;
	selp.f32 	%f685, %f684, %f180, %p91;
	selp.f32 	%f686, 0fC3170000, 0fC2FE0000, %p91;
	mov.b32 	%r253, %f685;
	and.b32  	%r254, %r253, 8388607;
	or.b32  	%r255, %r254, 1065353216;
	mov.b32 	%f687, %r255;
	shr.u32 	%r256, %r253, 23;
	cvt.rn.f32.u32 	%f688, %r256;
	add.f32 	%f689, %f686, %f688;
	setp.gt.f32 	%p92, %f687, 0f3FB504F3;
	mul.f32 	%f690, %f687, 0f3F000000;
	add.f32 	%f691, %f689, 0f3F800000;
	selp.f32 	%f692, %f691, %f689, %p92;
	selp.f32 	%f693, %f690, %f687, %p92;
	add.f32 	%f694, %f693, 0fBF800000;
	add.f32 	%f695, %f693, 0f3F800000;
	rcp.approx.ftz.f32 	%f696, %f695;
	add.f32 	%f697, %f694, %f694;
	mul.f32 	%f698, %f697, %f696;
	mul.f32 	%f699, %f698, %f698;
	mov.f32 	%f700, 0f3C4CAF63;
	mov.f32 	%f701, 0f3B18F0FE;
	fma.rn.f32 	%f702, %f701, %f699, %f700;
	mov.f32 	%f703, 0f3DAAAABD;
	fma.rn.f32 	%f704, %f702, %f699, %f703;
	mul.rn.f32 	%f705, %f704, %f699;
	mul.rn.f32 	%f706, %f705, %f698;
	sub.f32 	%f707, %f694, %f698;
	add.f32 	%f708, %f707, %f707;
	neg.f32 	%f709, %f698;
	fma.rn.f32 	%f710, %f709, %f694, %f708;
	mul.rn.f32 	%f711, %f696, %f710;
	add.f32 	%f712, %f706, %f698;
	sub.f32 	%f713, %f698, %f712;
	add.f32 	%f714, %f706, %f713;
	add.f32 	%f715, %f711, %f714;
	add.f32 	%f716, %f712, %f715;
	sub.f32 	%f717, %f712, %f716;
	add.f32 	%f718, %f715, %f717;
	mov.f32 	%f719, 0f3F317200;
	mul.rn.f32 	%f720, %f692, %f719;
	mov.f32 	%f721, 0f35BFBE8E;
	mul.rn.f32 	%f722, %f692, %f721;
	add.f32 	%f723, %f720, %f716;
	sub.f32 	%f724, %f720, %f723;
	add.f32 	%f725, %f716, %f724;
	add.f32 	%f726, %f718, %f725;
	add.f32 	%f727, %f722, %f726;
	add.f32 	%f728, %f723, %f727;
	sub.f32 	%f729, %f723, %f728;
	add.f32 	%f730, %f727, %f729;
	mul.rn.f32 	%f731, %f682, %f728;
	neg.f32 	%f732, %f731;
	fma.rn.f32 	%f733, %f682, %f728, %f732;
	fma.rn.f32 	%f734, %f682, %f730, %f733;
	fma.rn.f32 	%f735, %f676, %f728, %f734;
	add.rn.f32 	%f736, %f731, %f735;
	neg.f32 	%f737, %f736;
	add.rn.f32 	%f738, %f731, %f737;
	add.rn.f32 	%f739, %f738, %f735;
	mov.b32 	%r257, %f736;
	setp.eq.s32 	%p93, %r257, 1118925336;
	add.s32 	%r258, %r257, -1;
	mov.b32 	%f740, %r258;
	add.f32 	%f741, %f739, 0f37000000;
	selp.f32 	%f181, %f741, %f739, %p93;
	selp.f32 	%f742, %f740, %f736, %p93;
	mov.f32 	%f743, 0f3FB8AA3B;
	mul.rn.f32 	%f744, %f742, %f743;
	cvt.rzi.f32.f32 	%f745, %f744;
	abs.f32 	%f746, %f745;
	setp.gt.f32 	%p94, %f746, 0f42FC0000;
	mov.b32 	%r259, %f745;
	and.b32  	%r260, %r259, -2147483648;
	or.b32  	%r261, %r260, 1123811328;
	mov.b32 	%f747, %r261;
	selp.f32 	%f748, %f747, %f745, %p94;
	mov.f32 	%f749, 0fBF317218;
	fma.rn.f32 	%f750, %f748, %f749, %f742;
	mov.f32 	%f751, 0f3102E308;
	fma.rn.f32 	%f752, %f748, %f751, %f750;
	mul.f32 	%f753, %f752, 0f3FB8AA3B;
	add.f32 	%f754, %f748, 0f4B40007F;
	mov.b32 	%r262, %f754;
	shl.b32 	%r263, %r262, 23;
	mov.b32 	%f755, %r263;
	ex2.approx.ftz.f32 	%f756, %f753;
	mul.f32 	%f182, %f756, %f755;
	setp.eq.f32 	%p95, %f182, 0f7F800000;
	mov.f32 	%f1161, 0f7F800000;
	@%p95 bra 	$L__BB0_77;

	fma.rn.f32 	%f1161, %f182, %f181, %f182;

$L__BB0_77:
	mov.f32 	%f1079, 0f3E555555;
	cvt.rzi.f32.f32 	%f1078, %f1079;
	add.f32 	%f1077, %f1078, %f1078;
	mov.f32 	%f1076, 0f3ED55555;
	sub.f32 	%f1075, %f1076, %f1077;
	abs.f32 	%f1074, %f1075;
	setp.lt.f32 	%p96, %f176, 0f00000000;
	setp.eq.f32 	%p97, %f1074, 0f3F800000;
	and.pred  	%p4, %p96, %p97;
	setp.eq.f32 	%p98, %f176, 0f00000000;
	@%p98 bra 	$L__BB0_81;
	bra.uni 	$L__BB0_78;

$L__BB0_81:
	add.f32 	%f761, %f176, %f176;
	selp.f32 	%f1163, %f761, 0f00000000, %p97;
	bra.uni 	$L__BB0_82;

$L__BB0_78:
	mov.b32 	%r264, %f1161;
	xor.b32  	%r265, %r264, -2147483648;
	mov.b32 	%f757, %r265;
	selp.f32 	%f1163, %f757, %f1161, %p4;
	setp.geu.f32 	%p99, %f176, 0f00000000;
	@%p99 bra 	$L__BB0_82;

	mov.f32 	%f758, 0f3ED55555;
	cvt.rzi.f32.f32 	%f759, %f758;
	setp.eq.f32 	%p100, %f759, 0f3ED55555;
	@%p100 bra 	$L__BB0_82;

	mov.f32 	%f1163, 0f7FFFFFFF;

$L__BB0_82:
	add.f32 	%f762, %f180, 0f3ED55555;
	mov.b32 	%r266, %f762;
	setp.lt.s32 	%p102, %r266, 2139095040;
	@%p102 bra 	$L__BB0_87;

	setp.gtu.f32 	%p103, %f180, 0f7F800000;
	@%p103 bra 	$L__BB0_86;
	bra.uni 	$L__BB0_84;

$L__BB0_86:
	add.f32 	%f1163, %f176, 0f3ED55555;
	bra.uni 	$L__BB0_87;

$L__BB0_84:
	setp.neu.f32 	%p104, %f180, 0f7F800000;
	@%p104 bra 	$L__BB0_87;

	selp.f32 	%f1163, 0fFF800000, 0f7F800000, %p4;

$L__BB0_87:
	abs.f32 	%f191, %f177;
	setp.lt.f32 	%p105, %f191, 0f00800000;
	mul.f32 	%f764, %f191, 0f4B800000;
	selp.f32 	%f765, %f764, %f191, %p105;
	selp.f32 	%f766, 0fC3170000, 0fC2FE0000, %p105;
	mov.b32 	%r267, %f765;
	and.b32  	%r268, %r267, 8388607;
	or.b32  	%r269, %r268, 1065353216;
	mov.b32 	%f767, %r269;
	shr.u32 	%r270, %r267, 23;
	cvt.rn.f32.u32 	%f768, %r270;
	add.f32 	%f769, %f766, %f768;
	setp.gt.f32 	%p106, %f767, 0f3FB504F3;
	mul.f32 	%f770, %f767, 0f3F000000;
	add.f32 	%f771, %f769, 0f3F800000;
	selp.f32 	%f772, %f771, %f769, %p106;
	selp.f32 	%f773, %f770, %f767, %p106;
	add.f32 	%f774, %f773, 0fBF800000;
	add.f32 	%f775, %f773, 0f3F800000;
	rcp.approx.ftz.f32 	%f776, %f775;
	add.f32 	%f777, %f774, %f774;
	mul.f32 	%f778, %f777, %f776;
	mul.f32 	%f779, %f778, %f778;
	mov.f32 	%f780, 0f3C4CAF63;
	mov.f32 	%f781, 0f3B18F0FE;
	fma.rn.f32 	%f782, %f781, %f779, %f780;
	mov.f32 	%f783, 0f3DAAAABD;
	fma.rn.f32 	%f784, %f782, %f779, %f783;
	mul.rn.f32 	%f785, %f784, %f779;
	mul.rn.f32 	%f786, %f785, %f778;
	sub.f32 	%f787, %f774, %f778;
	add.f32 	%f788, %f787, %f787;
	neg.f32 	%f789, %f778;
	fma.rn.f32 	%f790, %f789, %f774, %f788;
	mul.rn.f32 	%f791, %f776, %f790;
	add.f32 	%f792, %f786, %f778;
	sub.f32 	%f793, %f778, %f792;
	add.f32 	%f794, %f786, %f793;
	add.f32 	%f795, %f791, %f794;
	add.f32 	%f796, %f792, %f795;
	sub.f32 	%f797, %f792, %f796;
	add.f32 	%f798, %f795, %f797;
	mov.f32 	%f799, 0f3F317200;
	mul.rn.f32 	%f800, %f772, %f799;
	mov.f32 	%f801, 0f35BFBE8E;
	mul.rn.f32 	%f802, %f772, %f801;
	add.f32 	%f803, %f800, %f796;
	sub.f32 	%f804, %f800, %f803;
	add.f32 	%f805, %f796, %f804;
	add.f32 	%f806, %f798, %f805;
	add.f32 	%f807, %f802, %f806;
	add.f32 	%f808, %f803, %f807;
	sub.f32 	%f809, %f803, %f808;
	add.f32 	%f810, %f807, %f809;
	mov.f32 	%f811, 0f3ED55555;
	mul.rn.f32 	%f812, %f811, %f808;
	neg.f32 	%f813, %f812;
	fma.rn.f32 	%f814, %f811, %f808, %f813;
	fma.rn.f32 	%f815, %f811, %f810, %f814;
	mov.f32 	%f816, 0f00000000;
	fma.rn.f32 	%f817, %f816, %f808, %f815;
	add.rn.f32 	%f818, %f812, %f817;
	neg.f32 	%f819, %f818;
	add.rn.f32 	%f820, %f812, %f819;
	add.rn.f32 	%f821, %f820, %f817;
	mov.b32 	%r271, %f818;
	setp.eq.s32 	%p107, %r271, 1118925336;
	add.s32 	%r272, %r271, -1;
	mov.b32 	%f822, %r272;
	add.f32 	%f823, %f821, 0f37000000;
	selp.f32 	%f192, %f823, %f821, %p107;
	selp.f32 	%f824, %f822, %f818, %p107;
	mov.f32 	%f825, 0f3FB8AA3B;
	mul.rn.f32 	%f826, %f824, %f825;
	cvt.rzi.f32.f32 	%f827, %f826;
	abs.f32 	%f828, %f827;
	setp.gt.f32 	%p108, %f828, 0f42FC0000;
	mov.b32 	%r273, %f827;
	and.b32  	%r274, %r273, -2147483648;
	or.b32  	%r275, %r274, 1123811328;
	mov.b32 	%f829, %r275;
	selp.f32 	%f830, %f829, %f827, %p108;
	mov.f32 	%f831, 0fBF317218;
	fma.rn.f32 	%f832, %f830, %f831, %f824;
	mov.f32 	%f833, 0f3102E308;
	fma.rn.f32 	%f834, %f830, %f833, %f832;
	mul.f32 	%f835, %f834, 0f3FB8AA3B;
	add.f32 	%f836, %f830, 0f4B40007F;
	mov.b32 	%r276, %f836;
	shl.b32 	%r277, %r276, 23;
	mov.b32 	%f837, %r277;
	ex2.approx.ftz.f32 	%f838, %f835;
	mul.f32 	%f193, %f838, %f837;
	setp.eq.f32 	%p109, %f193, 0f7F800000;
	mov.f32 	%f1164, 0f7F800000;
	@%p109 bra 	$L__BB0_89;

	fma.rn.f32 	%f1164, %f193, %f192, %f193;

$L__BB0_89:
	setp.lt.f32 	%p110, %f177, 0f00000000;
	and.pred  	%p5, %p110, %p97;
	setp.eq.f32 	%p112, %f177, 0f00000000;
	@%p112 bra 	$L__BB0_93;
	bra.uni 	$L__BB0_90;

$L__BB0_93:
	add.f32 	%f843, %f177, %f177;
	selp.f32 	%f1166, %f843, 0f00000000, %p97;
	bra.uni 	$L__BB0_94;

$L__BB0_90:
	mov.b32 	%r278, %f1164;
	xor.b32  	%r279, %r278, -2147483648;
	mov.b32 	%f839, %r279;
	selp.f32 	%f1166, %f839, %f1164, %p5;
	setp.geu.f32 	%p113, %f177, 0f00000000;
	@%p113 bra 	$L__BB0_94;

	mov.f32 	%f840, 0f3ED55555;
	cvt.rzi.f32.f32 	%f841, %f840;
	setp.eq.f32 	%p114, %f841, 0f3ED55555;
	@%p114 bra 	$L__BB0_94;

	mov.f32 	%f1166, 0f7FFFFFFF;

$L__BB0_94:
	add.f32 	%f844, %f191, 0f3ED55555;
	mov.b32 	%r280, %f844;
	setp.lt.s32 	%p116, %r280, 2139095040;
	@%p116 bra 	$L__BB0_99;

	setp.gtu.f32 	%p117, %f191, 0f7F800000;
	@%p117 bra 	$L__BB0_98;
	bra.uni 	$L__BB0_96;

$L__BB0_98:
	add.f32 	%f1166, %f177, 0f3ED55555;
	bra.uni 	$L__BB0_99;

$L__BB0_96:
	setp.neu.f32 	%p118, %f191, 0f7F800000;
	@%p118 bra 	$L__BB0_99;

	selp.f32 	%f1166, 0fFF800000, 0f7F800000, %p5;

$L__BB0_99:
	abs.f32 	%f202, %f178;
	setp.lt.f32 	%p119, %f202, 0f00800000;
	mul.f32 	%f846, %f202, 0f4B800000;
	selp.f32 	%f847, %f846, %f202, %p119;
	selp.f32 	%f848, 0fC3170000, 0fC2FE0000, %p119;
	mov.b32 	%r281, %f847;
	and.b32  	%r282, %r281, 8388607;
	or.b32  	%r283, %r282, 1065353216;
	mov.b32 	%f849, %r283;
	shr.u32 	%r284, %r281, 23;
	cvt.rn.f32.u32 	%f850, %r284;
	add.f32 	%f851, %f848, %f850;
	setp.gt.f32 	%p120, %f849, 0f3FB504F3;
	mul.f32 	%f852, %f849, 0f3F000000;
	add.f32 	%f853, %f851, 0f3F800000;
	selp.f32 	%f854, %f853, %f851, %p120;
	selp.f32 	%f855, %f852, %f849, %p120;
	add.f32 	%f856, %f855, 0fBF800000;
	add.f32 	%f857, %f855, 0f3F800000;
	rcp.approx.ftz.f32 	%f858, %f857;
	add.f32 	%f859, %f856, %f856;
	mul.f32 	%f860, %f859, %f858;
	mul.f32 	%f861, %f860, %f860;
	mov.f32 	%f862, 0f3C4CAF63;
	mov.f32 	%f863, 0f3B18F0FE;
	fma.rn.f32 	%f864, %f863, %f861, %f862;
	mov.f32 	%f865, 0f3DAAAABD;
	fma.rn.f32 	%f866, %f864, %f861, %f865;
	mul.rn.f32 	%f867, %f866, %f861;
	mul.rn.f32 	%f868, %f867, %f860;
	sub.f32 	%f869, %f856, %f860;
	add.f32 	%f870, %f869, %f869;
	neg.f32 	%f871, %f860;
	fma.rn.f32 	%f872, %f871, %f856, %f870;
	mul.rn.f32 	%f873, %f858, %f872;
	add.f32 	%f874, %f868, %f860;
	sub.f32 	%f875, %f860, %f874;
	add.f32 	%f876, %f868, %f875;
	add.f32 	%f877, %f873, %f876;
	add.f32 	%f878, %f874, %f877;
	sub.f32 	%f879, %f874, %f878;
	add.f32 	%f880, %f877, %f879;
	mov.f32 	%f881, 0f3F317200;
	mul.rn.f32 	%f882, %f854, %f881;
	mov.f32 	%f883, 0f35BFBE8E;
	mul.rn.f32 	%f884, %f854, %f883;
	add.f32 	%f885, %f882, %f878;
	sub.f32 	%f886, %f882, %f885;
	add.f32 	%f887, %f878, %f886;
	add.f32 	%f888, %f880, %f887;
	add.f32 	%f889, %f884, %f888;
	add.f32 	%f890, %f885, %f889;
	sub.f32 	%f891, %f885, %f890;
	add.f32 	%f892, %f889, %f891;
	mov.f32 	%f893, 0f3ED55555;
	mul.rn.f32 	%f894, %f893, %f890;
	neg.f32 	%f895, %f894;
	fma.rn.f32 	%f896, %f893, %f890, %f895;
	fma.rn.f32 	%f897, %f893, %f892, %f896;
	mov.f32 	%f898, 0f00000000;
	fma.rn.f32 	%f899, %f898, %f890, %f897;
	add.rn.f32 	%f900, %f894, %f899;
	neg.f32 	%f901, %f900;
	add.rn.f32 	%f902, %f894, %f901;
	add.rn.f32 	%f903, %f902, %f899;
	mov.b32 	%r285, %f900;
	setp.eq.s32 	%p121, %r285, 1118925336;
	add.s32 	%r286, %r285, -1;
	mov.b32 	%f904, %r286;
	add.f32 	%f905, %f903, 0f37000000;
	selp.f32 	%f203, %f905, %f903, %p121;
	selp.f32 	%f906, %f904, %f900, %p121;
	mov.f32 	%f907, 0f3FB8AA3B;
	mul.rn.f32 	%f908, %f906, %f907;
	cvt.rzi.f32.f32 	%f909, %f908;
	abs.f32 	%f910, %f909;
	setp.gt.f32 	%p122, %f910, 0f42FC0000;
	mov.b32 	%r287, %f909;
	and.b32  	%r288, %r287, -2147483648;
	or.b32  	%r289, %r288, 1123811328;
	mov.b32 	%f911, %r289;
	selp.f32 	%f912, %f911, %f909, %p122;
	mov.f32 	%f913, 0fBF317218;
	fma.rn.f32 	%f914, %f912, %f913, %f906;
	mov.f32 	%f915, 0f3102E308;
	fma.rn.f32 	%f916, %f912, %f915, %f914;
	mul.f32 	%f917, %f916, 0f3FB8AA3B;
	add.f32 	%f918, %f912, 0f4B40007F;
	mov.b32 	%r290, %f918;
	shl.b32 	%r291, %r290, 23;
	mov.b32 	%f919, %r291;
	ex2.approx.ftz.f32 	%f920, %f917;
	mul.f32 	%f204, %f920, %f919;
	setp.eq.f32 	%p123, %f204, 0f7F800000;
	mov.f32 	%f1167, 0f7F800000;
	@%p123 bra 	$L__BB0_101;

	fma.rn.f32 	%f1167, %f204, %f203, %f204;

$L__BB0_101:
	setp.lt.f32 	%p124, %f178, 0f00000000;
	and.pred  	%p6, %p124, %p97;
	setp.eq.f32 	%p126, %f178, 0f00000000;
	@%p126 bra 	$L__BB0_105;
	bra.uni 	$L__BB0_102;

$L__BB0_105:
	add.f32 	%f925, %f178, %f178;
	selp.f32 	%f1169, %f925, 0f00000000, %p97;
	bra.uni 	$L__BB0_106;

$L__BB0_102:
	mov.b32 	%r292, %f1167;
	xor.b32  	%r293, %r292, -2147483648;
	mov.b32 	%f921, %r293;
	selp.f32 	%f1169, %f921, %f1167, %p6;
	setp.geu.f32 	%p127, %f178, 0f00000000;
	@%p127 bra 	$L__BB0_106;

	mov.f32 	%f922, 0f3ED55555;
	cvt.rzi.f32.f32 	%f923, %f922;
	setp.eq.f32 	%p128, %f923, 0f3ED55555;
	@%p128 bra 	$L__BB0_106;

	mov.f32 	%f1169, 0f7FFFFFFF;

$L__BB0_106:
	add.f32 	%f926, %f202, 0f3ED55555;
	mov.b32 	%r294, %f926;
	setp.lt.s32 	%p130, %r294, 2139095040;
	@%p130 bra 	$L__BB0_111;

	setp.gtu.f32 	%p131, %f202, 0f7F800000;
	@%p131 bra 	$L__BB0_110;
	bra.uni 	$L__BB0_108;

$L__BB0_110:
	add.f32 	%f1169, %f178, 0f3ED55555;
	bra.uni 	$L__BB0_111;

$L__BB0_108:
	setp.neu.f32 	%p132, %f202, 0f7F800000;
	@%p132 bra 	$L__BB0_111;

	selp.f32 	%f1169, 0fFF800000, 0f7F800000, %p6;

$L__BB0_111:
	ld.const.u64 	%rd116, [params+144];
	cvta.to.global.u64 	%rd115, %rd116;
	ld.const.u32 	%r349, [params+136];
	mad.lo.s32 	%r348, %r349, %r5, %r4;
	cvt.u64.u32 	%rd114, %r348;
	fma.rn.f32 	%f927, %f1163, 0f3F870A3D, 0fBD6147AE;
	setp.eq.f32 	%p133, %f176, 0f3F800000;
	mov.f32 	%f928, 0f3F800000;
	selp.f32 	%f929, 0f3F7FFFFF, %f927, %p133;
	mul.f32 	%f930, %f176, 0f414EB852;
	setp.lt.f32 	%p134, %f176, 0f3B4D2E1C;
	selp.f32 	%f931, %f930, %f929, %p134;
	fma.rn.f32 	%f932, %f1166, 0f3F870A3D, 0fBD6147AE;
	setp.eq.f32 	%p135, %f177, 0f3F800000;
	selp.f32 	%f933, 0f3F7FFFFF, %f932, %p135;
	mul.f32 	%f934, %f177, 0f414EB852;
	setp.lt.f32 	%p136, %f177, 0f3B4D2E1C;
	selp.f32 	%f935, %f934, %f933, %p136;
	fma.rn.f32 	%f936, %f1169, 0f3F870A3D, 0fBD6147AE;
	setp.eq.f32 	%p137, %f178, 0f3F800000;
	selp.f32 	%f937, 0f3F7FFFFF, %f936, %p137;
	mul.f32 	%f938, %f178, 0f414EB852;
	setp.lt.f32 	%p138, %f178, 0f3B4D2E1C;
	selp.f32 	%f939, %f938, %f937, %p138;
	min.f32 	%f940, %f931, %f928;
	mov.f32 	%f941, 0f00000000;
	max.f32 	%f942, %f941, %f940;
	mul.f32 	%f943, %f942, 0f43800000;
	cvt.rzi.u32.f32 	%r295, %f943;
	min.u32 	%r296, %r295, 255;
	min.f32 	%f944, %f935, %f928;
	max.f32 	%f945, %f941, %f944;
	mul.f32 	%f946, %f945, 0f43800000;
	cvt.rzi.u32.f32 	%r297, %f946;
	min.u32 	%r298, %r297, 255;
	min.f32 	%f947, %f939, %f928;
	max.f32 	%f948, %f941, %f947;
	mul.f32 	%f949, %f948, 0f43800000;
	cvt.rzi.u32.f32 	%r299, %f949;
	min.u32 	%r300, %r299, 255;
	shl.b64 	%rd68, %rd114, 2;
	add.s64 	%rd69, %rd115, %rd68;
	cvt.u16.u32 	%rs23, %r300;
	cvt.u16.u32 	%rs24, %r298;
	cvt.u16.u32 	%rs25, %r296;
	mov.u16 	%rs26, 255;
	st.global.v4.u8 	[%rd69], {%rs25, %rs24, %rs23, %rs26};

$L__BB0_112:
	ld.const.u32 	%r350, [params+104];
	and.b32  	%r301, %r350, 4;
	setp.eq.s32 	%p139, %r301, 0;
	@%p139 bra 	$L__BB0_114;

	ld.const.u64 	%rd70, [params+224];
	cvta.to.global.u64 	%rd71, %rd70;
	ld.const.u32 	%r302, [params+216];
	mad.lo.s32 	%r303, %r302, %r5, %r4;
	mov.f32 	%f953, 0f3F800000;
	mul.wide.u32 	%rd72, %r303, 8;
	add.s64 	%rd73, %rd71, %rd72;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs30, %f953;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs29, %f1151;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs28, %f1150;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs27, %f1149;}

	// end inline asm
	st.global.v4.u16 	[%rd73], {%rs27, %rs28, %rs29, %rs30};

$L__BB0_114:
	ld.const.u32 	%r351, [params+104];
	and.b32  	%r304, %r351, 16;
	setp.eq.s32 	%p140, %r304, 0;
	@%p140 bra 	$L__BB0_116;

	ld.const.u64 	%rd74, [params+240];
	cvta.to.global.u64 	%rd75, %rd74;
	ld.const.u32 	%r305, [params+232];
	mad.lo.s32 	%r306, %r305, %r5, %r4;
	mov.f32 	%f957, 0f3F800000;
	mul.wide.u32 	%rd76, %r306, 8;
	add.s64 	%rd77, %rd75, %rd76;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs34, %f957;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs33, %f127;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs32, %f126;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs31, %f125;}

	// end inline asm
	st.global.v4.u16 	[%rd77], {%rs31, %rs32, %rs33, %rs34};

$L__BB0_116:
	mul.f32 	%f213, %f113, 0f3F000000;
	mul.f32 	%f214, %f114, 0f3F000000;
	mul.f32 	%f215, %f115, 0f3F000000;
	ld.const.u32 	%r49, [params+108];
	setp.eq.s32 	%p141, %r49, 0;
	ld.const.u64 	%rd78, [params+256];
	cvta.to.global.u64 	%rd79, %rd78;
	ld.const.u32 	%r307, [params+248];
	mad.lo.s32 	%r308, %r307, %r5, %r4;
	mul.wide.u32 	%rd80, %r308, 8;
	add.s64 	%rd18, %rd79, %rd80;
	@%p141 bra 	$L__BB0_118;

	ld.global.v4.u16 	{%rs42, %rs43, %rs44, %rs45}, [%rd18];
	// begin inline asm
	{  cvt.f32.f16 %f958, %rs42;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f959, %rs43;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f960, %rs44;}

	// end inline asm
	add.f32 	%f961, %f213, %f958;
	add.f32 	%f962, %f214, %f959;
	add.f32 	%f963, %f215, %f960;
	mov.f32 	%f964, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs40, %f963;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs39, %f962;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs38, %f961;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs41, %f964;}

	// end inline asm
	st.global.v4.u16 	[%rd18], {%rs38, %rs39, %rs40, %rs41};
	bra.uni 	$L__BB0_119;

$L__BB0_118:
	mov.f32 	%f968, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs49, %f968;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs48, %f215;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs47, %f214;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs46, %f213;}

	// end inline asm
	st.global.v4.u16 	[%rd18], {%rs46, %rs47, %rs48, %rs49};

$L__BB0_119:
	mov.f32 	%f969, 0f34000000;
	max.f32 	%f970, %f213, %f969;
	mul.f32 	%f971, %f116, 0f3F000000;
	div.rn.f32 	%f972, %f971, %f970;
	max.f32 	%f973, %f214, %f969;
	mul.f32 	%f974, %f117, 0f3F000000;
	div.rn.f32 	%f975, %f974, %f973;
	max.f32 	%f976, %f215, %f969;
	mul.f32 	%f977, %f118, 0f3F000000;
	div.rn.f32 	%f978, %f977, %f976;
	fma.rn.f32 	%f216, %f972, 0f3F000000, 0f3F000000;
	fma.rn.f32 	%f217, %f975, 0f3F000000, 0f3F000000;
	fma.rn.f32 	%f218, %f978, 0f3F000000, 0f3F000000;
	mul.f32 	%f979, %f119, 0f3F000000;
	div.rn.f32 	%f980, %f979, %f970;
	mul.f32 	%f981, %f120, 0f3F000000;
	div.rn.f32 	%f982, %f981, %f973;
	mul.f32 	%f983, %f121, 0f3F000000;
	div.rn.f32 	%f984, %f983, %f976;
	fma.rn.f32 	%f219, %f980, 0f3F000000, 0f3F000000;
	fma.rn.f32 	%f220, %f982, 0f3F000000, 0f3F000000;
	fma.rn.f32 	%f221, %f984, 0f3F000000, 0f3F000000;
	mul.f32 	%f985, %f122, 0f3F000000;
	div.rn.f32 	%f986, %f985, %f970;
	mul.f32 	%f987, %f123, 0f3F000000;
	div.rn.f32 	%f988, %f987, %f973;
	mul.f32 	%f989, %f124, 0f3F000000;
	div.rn.f32 	%f990, %f989, %f976;
	fma.rn.f32 	%f222, %f986, 0f3F000000, 0f3F000000;
	fma.rn.f32 	%f223, %f988, 0f3F000000, 0f3F000000;
	fma.rn.f32 	%f224, %f990, 0f3F000000, 0f3F000000;
	ld.const.u64 	%rd81, [params+272];
	cvta.to.global.u64 	%rd82, %rd81;
	ld.const.u32 	%r309, [params+264];
	mad.lo.s32 	%r310, %r309, %r5, %r4;
	mul.wide.u32 	%rd83, %r310, 8;
	add.s64 	%rd19, %rd82, %rd83;
	@%p141 bra 	$L__BB0_121;

	ld.global.v4.u16 	{%rs57, %rs58, %rs59, %rs60}, [%rd19];
	// begin inline asm
	{  cvt.f32.f16 %f991, %rs57;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f992, %rs58;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f993, %rs59;}

	// end inline asm
	add.f32 	%f994, %f216, %f991;
	add.f32 	%f995, %f217, %f992;
	add.f32 	%f996, %f218, %f993;
	mov.f32 	%f997, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs55, %f996;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs54, %f995;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs53, %f994;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs56, %f997;}

	// end inline asm
	st.global.v4.u16 	[%rd19], {%rs53, %rs54, %rs55, %rs56};
	bra.uni 	$L__BB0_122;

$L__BB0_121:
	mov.f32 	%f1001, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs64, %f1001;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs63, %f218;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs62, %f217;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs61, %f216;}

	// end inline asm
	st.global.v4.u16 	[%rd19], {%rs61, %rs62, %rs63, %rs64};

$L__BB0_122:
	ld.const.u64 	%rd84, [params+288];
	cvta.to.global.u64 	%rd85, %rd84;
	ld.const.u32 	%r311, [params+280];
	mad.lo.s32 	%r312, %r311, %r5, %r4;
	mul.wide.u32 	%rd86, %r312, 8;
	add.s64 	%rd20, %rd85, %rd86;
	@%p141 bra 	$L__BB0_124;

	ld.global.v4.u16 	{%rs72, %rs73, %rs74, %rs75}, [%rd20];
	// begin inline asm
	{  cvt.f32.f16 %f1002, %rs72;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1003, %rs73;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1004, %rs74;}

	// end inline asm
	add.f32 	%f1005, %f219, %f1002;
	add.f32 	%f1006, %f220, %f1003;
	add.f32 	%f1007, %f221, %f1004;
	mov.f32 	%f1008, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs70, %f1007;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs69, %f1006;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs68, %f1005;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs71, %f1008;}

	// end inline asm
	st.global.v4.u16 	[%rd20], {%rs68, %rs69, %rs70, %rs71};
	bra.uni 	$L__BB0_125;

$L__BB0_124:
	mov.f32 	%f1012, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs79, %f1012;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs78, %f221;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs77, %f220;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs76, %f219;}

	// end inline asm
	st.global.v4.u16 	[%rd20], {%rs76, %rs77, %rs78, %rs79};

$L__BB0_125:
	ld.const.u64 	%rd87, [params+304];
	cvta.to.global.u64 	%rd88, %rd87;
	ld.const.u32 	%r313, [params+296];
	mad.lo.s32 	%r314, %r313, %r5, %r4;
	mul.wide.u32 	%rd89, %r314, 8;
	add.s64 	%rd21, %rd88, %rd89;
	@%p141 bra 	$L__BB0_127;

	ld.global.v4.u16 	{%rs87, %rs88, %rs89, %rs90}, [%rd21];
	// begin inline asm
	{  cvt.f32.f16 %f1013, %rs87;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1014, %rs88;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1015, %rs89;}

	// end inline asm
	add.f32 	%f1016, %f222, %f1013;
	add.f32 	%f1017, %f223, %f1014;
	add.f32 	%f1018, %f224, %f1015;
	mov.f32 	%f1019, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs85, %f1018;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs84, %f1017;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs83, %f1016;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs86, %f1019;}

	// end inline asm
	st.global.v4.u16 	[%rd21], {%rs83, %rs84, %rs85, %rs86};
	bra.uni 	$L__BB0_146;

$L__BB0_127:
	mov.f32 	%f1023, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs94, %f1023;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs93, %f224;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs92, %f223;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs91, %f222;}

	// end inline asm
	st.global.v4.u16 	[%rd21], {%rs91, %rs92, %rs93, %rs94};

$L__BB0_146:
	ret;

}

