#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jun 29 11:18:36 2023
# Process ID: 9440
# Current directory: D:/lab2_miniRV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11200 D:\lab2_miniRV\proj_single_cycle.xpr
# Log file: D:/lab2_miniRV/vivado.log
# Journal file: D:/lab2_miniRV\vivado.jou
# Running On: Mech-Win-Tera, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 10, Host memory: 16898 MB
#-----------------------------------------------------------
start_gui
open_project D:/lab2_miniRV/proj_single_cycle.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpuclk
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {352.369} \
  CONFIG.CLKOUT1_PHASE_ERROR {261.747} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.Component_Name {cpuclk} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {33} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.PRIMITIVE {PLL} \
] [get_ips cpuclk]
generate_target {instantiation_template} [get_files d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs cpuclk_synth_1 -jobs 8
wait_on_run cpuclk_synth_1
export_simulation -of_objects [get_files d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/lab2_miniRV/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/lab2_miniRV/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/lab2_miniRV/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM
set_property -dict [list \
  CONFIG.Component_Name {IROM} \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
  CONFIG.memory_type {rom} \
] [get_ips IROM]
generate_target {instantiation_template} [get_files d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci]
launch_runs IROM_synth_1 -jobs 8
wait_on_run IROM_synth_1
export_simulation -of_objects [get_files d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/lab2_miniRV/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/lab2_miniRV/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/lab2_miniRV/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.coefficient_file {D:/lab2_miniRV/calculator.coe} [get_ips IROM]
generate_target all [get_files  d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs IROM_synth_1 -jobs 8
wait_on_run IROM_synth_1
export_simulation -of_objects [get_files d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/lab2_miniRV/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/lab2_miniRV/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/lab2_miniRV/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM
set_property -dict [list \
  CONFIG.Component_Name {DRAM} \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
] [get_ips DRAM]
generate_target {instantiation_template} [get_files d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci]
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci]
launch_runs DRAM_synth_1 -jobs 8
wait_on_run DRAM_synth_1
export_simulation -of_objects [get_files d:/lab2_miniRV/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci] -directory D:/lab2_miniRV/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/lab2_miniRV/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/lab2_miniRV/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/lab2_miniRV/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property is_global_include true [get_files  D:/lab2_miniRV/proj_single_cycle.srcs/sources_1/new/defines.vh]
