<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: Adc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structAdc.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structAdc-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Adc Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> hardware registers.  
 <a href="structAdc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="adc_8h_source.html">adc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a5d52b4879f271e068da6e7d21292a623"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a5d52b4879f271e068da6e7d21292a623">ADC_CR</a></td></tr>
<tr class="memdesc:a5d52b4879f271e068da6e7d21292a623"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x00) Control Register  <br /></td></tr>
<tr class="separator:a5d52b4879f271e068da6e7d21292a623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124f275acf34e081bfa0199b54320600"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a124f275acf34e081bfa0199b54320600">ADC_MR</a></td></tr>
<tr class="memdesc:a124f275acf34e081bfa0199b54320600"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x04) Mode Register  <br /></td></tr>
<tr class="separator:a124f275acf34e081bfa0199b54320600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960e86a6c55d6e67df1229c1a5312e44"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a960e86a6c55d6e67df1229c1a5312e44">ADC_SEQR1</a></td></tr>
<tr class="memdesc:a960e86a6c55d6e67df1229c1a5312e44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x08) Channel Sequence Register 1  <br /></td></tr>
<tr class="separator:a960e86a6c55d6e67df1229c1a5312e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2f1332ed593412530163b1a9667427"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a7c2f1332ed593412530163b1a9667427">ADC_SEQR2</a></td></tr>
<tr class="memdesc:a7c2f1332ed593412530163b1a9667427"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x0C) Channel Sequence Register 2  <br /></td></tr>
<tr class="separator:a7c2f1332ed593412530163b1a9667427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9c44fc5ba71274cd3cf568cf0d7c85"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a2b9c44fc5ba71274cd3cf568cf0d7c85">ADC_CHER</a></td></tr>
<tr class="memdesc:a2b9c44fc5ba71274cd3cf568cf0d7c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x10) Channel Enable Register  <br /></td></tr>
<tr class="separator:a2b9c44fc5ba71274cd3cf568cf0d7c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7dc628206713228a9303a0358337ff1"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#af7dc628206713228a9303a0358337ff1">ADC_CHDR</a></td></tr>
<tr class="memdesc:af7dc628206713228a9303a0358337ff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x14) Channel Disable Register  <br /></td></tr>
<tr class="separator:af7dc628206713228a9303a0358337ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12cf23ac8529213d9459ee3749e2f092"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a12cf23ac8529213d9459ee3749e2f092">ADC_CHSR</a></td></tr>
<tr class="memdesc:a12cf23ac8529213d9459ee3749e2f092"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x18) Channel Status Register  <br /></td></tr>
<tr class="separator:a12cf23ac8529213d9459ee3749e2f092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8737c766a65a40d2336c5a107677fa7a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a8737c766a65a40d2336c5a107677fa7a">Reserved1</a> [1]</td></tr>
<tr class="separator:a8737c766a65a40d2336c5a107677fa7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71fe2bb542a4108966d8080bc0fa6df0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a71fe2bb542a4108966d8080bc0fa6df0">ADC_LCDR</a></td></tr>
<tr class="memdesc:a71fe2bb542a4108966d8080bc0fa6df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x20) Last Converted Data Register  <br /></td></tr>
<tr class="separator:a71fe2bb542a4108966d8080bc0fa6df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3100a48dad85ac6b4195c5e947c9f3e4"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a3100a48dad85ac6b4195c5e947c9f3e4">ADC_IER</a></td></tr>
<tr class="memdesc:a3100a48dad85ac6b4195c5e947c9f3e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x24) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a3100a48dad85ac6b4195c5e947c9f3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172a5371c3b3ffae345440c1e4757adf"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a172a5371c3b3ffae345440c1e4757adf">ADC_IDR</a></td></tr>
<tr class="memdesc:a172a5371c3b3ffae345440c1e4757adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x28) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a172a5371c3b3ffae345440c1e4757adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f507ec79bfd00daa2c8ebc07350da0b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a3f507ec79bfd00daa2c8ebc07350da0b">ADC_IMR</a></td></tr>
<tr class="memdesc:a3f507ec79bfd00daa2c8ebc07350da0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x2C) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a3f507ec79bfd00daa2c8ebc07350da0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d4f1fccaf40a52381337f9fa70a1c7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a17d4f1fccaf40a52381337f9fa70a1c7">ADC_ISR</a></td></tr>
<tr class="memdesc:a17d4f1fccaf40a52381337f9fa70a1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x30) Interrupt Status Register  <br /></td></tr>
<tr class="separator:a17d4f1fccaf40a52381337f9fa70a1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad4e5cb94b3bcb7ac69de501779fefb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a5ad4e5cb94b3bcb7ac69de501779fefb">Reserved2</a> [2]</td></tr>
<tr class="separator:a5ad4e5cb94b3bcb7ac69de501779fefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc9be08459dce3f757d37c3c88c958a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a7fc9be08459dce3f757d37c3c88c958a">ADC_OVER</a></td></tr>
<tr class="memdesc:a7fc9be08459dce3f757d37c3c88c958a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x3C) Overrun Status Register  <br /></td></tr>
<tr class="separator:a7fc9be08459dce3f757d37c3c88c958a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab3d6f275ef53f9060f887a94bd731d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a0ab3d6f275ef53f9060f887a94bd731d">ADC_EMR</a></td></tr>
<tr class="memdesc:a0ab3d6f275ef53f9060f887a94bd731d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x40) Extended Mode Register  <br /></td></tr>
<tr class="separator:a0ab3d6f275ef53f9060f887a94bd731d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a432c89c5659fb344a25c0705c715eea1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a432c89c5659fb344a25c0705c715eea1">ADC_CWR</a></td></tr>
<tr class="memdesc:a432c89c5659fb344a25c0705c715eea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x44) Compare Window Register  <br /></td></tr>
<tr class="separator:a432c89c5659fb344a25c0705c715eea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f64f211fff2535e211c82c7b8185bc6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a8f64f211fff2535e211c82c7b8185bc6">ADC_CGR</a></td></tr>
<tr class="memdesc:a8f64f211fff2535e211c82c7b8185bc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x48) Channel Gain Register  <br /></td></tr>
<tr class="separator:a8f64f211fff2535e211c82c7b8185bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4877675ec0d2b37b8d99c72d7520cb3d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a4877675ec0d2b37b8d99c72d7520cb3d">ADC_COR</a></td></tr>
<tr class="memdesc:a4877675ec0d2b37b8d99c72d7520cb3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x4C) Channel Offset Register  <br /></td></tr>
<tr class="separator:a4877675ec0d2b37b8d99c72d7520cb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d753fd9d89d90d882d1046d26a05af"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#af1d753fd9d89d90d882d1046d26a05af">ADC_CDR</a> [16]</td></tr>
<tr class="memdesc:af1d753fd9d89d90d882d1046d26a05af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x50) Channel Data Register  <br /></td></tr>
<tr class="separator:af1d753fd9d89d90d882d1046d26a05af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a284c95338db8e5162c31791d150b1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a85a284c95338db8e5162c31791d150b1">Reserved3</a> [1]</td></tr>
<tr class="separator:a85a284c95338db8e5162c31791d150b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31f18b5b44e8c6bcc7eb66564d32bd9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#ad31f18b5b44e8c6bcc7eb66564d32bd9">ADC_ACR</a></td></tr>
<tr class="memdesc:ad31f18b5b44e8c6bcc7eb66564d32bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x94) Analog Control Register  <br /></td></tr>
<tr class="separator:ad31f18b5b44e8c6bcc7eb66564d32bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2c355c74cf83366994b1efcc7748fa"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#aca2c355c74cf83366994b1efcc7748fa">Reserved4</a> [19]</td></tr>
<tr class="separator:aca2c355c74cf83366994b1efcc7748fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e84fbb6323e4e417090abe6ec934290"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a9e84fbb6323e4e417090abe6ec934290">ADC_WPMR</a></td></tr>
<tr class="memdesc:a9e84fbb6323e4e417090abe6ec934290"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0xE4) Write Protect Mode Register  <br /></td></tr>
<tr class="separator:a9e84fbb6323e4e417090abe6ec934290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e7f9eaa7b6921e35bbd25c57efd046"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a03e7f9eaa7b6921e35bbd25c57efd046">ADC_WPSR</a></td></tr>
<tr class="memdesc:a03e7f9eaa7b6921e35bbd25c57efd046"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0xE8) Write Protect Status Register  <br /></td></tr>
<tr class="separator:a03e7f9eaa7b6921e35bbd25c57efd046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e486219a8a895c98f5de3ccfa3aa3f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a40e486219a8a895c98f5de3ccfa3aa3f">Reserved5</a> [5]</td></tr>
<tr class="separator:a40e486219a8a895c98f5de3ccfa3aa3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7339b4b30cb5b761a3a1b3f4969bde"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a4a7339b4b30cb5b761a3a1b3f4969bde">ADC_RPR</a></td></tr>
<tr class="memdesc:a4a7339b4b30cb5b761a3a1b3f4969bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x100) Receive Pointer Register  <br /></td></tr>
<tr class="separator:a4a7339b4b30cb5b761a3a1b3f4969bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aef7c7d8d305b378bfd25c2c16604af"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a2aef7c7d8d305b378bfd25c2c16604af">ADC_RCR</a></td></tr>
<tr class="memdesc:a2aef7c7d8d305b378bfd25c2c16604af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x104) Receive Counter Register  <br /></td></tr>
<tr class="separator:a2aef7c7d8d305b378bfd25c2c16604af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70fb5e7b04edbd13cc1e2bd9dec21e80"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a70fb5e7b04edbd13cc1e2bd9dec21e80">Reserved6</a> [2]</td></tr>
<tr class="separator:a70fb5e7b04edbd13cc1e2bd9dec21e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad939f4abab2deba84443f28c29138390"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#ad939f4abab2deba84443f28c29138390">ADC_RNPR</a></td></tr>
<tr class="memdesc:ad939f4abab2deba84443f28c29138390"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x110) Receive Next Pointer Register  <br /></td></tr>
<tr class="separator:ad939f4abab2deba84443f28c29138390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f96a68ea7e2c26ebb95043a97d24ab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#ac7f96a68ea7e2c26ebb95043a97d24ab">ADC_RNCR</a></td></tr>
<tr class="memdesc:ac7f96a68ea7e2c26ebb95043a97d24ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x114) Receive Next Counter Register  <br /></td></tr>
<tr class="separator:ac7f96a68ea7e2c26ebb95043a97d24ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db17ab44ef24667a7272a2b24121dff"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a8db17ab44ef24667a7272a2b24121dff">Reserved7</a> [2]</td></tr>
<tr class="separator:a8db17ab44ef24667a7272a2b24121dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f9f7e391691b56bb84f05e11a3ddbc9"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a0f9f7e391691b56bb84f05e11a3ddbc9">ADC_PTCR</a></td></tr>
<tr class="memdesc:a0f9f7e391691b56bb84f05e11a3ddbc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x120) Transfer Control Register  <br /></td></tr>
<tr class="separator:a0f9f7e391691b56bb84f05e11a3ddbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecf49e961e680bd72e592659b74a732"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a5ecf49e961e680bd72e592659b74a732">ADC_PTSR</a></td></tr>
<tr class="memdesc:a5ecf49e961e680bd72e592659b74a732"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x124) Transfer Status Register  <br /></td></tr>
<tr class="separator:a5ecf49e961e680bd72e592659b74a732"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00041">41</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ad31f18b5b44e8c6bcc7eb66564d32bd9" name="ad31f18b5b44e8c6bcc7eb66564d32bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31f18b5b44e8c6bcc7eb66564d32bd9">&#9670;&#160;</a></span>ADC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_ACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x94) Analog Control Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00063">63</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="af1d753fd9d89d90d882d1046d26a05af" name="af1d753fd9d89d90d882d1046d26a05af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1d753fd9d89d90d882d1046d26a05af">&#9670;&#160;</a></span>ADC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::ADC_CDR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x50) Channel Data Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00061">61</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a8f64f211fff2535e211c82c7b8185bc6" name="a8f64f211fff2535e211c82c7b8185bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f64f211fff2535e211c82c7b8185bc6">&#9670;&#160;</a></span>ADC_CGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_CGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x48) Channel Gain Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00059">59</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="af7dc628206713228a9303a0358337ff1" name="af7dc628206713228a9303a0358337ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7dc628206713228a9303a0358337ff1">&#9670;&#160;</a></span>ADC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Adc::ADC_CHDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x14) Channel Disable Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00047">47</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a2b9c44fc5ba71274cd3cf568cf0d7c85" name="a2b9c44fc5ba71274cd3cf568cf0d7c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9c44fc5ba71274cd3cf568cf0d7c85">&#9670;&#160;</a></span>ADC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Adc::ADC_CHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x10) Channel Enable Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00046">46</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a12cf23ac8529213d9459ee3749e2f092" name="a12cf23ac8529213d9459ee3749e2f092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12cf23ac8529213d9459ee3749e2f092">&#9670;&#160;</a></span>ADC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::ADC_CHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x18) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00048">48</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a4877675ec0d2b37b8d99c72d7520cb3d" name="a4877675ec0d2b37b8d99c72d7520cb3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4877675ec0d2b37b8d99c72d7520cb3d">&#9670;&#160;</a></span>ADC_COR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_COR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x4C) Channel Offset Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00060">60</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a5d52b4879f271e068da6e7d21292a623" name="a5d52b4879f271e068da6e7d21292a623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d52b4879f271e068da6e7d21292a623">&#9670;&#160;</a></span>ADC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Adc::ADC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00042">42</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a432c89c5659fb344a25c0705c715eea1" name="a432c89c5659fb344a25c0705c715eea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a432c89c5659fb344a25c0705c715eea1">&#9670;&#160;</a></span>ADC_CWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_CWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x44) Compare Window Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00058">58</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a0ab3d6f275ef53f9060f887a94bd731d" name="a0ab3d6f275ef53f9060f887a94bd731d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab3d6f275ef53f9060f887a94bd731d">&#9670;&#160;</a></span>ADC_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_EMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x40) Extended Mode Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00057">57</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a172a5371c3b3ffae345440c1e4757adf" name="a172a5371c3b3ffae345440c1e4757adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172a5371c3b3ffae345440c1e4757adf">&#9670;&#160;</a></span>ADC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Adc::ADC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x28) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00052">52</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a3100a48dad85ac6b4195c5e947c9f3e4" name="a3100a48dad85ac6b4195c5e947c9f3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3100a48dad85ac6b4195c5e947c9f3e4">&#9670;&#160;</a></span>ADC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Adc::ADC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x24) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00051">51</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a3f507ec79bfd00daa2c8ebc07350da0b" name="a3f507ec79bfd00daa2c8ebc07350da0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f507ec79bfd00daa2c8ebc07350da0b">&#9670;&#160;</a></span>ADC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::ADC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x2C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00053">53</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a17d4f1fccaf40a52381337f9fa70a1c7" name="a17d4f1fccaf40a52381337f9fa70a1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17d4f1fccaf40a52381337f9fa70a1c7">&#9670;&#160;</a></span>ADC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::ADC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x30) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00054">54</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a71fe2bb542a4108966d8080bc0fa6df0" name="a71fe2bb542a4108966d8080bc0fa6df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71fe2bb542a4108966d8080bc0fa6df0">&#9670;&#160;</a></span>ADC_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::ADC_LCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x20) Last Converted Data Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00050">50</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a124f275acf34e081bfa0199b54320600" name="a124f275acf34e081bfa0199b54320600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124f275acf34e081bfa0199b54320600">&#9670;&#160;</a></span>ADC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x04) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00043">43</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a7fc9be08459dce3f757d37c3c88c958a" name="a7fc9be08459dce3f757d37c3c88c958a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc9be08459dce3f757d37c3c88c958a">&#9670;&#160;</a></span>ADC_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::ADC_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x3C) Overrun Status Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00056">56</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a0f9f7e391691b56bb84f05e11a3ddbc9" name="a0f9f7e391691b56bb84f05e11a3ddbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f9f7e391691b56bb84f05e11a3ddbc9">&#9670;&#160;</a></span>ADC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Adc::ADC_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x120) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00074">74</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a5ecf49e961e680bd72e592659b74a732" name="a5ecf49e961e680bd72e592659b74a732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecf49e961e680bd72e592659b74a732">&#9670;&#160;</a></span>ADC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::ADC_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x124) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00075">75</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a2aef7c7d8d305b378bfd25c2c16604af" name="a2aef7c7d8d305b378bfd25c2c16604af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aef7c7d8d305b378bfd25c2c16604af">&#9670;&#160;</a></span>ADC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x104) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00069">69</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ac7f96a68ea7e2c26ebb95043a97d24ab" name="ac7f96a68ea7e2c26ebb95043a97d24ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f96a68ea7e2c26ebb95043a97d24ab">&#9670;&#160;</a></span>ADC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_RNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x114) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00072">72</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ad939f4abab2deba84443f28c29138390" name="ad939f4abab2deba84443f28c29138390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad939f4abab2deba84443f28c29138390">&#9670;&#160;</a></span>ADC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_RNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x110) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00071">71</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a4a7339b4b30cb5b761a3a1b3f4969bde" name="a4a7339b4b30cb5b761a3a1b3f4969bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a7339b4b30cb5b761a3a1b3f4969bde">&#9670;&#160;</a></span>ADC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_RPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x100) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00068">68</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a960e86a6c55d6e67df1229c1a5312e44" name="a960e86a6c55d6e67df1229c1a5312e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960e86a6c55d6e67df1229c1a5312e44">&#9670;&#160;</a></span>ADC_SEQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_SEQR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x08) Channel Sequence Register 1 </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00044">44</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a7c2f1332ed593412530163b1a9667427" name="a7c2f1332ed593412530163b1a9667427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2f1332ed593412530163b1a9667427">&#9670;&#160;</a></span>ADC_SEQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_SEQR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0x0C) Channel Sequence Register 2 </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00045">45</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a9e84fbb6323e4e417090abe6ec934290" name="a9e84fbb6323e4e417090abe6ec934290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e84fbb6323e4e417090abe6ec934290">&#9670;&#160;</a></span>ADC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Adc::ADC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0xE4) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00065">65</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a03e7f9eaa7b6921e35bbd25c57efd046" name="a03e7f9eaa7b6921e35bbd25c57efd046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e7f9eaa7b6921e35bbd25c57efd046">&#9670;&#160;</a></span>ADC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::ADC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structAdc.html" title="Adc hardware registers.">Adc</a> Offset: 0xE8) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00066">66</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a8737c766a65a40d2336c5a107677fa7a" name="a8737c766a65a40d2336c5a107677fa7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8737c766a65a40d2336c5a107677fa7a">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00049">49</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a5ad4e5cb94b3bcb7ac69de501779fefb" name="a5ad4e5cb94b3bcb7ac69de501779fefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ad4e5cb94b3bcb7ac69de501779fefb">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00055">55</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a85a284c95338db8e5162c31791d150b1" name="a85a284c95338db8e5162c31791d150b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a284c95338db8e5162c31791d150b1">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00062">62</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="aca2c355c74cf83366994b1efcc7748fa" name="aca2c355c74cf83366994b1efcc7748fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2c355c74cf83366994b1efcc7748fa">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::Reserved4[19]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00064">64</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a40e486219a8a895c98f5de3ccfa3aa3f" name="a40e486219a8a895c98f5de3ccfa3aa3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40e486219a8a895c98f5de3ccfa3aa3f">&#9670;&#160;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::Reserved5[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00067">67</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a70fb5e7b04edbd13cc1e2bd9dec21e80" name="a70fb5e7b04edbd13cc1e2bd9dec21e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70fb5e7b04edbd13cc1e2bd9dec21e80">&#9670;&#160;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00070">70</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a8db17ab44ef24667a7272a2b24121dff" name="a8db17ab44ef24667a7272a2b24121dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db17ab44ef24667a7272a2b24121dff">&#9670;&#160;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Adc::Reserved7[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00073">73</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="adc_8h_source.html">adc.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structAdc.html">Adc</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
