============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Oct 21 2025  09:43:58 pm
  Module:                 MCU
  Operating conditions:   tt_1p00v_1p00v_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Summary
-------
--------------------------------------------------------------------------------------
                  Category                  Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------------------
 Total Clock Gating Instances                  388  100.00                         -  
--------------------------------------------------------------------------------------
 RC Clock Gating Instances                     315   81.19                     35.19  
 Non-RC Clock Gating Instances                  73   18.81                      0.00  
--------------------------------------------------------------------------------------
 RC Multi-stage Clock Gating Instances           0    0.00                         -  
 Non-RC Multi-stage Clock Gating Instances      44  100.00                         -  
--------------------------------------------------------------------------------------
 RC Gated Flip-flops                          3978   77.91                     75.91  
 Non-RC Gated Flip-flops                       621   12.16                      0.00  
--------------------------------------------------------------------------------------
 Total Gated Flip-flops                       4599   90.07                         -  
 Total Ungated Flip-flops                      507    9.93                         -  
 Enable not found                              498   98.22                         -  
 Register bank width too small                   9    1.78                         -  
--------------------------------------------------------------------------------------
 Total Flip-flops                             5106  100.00                         -  
--------------------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     5106       5106     3978 (77.91%) 507 (9.93%) 
--------------------------------------------------------


