// Seed: 3012329159
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0
    , id_4,
    output id_1,
    input logic id_2,
    output id_3
);
  logic id_5;
  assign id_1 = 1;
  logic id_6;
  type_13(
      1, ""
  );
  logic id_7;
  logic id_8;
  type_16(
      1'h0, id_0, id_2 == 1, 1
  ); type_17(
      id_7, 1, 1, id_5
  );
endmodule
