// Seed: 2970142012
module module_0 (
    id_1
);
  output id_1;
  assign id_1 = id_1;
  initial SystemTFIdentifier(id_1, 1'b0);
  assign id_1[1] = id_1;
  logic id_2;
  assign id_2 = 1;
  type_10(
      id_1, id_1 || (1) & id_1, 1, id_3, id_3
  );
  reg id_4;
  assign id_2 = 1;
  always if (id_2) if (1) id_4 = id_3;
  logic id_5;
  type_13(
      0
  );
  genvar id_6;
  always id_3 = id_3;
  reg id_7 = id_3;
  initial if (id_2) id_4 <= 1;
  assign id_2 = id_2;
  type_15 id_8 (
      1,
      1,
      id_7
  );
endmodule
