;redcode
;assert 1
	SPL 0, -2
	CMP -207, <-137
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ 0, 230
	MOV -7, <-20
	SPL 0, -2
	CMP 204, <460
	SUB @24, 0
	SUB @24, 0
	SUB -0, 90
	SUB @127, 106
	SLT 100, 9
	MOV -7, <-20
	SUB #12, @5
	SUB @124, 106
	MOV -7, <-20
	SUB 204, <460
	SUB 204, <460
	SUB -207, <-120
	SUB 204, <460
	SPL 0, 90
	SUB @24, 0
	SUB -207, <-120
	ADD 100, 9
	SUB 0, 90
	JMP 812, #10
	JMP 812, #10
	SUB 204, <460
	SUB 204, <460
	SUB 204, <460
	SUB #12, @5
	SUB 204, <460
	SUB #12, @5
	MOV -240, <-0
	MOV -7, <-20
	CMP -207, <-137
	CMP -207, <-137
	MOV -208, <-137
	SUB 204, <460
	SPL 0, -2
	CMP -207, <-137
	CMP -207, <-137
	CMP -207, <-137
	CMP -207, <-137
	MOV -1, <-20
	CMP -207, <-137
