INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/ip/blk_rom/sim/blk_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/ram_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/rom_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sources_1/new/us.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module us
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/qwer/Desktop/DSD_2022/termp_bundle/vivado/termp_template/termp_template.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
