<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element Cache_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element master_data
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element master_inst
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element new_sdram_controller_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CGX150DF31C8" />
 <parameter name="deviceFamily" value="Cyclone IV GX" />
 <parameter name="deviceSpeedGrade" value="8" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="NaiveMIPS.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="sdram"
   internal="new_sdram_controller_0.wire"
   type="conduit"
   dir="end" />
 <module name="Cache_0" kind="Cache" version="1.0" enabled="1">
  <parameter name="ADDR_WIDTH" value="32" />
  <parameter name="CACHE_LINE_WIDTH" value="4" />
  <parameter name="TAG_WIDTH" value="24" />
 </module>
 <module name="clk_0" kind="clock_source" version="15.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="master_data"
   kind="altera_avalon_mm_master_bfm"
   version="15.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ASSERT_HIGH_ARBITERLOCK" value="1" />
  <parameter name="ASSERT_HIGH_BYTEENABLE" value="1" />
  <parameter name="ASSERT_HIGH_LOCK" value="1" />
  <parameter name="ASSERT_HIGH_READ" value="1" />
  <parameter name="ASSERT_HIGH_READDATAVALID" value="1" />
  <parameter name="ASSERT_HIGH_RESET" value="1" />
  <parameter name="ASSERT_HIGH_WAITREQUEST" value="1" />
  <parameter name="ASSERT_HIGH_WRITE" value="1" />
  <parameter name="AV_ADDRESS_W" value="32" />
  <parameter name="AV_ALWAYS_BURST_MAX_BURST" value="0" />
  <parameter name="AV_BURSTCOUNT_W" value="3" />
  <parameter name="AV_BURST_BNDR_ONLY" value="1" />
  <parameter name="AV_BURST_LINEWRAP" value="1" />
  <parameter name="AV_CONSTANT_BURST_BEHAVIOR" value="1" />
  <parameter name="AV_FIX_READ_LATENCY" value="1" />
  <parameter name="AV_MAX_PENDING_READS" value="0" />
  <parameter name="AV_MAX_PENDING_WRITES" value="0" />
  <parameter name="AV_NUMSYMBOLS" value="4" />
  <parameter name="AV_READRESPONSE_W" value="8" />
  <parameter name="AV_READ_WAIT_TIME" value="1" />
  <parameter name="AV_REGISTERINCOMINGSIGNALS" value="0" />
  <parameter name="AV_SYMBOL_W" value="8" />
  <parameter name="AV_WRITERESPONSE_W" value="8" />
  <parameter name="AV_WRITE_WAIT_TIME" value="0" />
  <parameter name="REGISTER_WAITREQUEST" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_ARBITERLOCK" value="0" />
  <parameter name="USE_BEGIN_BURST_TRANSFER" value="0" />
  <parameter name="USE_BEGIN_TRANSFER" value="0" />
  <parameter name="USE_BURSTCOUNT" value="0" />
  <parameter name="USE_BYTE_ENABLE" value="1" />
  <parameter name="USE_CLKEN" value="0" />
  <parameter name="USE_DEBUGACCESS" value="0" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_READRESPONSE" value="0" />
  <parameter name="USE_READ_DATA" value="1" />
  <parameter name="USE_READ_DATA_VALID" value="0" />
  <parameter name="USE_TRANSACTIONID" value="0" />
  <parameter name="USE_WAIT_REQUEST" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_WRITERESPONSE" value="0" />
  <parameter name="USE_WRITE_DATA" value="1" />
  <parameter name="VHDL_ID" value="0" />
 </module>
 <module
   name="master_inst"
   kind="altera_avalon_mm_master_bfm"
   version="15.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ASSERT_HIGH_ARBITERLOCK" value="1" />
  <parameter name="ASSERT_HIGH_BYTEENABLE" value="1" />
  <parameter name="ASSERT_HIGH_LOCK" value="1" />
  <parameter name="ASSERT_HIGH_READ" value="1" />
  <parameter name="ASSERT_HIGH_READDATAVALID" value="1" />
  <parameter name="ASSERT_HIGH_RESET" value="1" />
  <parameter name="ASSERT_HIGH_WAITREQUEST" value="1" />
  <parameter name="ASSERT_HIGH_WRITE" value="1" />
  <parameter name="AV_ADDRESS_W" value="32" />
  <parameter name="AV_ALWAYS_BURST_MAX_BURST" value="0" />
  <parameter name="AV_BURSTCOUNT_W" value="3" />
  <parameter name="AV_BURST_BNDR_ONLY" value="1" />
  <parameter name="AV_BURST_LINEWRAP" value="1" />
  <parameter name="AV_CONSTANT_BURST_BEHAVIOR" value="1" />
  <parameter name="AV_FIX_READ_LATENCY" value="1" />
  <parameter name="AV_MAX_PENDING_READS" value="0" />
  <parameter name="AV_MAX_PENDING_WRITES" value="0" />
  <parameter name="AV_NUMSYMBOLS" value="4" />
  <parameter name="AV_READRESPONSE_W" value="8" />
  <parameter name="AV_READ_WAIT_TIME" value="1" />
  <parameter name="AV_REGISTERINCOMINGSIGNALS" value="0" />
  <parameter name="AV_SYMBOL_W" value="8" />
  <parameter name="AV_WRITERESPONSE_W" value="8" />
  <parameter name="AV_WRITE_WAIT_TIME" value="0" />
  <parameter name="REGISTER_WAITREQUEST" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_ARBITERLOCK" value="0" />
  <parameter name="USE_BEGIN_BURST_TRANSFER" value="0" />
  <parameter name="USE_BEGIN_TRANSFER" value="0" />
  <parameter name="USE_BURSTCOUNT" value="0" />
  <parameter name="USE_BYTE_ENABLE" value="0" />
  <parameter name="USE_CLKEN" value="0" />
  <parameter name="USE_DEBUGACCESS" value="0" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_READRESPONSE" value="0" />
  <parameter name="USE_READ_DATA" value="1" />
  <parameter name="USE_READ_DATA_VALID" value="0" />
  <parameter name="USE_TRANSACTIONID" value="0" />
  <parameter name="USE_WAIT_REQUEST" value="1" />
  <parameter name="USE_WRITE" value="0" />
  <parameter name="USE_WRITERESPONSE" value="0" />
  <parameter name="USE_WRITE_DATA" value="0" />
  <parameter name="VHDL_ID" value="0" />
 </module>
 <module
   name="new_sdram_controller_0"
   kind="altera_avalon_new_sdram_controller"
   version="15.1"
   enabled="1">
  <parameter name="TAC" value="5.5" />
  <parameter name="TMRD" value="3" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="columnWidth" value="8" />
  <parameter name="componentName">$${FILENAME}_new_sdram_controller_0</parameter>
  <parameter name="dataWidth" value="32" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter>
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="1.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="rowWidth" value="13" />
 </module>
 <connection
   kind="avalon"
   version="15.1"
   start="Cache_0.burst_master"
   end="new_sdram_controller_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.1"
   start="master_inst.m0"
   end="Cache_0.avalon_rdslave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.1"
   start="master_data.m0"
   end="Cache_0.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="15.1" start="clk_0.clk" end="Cache_0.Clock" />
 <connection kind="clock" version="15.1" start="clk_0.clk" end="master_inst.clk" />
 <connection kind="clock" version="15.1" start="clk_0.clk" end="master_data.clk" />
 <connection
   kind="clock"
   version="15.1"
   start="clk_0.clk"
   end="new_sdram_controller_0.clk" />
 <connection
   kind="reset"
   version="15.1"
   start="clk_0.clk_reset"
   end="Cache_0.Reset" />
 <connection
   kind="reset"
   version="15.1"
   start="clk_0.clk_reset"
   end="master_inst.clk_reset" />
 <connection
   kind="reset"
   version="15.1"
   start="clk_0.clk_reset"
   end="master_data.clk_reset" />
 <connection
   kind="reset"
   version="15.1"
   start="clk_0.clk_reset"
   end="new_sdram_controller_0.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
