<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p664" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_664{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_664{left:717px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_664{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_664{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_664{left:96px;bottom:1038px;letter-spacing:0.11px;}
#t6_664{left:147px;bottom:1038px;letter-spacing:0.17px;word-spacing:0.02px;}
#t7_664{left:96px;bottom:1002px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t8_664{left:218px;bottom:1001px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t9_664{left:96px;bottom:980px;letter-spacing:0.12px;word-spacing:-0.47px;}
#ta_664{left:96px;bottom:958px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tb_664{left:96px;bottom:937px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tc_664{left:96px;bottom:916px;letter-spacing:0.09px;word-spacing:-0.41px;}
#td_664{left:96px;bottom:879px;letter-spacing:-0.11px;word-spacing:0.01px;}
#te_664{left:250px;bottom:878px;letter-spacing:0.12px;word-spacing:-0.97px;}
#tf_664{left:96px;bottom:857px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tg_664{left:96px;bottom:826px;}
#th_664{left:124px;bottom:826px;letter-spacing:0.1px;word-spacing:2.16px;}
#ti_664{left:291px;bottom:826px;letter-spacing:0.14px;word-spacing:2.11px;}
#tj_664{left:124px;bottom:805px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tk_664{left:96px;bottom:778px;}
#tl_664{left:124px;bottom:778px;letter-spacing:0.15px;word-spacing:3.17px;}
#tm_664{left:291px;bottom:778px;letter-spacing:0.15px;word-spacing:3.14px;}
#tn_664{left:124px;bottom:756px;letter-spacing:0.14px;word-spacing:1.12px;}
#to_664{left:124px;bottom:735px;letter-spacing:0.17px;word-spacing:10.95px;}
#tp_664{left:124px;bottom:713px;letter-spacing:0.16px;word-spacing:8.62px;}
#tq_664{left:124px;bottom:692px;letter-spacing:0.11px;}
#tr_664{left:96px;bottom:664px;}
#ts_664{left:124px;bottom:664px;letter-spacing:0.17px;word-spacing:6.52px;}
#tt_664{left:329px;bottom:664px;letter-spacing:0.15px;word-spacing:6.46px;}
#tu_664{left:124px;bottom:643px;letter-spacing:0.14px;word-spacing:1.71px;}
#tv_664{left:124px;bottom:622px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tw_664{left:96px;bottom:585px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tx_664{left:368px;bottom:585px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_664{left:96px;bottom:563px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_664{left:96px;bottom:542px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t10_664{left:96px;bottom:520px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t11_664{left:96px;bottom:499px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t12_664{left:471px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t13_664{left:549px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_664{left:96px;bottom:478px;letter-spacing:0.1px;word-spacing:-0.45px;}
#t15_664{left:96px;bottom:456px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t16_664{left:96px;bottom:435px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_664{left:96px;bottom:400px;letter-spacing:0.12px;word-spacing:-0.96px;}
#t18_664{left:96px;bottom:378px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t19_664{left:96px;bottom:357px;letter-spacing:0.12px;word-spacing:-1.01px;}
#t1a_664{left:96px;bottom:335px;letter-spacing:0.1px;word-spacing:-0.46px;}
#t1b_664{left:96px;bottom:314px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_664{left:96px;bottom:293px;letter-spacing:0.13px;}
#t1d_664{left:96px;bottom:256px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1e_664{left:362px;bottom:256px;letter-spacing:0.11px;word-spacing:-1.1px;}
#t1f_664{left:96px;bottom:234px;letter-spacing:0.14px;word-spacing:-0.5px;}
#t1g_664{left:96px;bottom:213px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1h_664{left:96px;bottom:191px;letter-spacing:0.12px;word-spacing:-0.78px;}
#t1i_664{left:96px;bottom:170px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t1j_664{left:96px;bottom:149px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1k_664{left:96px;bottom:127px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1l_664{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_664{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_664{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_664{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_664{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_664{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_664{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_664{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_664{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts664" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg664Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg664" style="-webkit-user-select: none;"><object width="935" height="1210" data="664/664.svg" type="image/svg+xml" id="pdf664" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_664" class="t s1_664">209 </span><span id="t2_664" class="t s2_664">Memory System </span>
<span id="t3_664" class="t s1_664">AMD64 Technology </span><span id="t4_664" class="t s1_664">24593—Rev. 3.41—June 2023 </span>
<span id="t5_664" class="t s3_664">7.6.3 </span><span id="t6_664" class="t s3_664">Cache and Memory Management Instructions </span>
<span id="t7_664" class="t s4_664">Data Prefetch. </span><span id="t8_664" class="t s5_664">The prefetch instructions are used by software as a hint to the processor that the </span>
<span id="t9_664" class="t s5_664">referenced data is likely to be used in the near future. The processor can preload the cache line </span>
<span id="ta_664" class="t s5_664">containing the data in anticipation of its use. PREFETCH provides a hint that the data is to be read. </span>
<span id="tb_664" class="t s5_664">PREFETCHW provides a hint that the data is to be written. The processor can mark the line as </span>
<span id="tc_664" class="t s5_664">modified if it is preloaded using PREFETCHW. </span>
<span id="td_664" class="t s4_664">Memory Ordering. </span><span id="te_664" class="t s5_664">Instructions are provided for software to enforce memory ordering (serialization) </span>
<span id="tf_664" class="t s5_664">in weakly-ordered memory types. These instructions are: </span>
<span id="tg_664" class="t s6_664">• </span><span id="th_664" class="t s7_664">SFENCE (store fence)</span><span id="ti_664" class="t s5_664">—forces all memory writes (stores) preceding the SFENCE (in program </span>
<span id="tj_664" class="t s5_664">order) to be written into memory before memory writes following the SFENCE. </span>
<span id="tk_664" class="t s6_664">• </span><span id="tl_664" class="t s7_664">LFENCE (load fence)</span><span id="tm_664" class="t s5_664">—forces all memory reads (loads) preceding the LFENCE (in program </span>
<span id="tn_664" class="t s5_664">order) to be read from memory before memory reads following the LFENCE. In some systems, </span>
<span id="to_664" class="t s5_664">LFENCE may be configured to be dispatch serializing. In systems where CPUID </span>
<span id="tp_664" class="t s5_664">Fn8000_0021_EAX[LFenceAlwaysSerializing] (bit 2) = 1, LFENCE is always dispatch </span>
<span id="tq_664" class="t s5_664">serializing. </span>
<span id="tr_664" class="t s6_664">• </span><span id="ts_664" class="t s7_664">MFENCE (memory fence)</span><span id="tt_664" class="t s5_664">—forces all memory accesses (reads and writes) preceding the </span>
<span id="tu_664" class="t s5_664">MFENCE (in program order) to be written into or read from memory before memory accesses </span>
<span id="tv_664" class="t s5_664">following the MFENCE. </span>
<span id="tw_664" class="t s4_664">Cache Line Writeback and Flush. </span><span id="tx_664" class="t s5_664">The CLFLUSH instruction (writeback, if modified, and </span>
<span id="ty_664" class="t s5_664">invalidate) takes the byte memory-address operand (a linear address), and checks to see if the address </span>
<span id="tz_664" class="t s5_664">is cached. If the address is cached, the entire cache line containing the address is invalidated. If any </span>
<span id="t10_664" class="t s5_664">portion of the cache line is dirty (in the modified or owned state), the entire line is written to main </span>
<span id="t11_664" class="t s5_664">memory before it is invalidated. CLFLUSH affects </span><span id="t12_664" class="t s7_664">all caches </span><span id="t13_664" class="t s5_664">in the memory hierarchy—internal and </span>
<span id="t14_664" class="t s5_664">external to the processor, and across all cores. The CLWB instruction operates in the same manner </span>
<span id="t15_664" class="t s5_664">except it does not invalidate the cache line. The checking and invalidation process continues until the </span>
<span id="t16_664" class="t s5_664">address has been updated in memory and, for CLFLUSH, invalidated in all caches. </span>
<span id="t17_664" class="t s5_664">In most cases, the underlying memory type assigned to the address has no effect on the behavior of this </span>
<span id="t18_664" class="t s5_664">instruction. However, when the underlying memory type for the address is UC or WC (as defined by </span>
<span id="t19_664" class="t s5_664">the MTRRs), the processor does not proceed with checking all caches to see if the address is cached. In </span>
<span id="t1a_664" class="t s5_664">both cases, the address is uncacheable, and invalidation is unnecessary. Write-combining buffers are </span>
<span id="t1b_664" class="t s5_664">written back to memory if the corresponding physical address falls within the buffer active-address </span>
<span id="t1c_664" class="t s5_664">range. </span>
<span id="t1d_664" class="t s4_664">Cache Writeback and Invalidate. </span><span id="t1e_664" class="t s5_664">Unlike the CLFLUSH and CLWB instructions, the WBINVD and </span>
<span id="t1f_664" class="t s5_664">WBNOINVD instructions operate on the entire cache, rather than a single cache line. The WBINVD </span>
<span id="t1g_664" class="t s5_664">and WBNOINVD instructions first write back all cache lines that are dirty (in the modified or owned </span>
<span id="t1h_664" class="t s5_664">state) to main memory. After writeback is complete, the WBINVD instruction additionally invalidates </span>
<span id="t1i_664" class="t s5_664">all cache lines. The checking and invalidation process continues until all internal caches in the </span>
<span id="t1j_664" class="t s5_664">executing core's path to system memory are invalidated. In some implementations this may include </span>
<span id="t1k_664" class="t s5_664">caches in other branches of the system's cache hierarchy; see the description of these instructions in </span>
<span id="t1l_664" class="t s8_664">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
