{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves tb_alu; (run from /app/eda.work/2fc9c717-fc0d-495d-8714-0d33102de2a0.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: tb_alu\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_picorv32_alu -o sim.exe +define+SIMULATION /app/eda.work/2fc9c717-fc0d-495d-8714-0d33102de2a0.edacmd/picorv32_alu.v /app/eda.work/2fc9c717-fc0d-495d-8714-0d33102de2a0.edacmd/tb_picorv32_alu.sv (in eda.work/tb_alu.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 5591 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/2fc9c717-fc0d-495d-8714-0d33102de2a0.edacmd/eda.work/tb_alu.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_picorv32_alu.cpp Vtb_picorv32_alu___024root__DepSet_h6fd53c2a__0.cpp Vtb_picorv32_alu___024root__DepSet_heb044360__0.cpp Vtb_picorv32_alu__main.cpp Vtb_picorv32_alu__Trace__0.cpp Vtb_picorv32_alu___024root__Slow.cpp Vtb_picorv32_alu___024root__DepSet_h6fd53c2a__0__Slow.cpp Vtb_picorv32_alu___024root__DepSet_heb044360__0__Slow.cpp Vtb_picorv32_alu__Syms.cpp Vtb_picorv32_alu__Trace__0__Slow.cpp Vtb_picorv32_alu__TraceDecls__0__Slow.cpp > Vtb_picorv32_alu__ALL.cpp\necho \"\" > Vtb_picorv32_alu__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_picorv32_alu__ALL.o Vtb_picorv32_alu__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_picorv32_alu__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_picorv32_alu__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/2fc9c717-fc0d-495d-8714-0d33102de2a0.edacmd/eda.work/tb_alu.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.058 MB sources in 3 modules, into 0.251 MB in 11 C++ files needing 0.001 MB\n- Verilator: Walltime 2.482 s (elab=0.001, cvt=0.011, bld=2.463); cpu 0.024 s on 7 threads; alloced 53.020 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/2fc9c717-fc0d-495d-8714-0d33102de2a0.edacmd/eda.work/tb_alu.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/tb_alu.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 5628 for ./obj_dir/sim.exe\nTEST START\n====================================\nALU Testbench\n====================================\n\n=== Testing ADD ===\nLOG: 55 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000008 actual_value: 32'h00000008 [ADD]\nLOG: 75 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h99999999 actual_value: 32'h99999999 [ADD]\nLOG: 95 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000000 actual_value: 32'h00000000 [ADD overflow]\nLOG: 115 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h80000000 actual_value: 32'h80000000 [ADD pos overflow]\n\n=== Testing SUB ===\nLOG: 135 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h0000000b actual_value: 32'h0000000b [SUB]\nLOG: 155 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'hfffffff5 actual_value: 32'hfffffff5 [SUB negative]\nLOG: 175 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'hffffffff actual_value: 32'hffffffff [SUB underflow]\nLOG: 195 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000000 actual_value: 32'h00000000 [SUB equal]\n\n=== Testing AND ===\nLOG: 215 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h12345678 actual_value: 32'h12345678 [AND]\nLOG: 235 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000000 actual_value: 32'h00000000 [AND complement]\nLOG: 255 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000000 actual_value: 32'h00000000 [AND nibbles]\n\n=== Testing OR ===\nLOG: 275 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h97755779 actual_value: 32'h97755779 [OR]\nLOG: 295 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'hffffffff actual_value: 32'hffffffff [OR complement]\nLOG: 315 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000000 actual_value: 32'h00000000 [OR zeros]\n\n=== Testing XOR ===\nLOG: 335 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'hffffffff actual_value: 32'hffffffff [XOR complement]\nLOG: 355 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000000 actual_value: 32'h00000000 [XOR equal]\nLOG: 375 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'hffffffff actual_value: 32'hffffffff [XOR nibbles]\n\n=== Testing SLL ===\nLOG: 395 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000001 actual_value: 32'h00000001 [SLL by 0]\nLOG: 415 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000002 actual_value: 32'h00000002 [SLL by 1]\nLOG: 435 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000010 actual_value: 32'h00000010 [SLL by 4]\nLOG: 455 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h80000000 actual_value: 32'h80000000 [SLL by 31]\nLOG: 475 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h34567800 actual_value: 32'h34567800 [SLL by 8]\n\n=== Testing SRL ===\nLOG: 495 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h80000000 actual_value: 32'h80000000 [SRL by 0]\nLOG: 515 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h40000000 actual_value: 32'h40000000 [SRL by 1]\nLOG: 535 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h08000000 actual_value: 32'h08000000 [SRL by 4]\nLOG: 555 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000001 actual_value: 32'h00000001 [SRL by 31]\nLOG: 575 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00123456 actual_value: 32'h00123456 [SRL by 8]\n\n=== Testing SRA ===\nLOG: 595 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'hc0000000 actual_value: 32'hc0000000 [SRA negative by 1]\nLOG: 615 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'hf8000000 actual_value: 32'hf8000000 [SRA negative by 4]\nLOG: 635 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'hffffffff actual_value: 32'hffffffff [SRA negative by 31]\nLOG: 655 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h20000000 actual_value: 32'h20000000 [SRA positive by 1]\nLOG: 675 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h007fffff actual_value: 32'h007fffff [SRA positive by 8]\n\n=== Testing SLT ===\nLOG: 695 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000001 actual_value: 32'h00000001 [SLT true]\nLOG: 715 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000000 actual_value: 32'h00000000 [SLT false]\nLOG: 735 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000001 actual_value: 32'h00000001 [SLT negative < 0]\nLOG: 755 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000000 actual_value: 32'h00000000 [SLT 0 > negative]\nLOG: 775 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000001 actual_value: 32'h00000001 [SLT min < max]\n\n=== Testing SLTU ===\nLOG: 795 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000001 actual_value: 32'h00000001 [SLTU true]\nLOG: 815 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000000 actual_value: 32'h00000000 [SLTU false]\nLOG: 835 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000000 actual_value: 32'h00000000 [SLTU large > small]\nLOG: 855 : INFO : tb_picorv32_alu : dut.alu_result : expected_value: 32'h00000001 actual_value: 32'h00000001 [SLTU 0 < max]\n\n=== Testing Comparison Flags ===\n\n====================================\nTest Summary\n====================================\nTests run: 43\nErrors: 0\nTEST PASSED\n- /app/eda.work/2fc9c717-fc0d-495d-8714-0d33102de2a0.edacmd/tb_picorv32_alu.sv:278: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 940ps; walltime 0.005 s; speed 177.102 ns/s\n- Verilator: cpu 0.005 s on 1 threads; alloced 203 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/2fc9c717-fc0d-495d-8714-0d33102de2a0.edacmd/eda.work/tb_alu.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_picorv32_alu: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/tb_alu.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 11858,
  "stdout_total_size": 11858,
  "message": "Job completed successfully. Runtime: 2.781587839126587s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771615735.7502232,
  "stop_time": 1771615738.531811,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 10020,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}