Info: Starting: Create HDL design files for synthesis
Info: qsys-generate Z:\Projects\zjui-ece385\final\ECE385.qsys --synthesis=VERILOG --output-directory=Z:\Projects\zjui-ece385\final\qsys\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading final/ECE385.qsys
Progress: Reading input file
Progress: Adding audio_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module audio_mem
Progress: Adding audio_position [altera_avalon_pio 18.1]
Progress: Parameterizing module audio_position
Progress: Adding audio_position_end [altera_avalon_pio 18.1]
Progress: Parameterizing module audio_position_end
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding eth0_mdio [lantian_mdio 1.0]
Progress: Parameterizing module eth0_mdio
Progress: Adding eth1_mdio [lantian_mdio 1.0]
Progress: Parameterizing module eth1_mdio
Progress: Adding eth_pll [altpll 18.1]
Progress: Parameterizing module eth_pll
Progress: Adding io_hex [altera_avalon_pio 18.1]
Progress: Parameterizing module io_hex
Progress: Adding io_hwrng [altera_avalon_pio 18.1]
Progress: Parameterizing module io_hwrng
Progress: Adding io_keys [altera_avalon_pio 18.1]
Progress: Parameterizing module io_keys
Progress: Adding io_led_green [altera_avalon_pio 18.1]
Progress: Parameterizing module io_led_green
Progress: Adding io_led_red [altera_avalon_pio 18.1]
Progress: Parameterizing module io_led_red
Progress: Adding io_switches [altera_avalon_pio 18.1]
Progress: Parameterizing module io_switches
Progress: Adding io_vga_sync [altera_avalon_pio 18.1]
Progress: Parameterizing module io_vga_sync
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding nios2_jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module nios2_jtag_uart
Progress: Adding nios2_onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module nios2_onchip_mem
Progress: Adding nios2_pll [altpll 18.1]
Progress: Parameterizing module nios2_pll
Progress: Adding nios2_sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module nios2_sysid
Progress: Adding nios2_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module nios2_timer
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sram_multiplexer [sram_multiplexer 1.0]
Progress: Parameterizing module sram_multiplexer
Progress: Adding usb_hpi_address [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_hpi_address
Progress: Adding usb_hpi_cs [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_hpi_cs
Progress: Adding usb_hpi_data [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_hpi_data
Progress: Adding usb_hpi_r [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_hpi_r
Progress: Adding usb_hpi_reset [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_hpi_reset
Progress: Adding usb_hpi_w [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_hpi_w
Progress: Adding usb_keycode [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module usb_keycode
Progress: Adding usb_nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module usb_nios2_cpu
Progress: Adding usb_nios2_onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module usb_nios2_onchip_mem
Progress: Adding usb_nios2_sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module usb_nios2_sysid
Progress: Adding usb_status [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_status
Progress: Adding vga_sprite_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module vga_sprite_0
Progress: Adding vga_sprite_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module vga_sprite_1
Progress: Adding vga_sprite_2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module vga_sprite_2
Progress: Adding vga_sprite_3 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module vga_sprite_3
Progress: Adding vga_sprite_4 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module vga_sprite_4
Progress: Adding vga_sprite_5 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module vga_sprite_5
Progress: Adding vga_sprite_6 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module vga_sprite_6
Progress: Adding vga_sprite_7 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module vga_sprite_7
Progress: Adding vga_sprite_params [avalon_mm_passthrough 1.0]
Progress: Parameterizing module vga_sprite_params
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ECE385.audio_position: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE385.io_hwrng: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE385.io_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE385.io_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE385.io_vga_sync: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE385.nios2_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: ECE385.nios2_sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ECE385.nios2_sysid: Time stamp will be automatically updated when this component is generated.
Info: ECE385.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: ECE385.usb_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE385.usb_nios2_sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ECE385.usb_nios2_sysid: Time stamp will be automatically updated when this component is generated.
Info: ECE385: Generating ECE385 "ECE385" for QUARTUS_SYNTH
Info: audio_mem: Starting RTL generation for module 'ECE385_audio_mem'
Info: audio_mem:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_audio_mem --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0067_audio_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0067_audio_mem_gen//ECE385_audio_mem_component_configuration.pl  --do_build_sim=0  ]
Info: audio_mem: Done RTL generation for module 'ECE385_audio_mem'
Info: audio_mem: "ECE385" instantiated altera_avalon_onchip_memory2 "audio_mem"
Info: audio_position: Starting RTL generation for module 'ECE385_audio_position'
Info: audio_position:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE385_audio_position --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0068_audio_position_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0068_audio_position_gen//ECE385_audio_position_component_configuration.pl  --do_build_sim=0  ]
Info: audio_position: Done RTL generation for module 'ECE385_audio_position'
Info: audio_position: "ECE385" instantiated altera_avalon_pio "audio_position"
Info: audio_position_end: Starting RTL generation for module 'ECE385_audio_position_end'
Info: audio_position_end:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE385_audio_position_end --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0069_audio_position_end_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0069_audio_position_end_gen//ECE385_audio_position_end_component_configuration.pl  --do_build_sim=0  ]
Info: audio_position_end: Done RTL generation for module 'ECE385_audio_position_end'
Info: audio_position_end: "ECE385" instantiated altera_avalon_pio "audio_position_end"
Info: io_hex: Starting RTL generation for module 'ECE385_io_hex'
Info: io_hex:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE385_io_hex --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0070_io_hex_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0070_io_hex_gen//ECE385_io_hex_component_configuration.pl  --do_build_sim=0  ]
Info: io_hex: Done RTL generation for module 'ECE385_io_hex'
Info: io_hex: "ECE385" instantiated altera_avalon_pio "io_hex"
Info: io_keys: Starting RTL generation for module 'ECE385_io_keys'
Info: io_keys:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE385_io_keys --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0071_io_keys_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0071_io_keys_gen//ECE385_io_keys_component_configuration.pl  --do_build_sim=0  ]
Info: io_keys: Done RTL generation for module 'ECE385_io_keys'
Info: io_keys: "ECE385" instantiated altera_avalon_pio "io_keys"
Info: io_led_green: Starting RTL generation for module 'ECE385_io_led_green'
Info: io_led_green:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE385_io_led_green --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0072_io_led_green_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0072_io_led_green_gen//ECE385_io_led_green_component_configuration.pl  --do_build_sim=0  ]
Info: io_led_green: Done RTL generation for module 'ECE385_io_led_green'
Info: io_led_green: "ECE385" instantiated altera_avalon_pio "io_led_green"
Info: io_led_red: Starting RTL generation for module 'ECE385_io_led_red'
Info: io_led_red:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE385_io_led_red --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0073_io_led_red_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0073_io_led_red_gen//ECE385_io_led_red_component_configuration.pl  --do_build_sim=0  ]
Info: io_led_red: Done RTL generation for module 'ECE385_io_led_red'
Info: io_led_red: "ECE385" instantiated altera_avalon_pio "io_led_red"
Info: io_switches: Starting RTL generation for module 'ECE385_io_switches'
Info: io_switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE385_io_switches --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0074_io_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0074_io_switches_gen//ECE385_io_switches_component_configuration.pl  --do_build_sim=0  ]
Info: io_switches: Done RTL generation for module 'ECE385_io_switches'
Info: io_switches: "ECE385" instantiated altera_avalon_pio "io_switches"
Info: io_vga_sync: Starting RTL generation for module 'ECE385_io_vga_sync'
Info: io_vga_sync:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE385_io_vga_sync --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0075_io_vga_sync_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0075_io_vga_sync_gen//ECE385_io_vga_sync_component_configuration.pl  --do_build_sim=0  ]
Info: io_vga_sync: Done RTL generation for module 'ECE385_io_vga_sync'
Info: io_vga_sync: "ECE385" instantiated altera_avalon_pio "io_vga_sync"
Info: nios2_cpu: "ECE385" instantiated altera_nios2_gen2 "nios2_cpu"
Info: nios2_jtag_uart: Starting RTL generation for module 'ECE385_nios2_jtag_uart'
Info: nios2_jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ECE385_nios2_jtag_uart --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0076_nios2_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0076_nios2_jtag_uart_gen//ECE385_nios2_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: nios2_jtag_uart: Done RTL generation for module 'ECE385_nios2_jtag_uart'
Info: nios2_jtag_uart: "ECE385" instantiated altera_avalon_jtag_uart "nios2_jtag_uart"
Info: nios2_onchip_mem: Starting RTL generation for module 'ECE385_nios2_onchip_mem'
Info: nios2_onchip_mem:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_nios2_onchip_mem --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0077_nios2_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0077_nios2_onchip_mem_gen//ECE385_nios2_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: nios2_onchip_mem: Done RTL generation for module 'ECE385_nios2_onchip_mem'
Info: nios2_onchip_mem: "ECE385" instantiated altera_avalon_onchip_memory2 "nios2_onchip_mem"
Info: nios2_pll: "ECE385" instantiated altpll "nios2_pll"
Info: nios2_sysid: "ECE385" instantiated altera_avalon_sysid_qsys "nios2_sysid"
Info: nios2_timer: Starting RTL generation for module 'ECE385_nios2_timer'
Info: nios2_timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE385_nios2_timer --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0081_nios2_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0081_nios2_timer_gen//ECE385_nios2_timer_component_configuration.pl  --do_build_sim=0  ]
Info: nios2_timer: Done RTL generation for module 'ECE385_nios2_timer'
Info: nios2_timer: "ECE385" instantiated altera_avalon_timer "nios2_timer"
Info: sdram: Starting RTL generation for module 'ECE385_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ECE385_sdram --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0082_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0082_sdram_gen//ECE385_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'ECE385_sdram'
Info: sdram: "ECE385" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sram_multiplexer: "ECE385" instantiated sram_multiplexer "sram_multiplexer"
Info: usb_hpi_address: Starting RTL generation for module 'ECE385_usb_hpi_address'
Info: usb_hpi_address:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE385_usb_hpi_address --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0084_usb_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0084_usb_hpi_address_gen//ECE385_usb_hpi_address_component_configuration.pl  --do_build_sim=0  ]
Info: usb_hpi_address: Done RTL generation for module 'ECE385_usb_hpi_address'
Info: usb_hpi_address: "ECE385" instantiated altera_avalon_pio "usb_hpi_address"
Info: usb_hpi_cs: Starting RTL generation for module 'ECE385_usb_hpi_cs'
Info: usb_hpi_cs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE385_usb_hpi_cs --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0085_usb_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0085_usb_hpi_cs_gen//ECE385_usb_hpi_cs_component_configuration.pl  --do_build_sim=0  ]
Info: usb_hpi_cs: Done RTL generation for module 'ECE385_usb_hpi_cs'
Info: usb_hpi_cs: "ECE385" instantiated altera_avalon_pio "usb_hpi_cs"
Info: usb_hpi_data: Starting RTL generation for module 'ECE385_usb_hpi_data'
Info: usb_hpi_data:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE385_usb_hpi_data --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0086_usb_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0086_usb_hpi_data_gen//ECE385_usb_hpi_data_component_configuration.pl  --do_build_sim=0  ]
Info: usb_hpi_data: Done RTL generation for module 'ECE385_usb_hpi_data'
Info: usb_hpi_data: "ECE385" instantiated altera_avalon_pio "usb_hpi_data"
Info: usb_keycode: Starting RTL generation for module 'ECE385_usb_keycode'
Info: usb_keycode:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_usb_keycode --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0087_usb_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0087_usb_keycode_gen//ECE385_usb_keycode_component_configuration.pl  --do_build_sim=0  ]
Info: usb_keycode: Done RTL generation for module 'ECE385_usb_keycode'
Info: usb_keycode: "ECE385" instantiated altera_avalon_onchip_memory2 "usb_keycode"
Info: usb_nios2_cpu: "ECE385" instantiated altera_nios2_gen2 "usb_nios2_cpu"
Info: usb_nios2_onchip_mem: Starting RTL generation for module 'ECE385_usb_nios2_onchip_mem'
Info: usb_nios2_onchip_mem:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_usb_nios2_onchip_mem --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0088_usb_nios2_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0088_usb_nios2_onchip_mem_gen//ECE385_usb_nios2_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: usb_nios2_onchip_mem: Done RTL generation for module 'ECE385_usb_nios2_onchip_mem'
Info: usb_nios2_onchip_mem: "ECE385" instantiated altera_avalon_onchip_memory2 "usb_nios2_onchip_mem"
Info: vga_sprite_0: Starting RTL generation for module 'ECE385_vga_sprite_0'
Info: vga_sprite_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_vga_sprite_0 --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0089_vga_sprite_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0089_vga_sprite_0_gen//ECE385_vga_sprite_0_component_configuration.pl  --do_build_sim=0  ]
Info: vga_sprite_0: Done RTL generation for module 'ECE385_vga_sprite_0'
Info: vga_sprite_0: "ECE385" instantiated altera_avalon_onchip_memory2 "vga_sprite_0"
Info: vga_sprite_1: Starting RTL generation for module 'ECE385_vga_sprite_1'
Info: vga_sprite_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_vga_sprite_1 --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0090_vga_sprite_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0090_vga_sprite_1_gen//ECE385_vga_sprite_1_component_configuration.pl  --do_build_sim=0  ]
Info: vga_sprite_1: Done RTL generation for module 'ECE385_vga_sprite_1'
Info: vga_sprite_1: "ECE385" instantiated altera_avalon_onchip_memory2 "vga_sprite_1"
Info: vga_sprite_2: Starting RTL generation for module 'ECE385_vga_sprite_2'
Info: vga_sprite_2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_vga_sprite_2 --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0091_vga_sprite_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0091_vga_sprite_2_gen//ECE385_vga_sprite_2_component_configuration.pl  --do_build_sim=0  ]
Info: vga_sprite_2: Done RTL generation for module 'ECE385_vga_sprite_2'
Info: vga_sprite_2: "ECE385" instantiated altera_avalon_onchip_memory2 "vga_sprite_2"
Info: vga_sprite_3: Starting RTL generation for module 'ECE385_vga_sprite_3'
Info: vga_sprite_3:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_vga_sprite_3 --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0092_vga_sprite_3_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0092_vga_sprite_3_gen//ECE385_vga_sprite_3_component_configuration.pl  --do_build_sim=0  ]
Info: vga_sprite_3: Done RTL generation for module 'ECE385_vga_sprite_3'
Info: vga_sprite_3: "ECE385" instantiated altera_avalon_onchip_memory2 "vga_sprite_3"
Info: vga_sprite_4: Starting RTL generation for module 'ECE385_vga_sprite_4'
Info: vga_sprite_4:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_vga_sprite_4 --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0093_vga_sprite_4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0093_vga_sprite_4_gen//ECE385_vga_sprite_4_component_configuration.pl  --do_build_sim=0  ]
Info: vga_sprite_4: Done RTL generation for module 'ECE385_vga_sprite_4'
Info: vga_sprite_4: "ECE385" instantiated altera_avalon_onchip_memory2 "vga_sprite_4"
Info: vga_sprite_5: Starting RTL generation for module 'ECE385_vga_sprite_5'
Info: vga_sprite_5:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_vga_sprite_5 --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0094_vga_sprite_5_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0094_vga_sprite_5_gen//ECE385_vga_sprite_5_component_configuration.pl  --do_build_sim=0  ]
Info: vga_sprite_5: Done RTL generation for module 'ECE385_vga_sprite_5'
Info: vga_sprite_5: "ECE385" instantiated altera_avalon_onchip_memory2 "vga_sprite_5"
Info: vga_sprite_6: Starting RTL generation for module 'ECE385_vga_sprite_6'
Info: vga_sprite_6:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_vga_sprite_6 --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0095_vga_sprite_6_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0095_vga_sprite_6_gen//ECE385_vga_sprite_6_component_configuration.pl  --do_build_sim=0  ]
Info: vga_sprite_6: Done RTL generation for module 'ECE385_vga_sprite_6'
Info: vga_sprite_6: "ECE385" instantiated altera_avalon_onchip_memory2 "vga_sprite_6"
Info: vga_sprite_7: Starting RTL generation for module 'ECE385_vga_sprite_7'
Info: vga_sprite_7:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE385_vga_sprite_7 --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0096_vga_sprite_7_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0096_vga_sprite_7_gen//ECE385_vga_sprite_7_component_configuration.pl  --do_build_sim=0  ]
Info: vga_sprite_7: Done RTL generation for module 'ECE385_vga_sprite_7'
Info: vga_sprite_7: "ECE385" instantiated altera_avalon_onchip_memory2 "vga_sprite_7"
Info: vga_sprite_params: "ECE385" instantiated avalon_mm_passthrough "vga_sprite_params"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ECE385" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "ECE385" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "ECE385" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "ECE385" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "ECE385" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'ECE385_nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ECE385_nios2_cpu_cpu --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0101_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0101_cpu_gen//ECE385_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.05.26 22:59:52 (*) Starting Nios II generation
Info: cpu: # 2019.05.26 22:59:52 (*)   Checking for plaintext license.
Info: cpu: # 2019.05.26 22:59:54 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.05.26 22:59:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.05.26 22:59:54 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.05.26 22:59:54 (*)   Plaintext license not found.
Info: cpu: # 2019.05.26 22:59:54 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.05.26 22:59:54 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.05.26 22:59:54 (*)   Creating all objects for CPU
Info: cpu: # 2019.05.26 22:59:57 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.05.26 22:59:57 (*)   Creating plain-text RTL
Info: cpu: # 2019.05.26 22:59:58 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'ECE385_nios2_cpu_cpu'
Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'ECE385_usb_nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ECE385_usb_nios2_cpu_cpu --dir=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0102_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/lantian/AppData/Local/Temp/alt8042_633422066486362864.dir/0102_cpu_gen//ECE385_usb_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.05.26 23:00:00 (*) Starting Nios II generation
Info: cpu: # 2019.05.26 23:00:00 (*)   Checking for plaintext license.
Info: cpu: # 2019.05.26 23:00:01 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.05.26 23:00:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.05.26 23:00:01 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.05.26 23:00:01 (*)   Plaintext license not found.
Info: cpu: # 2019.05.26 23:00:01 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.05.26 23:00:01 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.05.26 23:00:01 (*)   Creating all objects for CPU
Info: cpu: # 2019.05.26 23:00:03 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.05.26 23:00:03 (*)   Creating plain-text RTL
Info: cpu: # 2019.05.26 23:00:05 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'ECE385_usb_nios2_cpu_cpu'
Info: cpu: "usb_nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: nios2_jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_jtag_uart_avalon_jtag_slave_translator"
Info: nios2_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_cpu_data_master_agent"
Info: nios2_jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_jtag_uart_avalon_jtag_slave_agent"
Info: nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file Z:/Projects/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file Z:/Projects/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file Z:/Projects/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file Z:/Projects/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file Z:/Projects/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file Z:/Projects/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file Z:/Projects/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: ECE385: Done "ECE385" with 71 modules, 102 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
