<project>
<block name="DW01_add_oper_pparch">
<input name="clk"/>
<input name="reset"/>
<input name="pop"/>
<input name="push"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop"/>
<input name="push_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop"/>
<input name="push_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop"/>
<input name="push"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop_p"/>
<input name="alloc_np"/>
<input name="push_p"/>
<input name="widx_p"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop_p"/>
<input name="alloc_np"/>
<input name="alloc_n_np"/>
<input name="push_p"/>
<input name="widx_p"/>
<input name="clk"/>
<input name="d_n"/>
<input name="clk"/>
<input name="d_p"/>
<input name="clk"/>
<input name="d_n"/>
<input name="en_p"/>
<input name="clk"/>
<input name="d_p"/>
<input name="en_n"/>
<input name="clk"/>
<input name="en_p"/>
<input name="clk"/>
<input name="reset"/>
<input name="idle"/>
<input name="wakeup"/>
<input name="i"/>
<input name="en"/>
<input name="s"/>
<input name="i0"/>
<input name="i1"/>
<input name="s"/>
<input name="i0"/>
<input name="i1"/>
<input name="i2"/>
<input name="s"/>
<input name="i0"/>
<input name="i1"/>
<input name="i2"/>
<input name="i3"/>
<input name="i"/>
<input name="oe"/>
<input name="a"/>
<input name="b"/>
<input name="in"/>
<input name="i"/>
<input name="in"/>
<input name="in"/>
<input name="rot"/>
<input name="in"/>
<input name="rot"/>
<input name="req"/>
<input name="req"/>
<input name="pri"/>
<input name="clk"/>
<input name="reset"/>
<input name="req"/>
<input name="issue"/>
<input name="clk"/>
<input name="ridx"/>
<input name="wen_p"/>
<input name="widx_p"/>
<input name="d_n"/>
<input name="clk"/>
<input name="ridx"/>
<input name="wen_n"/>
<input name="widx_n"/>
<input name="d_p"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop"/>
<input name="d_n"/>
<input name="push"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop"/>
<input name="d_p"/>
<input name="maybe_push_np"/>
<input name="push"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop"/>
<input name="d_p"/>
<input name="push_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop"/>
<input name="d_np"/>
<input name="push_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop"/>
<input name="d_p"/>
<input name="push_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop"/>
<input name="d_p"/>
<input name="maybe_push_np"/>
<input name="push"/>
<input name="clk"/>
<input name="reset"/>
<input name="pop_p"/>
<input name="alloc_np"/>
<input name="push_p"/>
<input name="widx_p"/>
<input name="d_n"/>
<input name="clk"/>
<input name="reset"/>
<input name="d_n"/>
<input name="push_p"/>
<input name="pop_p"/>
<input name="compval"/>
<input name="a"/>
<input name="b"/>
<input name="a_unsigned"/>
<input name="b_unsigned"/>
<input name="in1"/>
<input name="in2"/>
<output name="ridx_np"/>
<output name="q_valid"/>
<output name="wen"/>
<output name="widx_np"/>
<output name="full_np"/>
<output name="empty_np"/>
<output name="next_full"/>
<output name="wen_np"/>
<output name="q_valid_np"/>
<output name="full_np"/>
<output name="next_full"/>
<output name="wen_np"/>
<output name="q_valid_np"/>
<output name="full_np"/>
<output name="next_full"/>
<output name="ridx_np"/>
<output name="q_valid_np"/>
<output name="latchram_q_valid_np"/>
<output name="latchram_wen"/>
<output name="ff_wen"/>
<output name="widx_np"/>
<output name="full_np"/>
<output name="empty_np"/>
<output name="next_full"/>
<output name="ridx_np"/>
<output name="allocidx_np"/>
<output name="q_valid_np"/>
<output name="full_np"/>
<output name="empty_np"/>
<output name="one_slot_free_np"/>
<output name="ridx_np"/>
<output name="allocidx_np"/>
<output name="q_valid_np"/>
<output name="alloc_ok_np"/>
<output name="full_np"/>
<output name="empty_np"/>
<output name="q_np"/>
<output name="q_pn"/>
<output name="q_np"/>
<output name="q_pn"/>
<output name="local_clk"/>
<output name="local_clk"/>
<output name="o"/>
<output name="o"/>
<output name="o"/>
<output name="o"/>
<output name="o"/>
<output name="o"/>
<output name="out"/>
<output name="o"/>
<output name="out"/>
<output name="out"/>
<output name="out"/>
<output name="grant"/>
<output name="grant"/>
<output name="grant"/>
<output name="grant_enc"/>
<output name="q"/>
<output name="q"/>
<output name="q_np"/>
<output name="q_valid_np"/>
<output name="full_np"/>
<output name="empty_np"/>
<output name="next_full"/>
<output name="q_np"/>
<output name="q_valid_np"/>
<output name="full_np"/>
<output name="empty_np"/>
<output name="next_full"/>
<output name="q_np"/>
<output name="q_valid_np"/>
<output name="full_np"/>
<output name="empty_np"/>
<output name="next_full"/>
<output name="q_np"/>
<output name="q_valid_np"/>
<output name="full_np"/>
<output name="empty_np"/>
<output name="next_full"/>
<output name="q_pn"/>
<output name="q_valid_np"/>
<output name="full_np"/>
<output name="next_full"/>
<output name="q_np"/>
<output name="q_valid_np"/>
<output name="full_np"/>
<output name="empty_np"/>
<output name="next_full"/>
<output name="q_np"/>
<output name="allocidx_np"/>
<output name="q_valid_np"/>
<output name="full_np"/>
<output name="empty_np"/>
<output name="one_slot_free_np"/>
<output name="match"/>
<output name="full_np"/>
<output name="result"/>
<output name="sum"/>
<param name="ENTRIES"/>
<param name="IDX_BITWIDTH"/>
<param name="FLOWTHROUGH"/>
<param name="UNCHECKED_PUSH"/>
<param name="UNCHECKED_POP"/>
<param name="UNCHECKED_PUSH"/>
<param name="UNCHECKED_POP"/>
<param name="UNCHECKED_PUSH"/>
<param name="UNCHECKED_POP"/>
<param name="LATCHRAM_ENTRIES"/>
<param name="LATCHRAM_IDX_BITWIDTH"/>
<param name="UNCHECKED_PUSH"/>
<param name="SPEC_LATCHRAM_WEN"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="UNCHECKED_ALLOC"/>
<param name="UNCHECKED_POP"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="N_BITWIDTH"/>
<param name="STATIC_ALLOC_CHECK"/>
<param name="UNCHECKED_ALLOC"/>
<param name="UNCHECKED_POP"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="IN_WIDTH"/>
<param name="OUT_WIDTH"/>
<param name="WIDTH"/>
<param name="LG_WIDTH"/>
<param name="WIDTH"/>
<param name="LG_WIDTH"/>
<param name="WIDTH"/>
<param name="LG_WIDTH"/>
<param name="WIDTH"/>
<param name="WIDTH"/>
<param name="LG_WIDTH"/>
<param name="WIDTH"/>
<param name="LG_WIDTH"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="UNCHECKED_PUSH"/>
<param name="UNCHECKED_POP"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="UNCHECKED_PUSH"/>
<param name="UNCHECKED_POP"/>
<param name="SPEC_WEN"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="UNCHECKED_PUSH"/>
<param name="UNCHECKED_POP"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="UNCHECKED_PUSH"/>
<param name="UNCHECKED_POP"/>
<param name="BITWIDTH"/>
<param name="UNCHECKED_PUSH"/>
<param name="UNCHECKED_POP"/>
<param name="BITWIDTH"/>
<param name="LATCHRAM_ENTRIES"/>
<param name="LATCHRAM_PTR_BITWIDTH"/>
<param name="UNCHECKED_PUSH"/>
<param name="SPEC_LATCHRAM_WEN"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="UNCHECKED_ALLOC"/>
<param name="UNCHECKED_POP"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="UNCHECKED_PUSH"/>
<param name="UNCHECKED_POP"/>
<param name="WIDTH"/>
<instance name="ctrlQueue"/>
<instance name="ctrlRotateRight"/>
<instance name="ctrlFixedArb"/>
<instance name="ctrlRotateLeft"/>
<instance name="ctrlPriorityArb"/>
<instance name="ctrlEncode"/>
<instance name="ctrlLatchRAM_h"/>
<instance name="ctrlQueue"/>
<instance name="ctrlLatch_l_en"/>
<instance name="ctrlLatchRAM_h"/>
<instance name="ctrlQueue"/>
<instance name="ctrlLatchRAM_l"/>
<instance name="ctrlQueue"/>
<instance name="ctrlLatchRAM_l"/>
<instance name="ctrlLatch_h"/>
<instance name="ctrlMux2"/>
<instance name="ctrlQueue"/>
<instance name="ctrlLatch_l_en"/>
<instance name="ctrlSkidBuf"/>
<instance name="ctrlFastOutQueue"/>
<instance name="ctrlLatch_l_en"/>
<instance name="ctrlLatchRAM_h"/>
<instance name="ctrlLatchRAM_h"/>
<instance name="ctrlReorderQueue"/>
<complexity cyclo1="132" cyclo2="91" nCaseStmts="4" nCaseItems="45" nLoops="9" nIfStmts="77" />
<volume nNodes="1220" nStmts="45" nExprs="308" nInputs="138" nOutputs="98" nParams="92" nAlwaysClocks="11" nBAssign="88" nNBAssign="39" nWAssign="91" nOther="638" />
</block>
<block name="dpCAM">
<input name="clk"/>
<input name="wen_pn"/>
<input name="widx_dec_pn"/>
<input name="wdata_n"/>
<input name="mdata_np"/>
<output name="match_np"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="1" />
<volume nNodes="25" nStmts="3" nExprs="3" nInputs="5" nOutputs="1" nParams="2" nAlwaysClocks="0" nBAssign="5" nNBAssign="1" nWAssign="2" nOther="11" />
</block>
<block name="dpAdder_32_3">
<input name="clk"/>
<input name="d_p"/>
<input name="clk"/>
<input name="d_p"/>
<input name="en_p"/>
<input name="clk"/>
<input name="d_n"/>
<input name="clk"/>
<input name="d_n"/>
<input name="en_n"/>
<input name="clk"/>
<input name="d_n"/>
<input name="clk"/>
<input name="d_p"/>
<input name="clk"/>
<input name="d_n"/>
<input name="en_p"/>
<input name="clk"/>
<input name="d_n"/>
<input name="en_p"/>
<input name="clk"/>
<input name="d_p"/>
<input name="en_n"/>
<input name="i"/>
<input name="oe"/>
<input name="i"/>
<input name="en"/>
<input name="i"/>
<input name="en"/>
<input name="i"/>
<input name="en"/>
<input name="i"/>
<input name="en"/>
<input name="s"/>
<input name="i0"/>
<input name="i1"/>
<input name="s"/>
<input name="i0"/>
<input name="i1"/>
<input name="i2"/>
<input name="s"/>
<input name="i0"/>
<input name="i1"/>
<input name="i2"/>
<input name="i3"/>
<input name="s"/>
<input name="i0"/>
<input name="i1"/>
<input name="i2"/>
<input name="i3"/>
<input name="i4"/>
<input name="clk"/>
<input name="ridx_dec"/>
<input name="wen_p"/>
<input name="widx_dec_p"/>
<input name="d_n"/>
<input name="clk"/>
<input name="ridx_dec"/>
<input name="wen_n"/>
<input name="widx_dec_n"/>
<input name="d_p"/>
<input name="a"/>
<input name="b"/>
<input name="a"/>
<input name="b"/>
<input name="a"/>
<input name="b"/>
<output name="q_np"/>
<output name="q_np"/>
<output name="q_pn"/>
<output name="q_pn"/>
<output name="q_np"/>
<output name="q_pn"/>
<output name="q_np"/>
<output name="q_np"/>
<output name="q_pn"/>
<output name="o"/>
<output name="o"/>
<output name="o"/>
<output name="o"/>
<output name="o"/>
<output name="o"/>
<output name="o"/>
<output name="o"/>
<output name="o"/>
<output name="q"/>
<output name="q"/>
<output name="sum"/>
<output name="sum"/>
<output name="sum"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="BITWIDTH"/>
<complexity cyclo1="45" cyclo2="31" nCaseStmts="4" nCaseItems="18" nLoops="4" nIfStmts="22" />
<volume nNodes="308" nStmts="25" nExprs="39" nInputs="67" nOutputs="23" nParams="23" nAlwaysClocks="4" nBAssign="12" nNBAssign="36" nWAssign="13" nOther="179" />
</block>
<block name="dpControlProcRegfile">
<input name="clk"/>
<input name="sel1_pn"/>
<input name="sel2_pn"/>
<input name="wen1_pn"/>
<input name="wen2_pn"/>
<input name="ridx1_dec"/>
<input name="ridx2_dec"/>
<input name="hridx1_dec"/>
<input name="hridx2_dec"/>
<input name="widx1_dec_pn"/>
<input name="widx2_dec_pn"/>
<input name="wd1_pn"/>
<input name="wd2_pn"/>
<input name="clk"/>
<input name="hridx1_dec"/>
<input name="hridx2_dec"/>
<input name="ridx1_dec"/>
<input name="ridx2_dec"/>
<input name="sel1_pn"/>
<input name="sel2_pn"/>
<input name="wd1_pn"/>
<input name="wd2_pn"/>
<input name="wen1_pn"/>
<input name="wen2_pn"/>
<input name="widx1_dec_pn"/>
<input name="widx2_dec_pn"/>
<input name="clk"/>
<input name="widx1_dec_pn"/>
<input name="widx2_dec_pn"/>
<input name="hridx1_dec"/>
<input name="hridx2_dec"/>
<input name="ridx1_dec"/>
<input name="ridx2_dec"/>
<input name="sel1_pn"/>
<input name="sel2_pn"/>
<input name="wd1_pn"/>
<input name="wd2_pn"/>
<input name="wen1_pn"/>
<input name="wen2_pn"/>
<output name="rd1"/>
<output name="rd2"/>
<output name="rd1"/>
<output name="rd2"/>
<output name="rd1"/>
<output name="rd2"/>
<param name="R0ZERO"/>
<param name="REGIDXLOW"/>
<instance name="dpBaseRegfile"/>
<instance name="dpBaseRegfile"/>
<complexity cyclo1="75" cyclo2="11" nCaseStmts="2" nCaseItems="66" nLoops="2" nIfStmts="6" />
<volume nNodes="347" nStmts="7" nExprs="103" nInputs="39" nOutputs="6" nParams="2" nAlwaysClocks="0" nBAssign="73" nNBAssign="1" nWAssign="7" nOther="156" />
</block>
<block name="mMultDivAdder">
<input name="clk"/>
<input name="reset"/>
<input name="issue_mul"/>
<input name="issue_div"/>
<input name="issue_unsigned"/>
<input name="write_hi"/>
<input name="write_lo"/>
<input name="sel_hi"/>
<input name="a"/>
<input name="b"/>
<input name="x"/>
<input name="y"/>
<input name="sub"/>
<input name="negate"/>
<output name="result"/>
<output name="ready"/>
<output name="next_ready"/>
<output name="s"/>
<instance name="mMultDivAdder"/>
<instance name="ctrlMux2"/>
<complexity cyclo1="63" cyclo2="31" nCaseStmts="6" nCaseItems="38" nLoops="0" nIfStmts="24" />
<volume nNodes="308" nStmts="24" nExprs="67" nInputs="14" nOutputs="4" nParams="0" nAlwaysClocks="1" nBAssign="111" nNBAssign="9" nWAssign="14" nOther="82" />
</block>
<block name="mRegfile">
<input name="clk"/>
<input name="ridx1_np"/>
<input name="ren1_np"/>
<input name="ridx2_np"/>
<input name="ren2_np"/>
<input name="widx1_pn"/>
<input name="wd1_pn"/>
<input name="sel1_pn"/>
<input name="wen1_pn"/>
<input name="widx2_pn"/>
<input name="wd2_pn"/>
<input name="sel2_pn"/>
<input name="wen2_pn"/>
<output name="rd1_np"/>
<output name="rd2_np"/>
<param name="CONTROLPROC"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlDecoder"/>
<instance name="dpControlProcRegfile"/>
<instance name="dpClusterRegfile"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="118" nStmts="0" nExprs="46" nInputs="13" nOutputs="2" nParams="1" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="68" />
</block>
<block name="ramArtisanSRAM_4ByteWEN">
<input name="CLKA"/>
<input name="CENA"/>
<input name="AA"/>
<input name="CLKB"/>
<input name="CENB"/>
<input name="AB"/>
<input name="DB"/>
<input name="CLK"/>
<input name="CEN"/>
<input name="OEN"/>
<input name="WEN"/>
<input name="A"/>
<input name="D"/>
<output name="QA"/>
<output name="Q"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="IDX_BITWIDTH"/>
<param name="ENTRIES"/>
<param name="IDX_BITWIDTH"/>
<complexity cyclo1="13" cyclo2="13" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="12" />
<volume nNodes="51" nStmts="7" nExprs="7" nInputs="13" nOutputs="2" nParams="5" nAlwaysClocks="3" nBAssign="0" nNBAssign="10" nWAssign="1" nOther="23" />
</block>
<block name="ctrlCPComputeVLMaxCluster_FormalVerificationModel">
<input name="vpcfg"/>
<input name="s"/>
<input name="p"/>
<input name="vpcfg"/>
<input name="s"/>
<input name="p"/>
<output name="lvlmax"/>
<output name="lvlmax"/>
<output name="lvlmax"/>
<output name="lvlmax"/>
<param name="CLUSTER_NREGS"/>
<param name="CLUSTER_NREGS"/>
<instance name="ctrlCPComputeVLMaxCluster"/>
<instance name="ctrlCPComputeVLMaxCluster"/>
<instance name="ctrlCPComputeVLMaxCluster"/>
<instance name="ctrlCPComputeVLMaxCluster"/>
<instance name="ctrlMin"/>
<instance name="ctrlMin"/>
<instance name="ctrlMin"/>
<instance name="ctrlCPComputeVLMaxCluster_FormalVerificationModel"/>
<instance name="ctrlCPComputeVLMaxCluster_FormalVerificationModel"/>
<instance name="ctrlCPComputeVLMaxCluster_FormalVerificationModel"/>
<instance name="ctrlCPComputeVLMaxCluster_FormalVerificationModel"/>
<complexity cyclo1="85" cyclo2="6" nCaseStmts="1" nCaseItems="80" nLoops="0" nIfStmts="4" />
<volume nNodes="356" nStmts="4" nExprs="120" nInputs="6" nOutputs="4" nParams="2" nAlwaysClocks="0" nBAssign="84" nNBAssign="0" nWAssign="3" nOther="145" />
</block>
<block name="ctrlCPLoadDataWriteback">
<input name="clk"/>
<input name="reset"/>
<input name="cpu_int"/>
<input name="cpu_suspend"/>
<input name="cp0_fromhost"/>
<input name="f_inst"/>
<input name="f_inst_valid"/>
<input name="f_pc"/>
<input name="f_ibuf_qwbase"/>
<input name="f_ibuf_offset"/>
<input name="f_ibuf_qwbase_changed"/>
<input name="f_ibuf_pred_br_taken"/>
<input name="x_alu_a"/>
<input name="x_alu_b"/>
<input name="x_cpd_topaddr"/>
<input name="x_alu_equal"/>
<input name="x_alu_overflow"/>
<input name="d_jr_targ"/>
<input name="m0_cpd_grant"/>
<input name="m2_cpd_load_data_valid"/>
<input name="m2_cpd_load_data_tag"/>
<input name="vtu_cmdq_full_np"/>
<input name="vtu_idle_np"/>
<input name="vtu_sync_done_np"/>
<input name="vtu_cpdata_valid_np"/>
<input name="vtu_cpdata_out_np"/>
<input name="vtu_mem_idle"/>
<input name="clk"/>
<input name="reset"/>
<input name="ifetch_enable"/>
<input name="p_pc_redirect"/>
<input name="p_pc_redirect_valid"/>
<input name="p_ibuf_redirect"/>
<input name="p_ibuf_redirect_valid"/>
<input name="p_ibuf_redirect_master"/>
<input name="p_ibuf_redirect_branch_taken"/>
<input name="p_ready_for_ibuf_wrap"/>
<input name="f_stall"/>
<input name="m0_cpi_grant"/>
<input name="m2_cpi_hit"/>
<input name="m2_cpibuf_load_data"/>
<input name="clk"/>
<input name="reset"/>
<input name="clear"/>
<input name="update_entry_f"/>
<input name="update_entry_p"/>
<input name="update_entry_valid"/>
<input name="update_entry_clear"/>
<input name="f_lookup_entry"/>
<input name="clk"/>
<input name="reset"/>
<input name="x_ldwb_dst"/>
<input name="x_load_issue"/>
<input name="d_rs"/>
<input name="d_rt"/>
<input name="d_dst"/>
<input name="m2_cpd_load_data_valid"/>
<input name="m2_cpd_load_data_tag"/>
<output name="cp0_tohost"/>
<output name="p_pc_redirect"/>
<output name="p_pc_redirect_valid"/>
<output name="p_ibuf_redirect"/>
<output name="p_ibuf_redirect_valid"/>
<output name="p_ibuf_redirect_master"/>
<output name="p_ibuf_redirect_branch_taken"/>
<output name="p_ready_for_ibuf_wrap"/>
<output name="f_stall"/>
<output name="ren1_np"/>
<output name="ren2_np"/>
<output name="ridx1_np"/>
<output name="ridx2_np"/>
<output name="wen1_pn"/>
<output name="wen2_pn"/>
<output name="sel1_pn"/>
<output name="sel2_pn"/>
<output name="widx1_pn"/>
<output name="widx2_pn"/>
<output name="d_rs_latch_en"/>
<output name="d_rt_latch_en"/>
<output name="dx_alu_a_ctrl_pn"/>
<output name="dx_alu_b_ctrl_pn"/>
<output name="dx_alu_a_sel_pn"/>
<output name="dx_alu_b_sel_pn"/>
<output name="dx_sd_sel_pn"/>
<output name="d_alu_a_en"/>
<output name="d_alu_b_en"/>
<output name="d_sd_en"/>
<output name="x_alufn"/>
<output name="x_result_en"/>
<output name="x_sd_en"/>
<output name="x_sb"/>
<output name="x_sb_or_sh"/>
<output name="x_vtu_result_sel"/>
<output name="x_vtu_result"/>
<output name="m0_cpd_req"/>
<output name="m0_cpd_store"/>
<output name="m0_cpd_flush"/>
<output name="m01_cpd_topaddr_pn"/>
<output name="m0_cpd_bank"/>
<output name="m0_cpd_qw"/>
<output name="m0_cpd_elg"/>
<output name="m0_cpd_elm"/>
<output name="m0_cpd_tag"/>
<output name="m0_cpd_se"/>
<output name="m1_cpd_bwe"/>
<output name="vtu_base_cmd_np"/>
<output name="vtu_vmu_cmd_np"/>
<output name="vtu_cmd_valid_np"/>
<output name="vtu_mem_req_stop"/>
<output name="vtu_kill_reset"/>
<output name="f_inst"/>
<output name="f_inst_valid"/>
<output name="f_pc"/>
<output name="f_ibuf_qwbase"/>
<output name="f_ibuf_offset"/>
<output name="f_ibuf_pred_br_taken"/>
<output name="f_ibuf_qwbase_changed"/>
<output name="m0_cpi_req"/>
<output name="m0_cpi_topaddr"/>
<output name="m0_cpi_bank"/>
<output name="m0_cpi_qw"/>
<output name="m2_cpibuf_idx"/>
<output name="p_match_entry"/>
<output name="p_match_valid"/>
<output name="x_cpd_tag"/>
<output name="m2_load_data_dst"/>
<output name="d_ldwb_nextfull"/>
<output name="d_ldwb_rs_stall"/>
<output name="d_ldwb_rt_stall"/>
<output name="d_ldwb_rs_byp"/>
<output name="d_ldwb_rt_byp"/>
<output name="d_ldwb_dst_stall"/>
<param name="VTU_RESET_CYCLES"/>
<param name="WIDTH"/>
<param name="ENTRIES"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<instance name="ctrlMux2"/>
<instance name="ctrlMux2"/>
<instance name="ctrlMux2"/>
<instance name="DW01_add_oper_pparch"/>
<instance name="ctrlSkidBuf"/>
<instance name="ctrlCPLoadDataWriteback"/>
<instance name="mMultDiv"/>
<instance name="ctrlCPComputeVLMax"/>
<instance name="ctrlMin"/>
<instance name="ctrlMin"/>
<instance name="ctrlCPBTB"/>
<complexity cyclo1="186" cyclo2="173" nCaseStmts="2" nCaseItems="15" nLoops="11" nIfStmts="159" />
<volume nNodes="1156" nStmts="71" nExprs="167" nInputs="58" nOutputs="74" nParams="5" nAlwaysClocks="6" nBAssign="102" nNBAssign="136" nWAssign="385" nOther="289" />
</block>
<block name="dpControlProcALU">
<input name="clk"/>
<input name="rd1_np"/>
<input name="rd2_np"/>
<input name="m2_cpd_load_data"/>
<input name="m2_cpd_load_data_valid"/>
<input name="dx_alu_a_ctrl_pn"/>
<input name="dx_alu_b_ctrl_pn"/>
<input name="d_rs_latch_en"/>
<input name="d_rt_latch_en"/>
<input name="dx_alu_a_sel_pn"/>
<input name="dx_alu_b_sel_pn"/>
<input name="dx_sd_sel_pn"/>
<input name="d_alu_a_en"/>
<input name="d_alu_b_en"/>
<input name="d_sd_en"/>
<input name="x_result_en"/>
<input name="x_sd_en"/>
<input name="x_sb"/>
<input name="x_sb_or_sh"/>
<input name="x_alufn"/>
<input name="x_vtu_result_sel"/>
<input name="x_vtu_result"/>
<input name="a"/>
<input name="b"/>
<input name="fn"/>
<output name="x_alu_a"/>
<output name="x_alu_b"/>
<output name="x_cpd_topaddr"/>
<output name="x_alu_equal"/>
<output name="x_alu_overflow"/>
<output name="wd1_pn"/>
<output name="wd2_pn"/>
<output name="m1_cpd_store_data"/>
<output name="d_jr_targ"/>
<output name="adder_out"/>
<output name="result"/>
<output name="eq"/>
<output name="overflow"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpMux4"/>
<instance name="dpMux4"/>
<instance name="dpMux3"/>
<instance name="dpLatch_h_en"/>
<instance name="dpLatch_h_en"/>
<instance name="dpLatch_h_en"/>
<instance name="dpControlProcALU"/>
<instance name="dpMux2"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpMux2"/>
<instance name="dpMux2"/>
<instance name="dpMux2"/>
<instance name="dpMux2"/>
<instance name="dpPFF_en"/>
<complexity cyclo1="21" cyclo2="9" nCaseStmts="1" nCaseItems="13" nLoops="0" nIfStmts="7" />
<volume nNodes="300" nStmts="1" nExprs="105" nInputs="25" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="13" nWAssign="17" nOther="164" />
</block>
<block name="mControlProc">
<input name="clk"/>
<input name="cp0_fromhost"/>
<input name="cpu_int"/>
<input name="cpu_suspend"/>
<input name="ifetch_enable"/>
<input name="m0_cpd_grant"/>
<input name="m0_cpi_grant"/>
<input name="m2_cpd_load_data"/>
<input name="m2_cpd_load_data_tag"/>
<input name="m2_cpd_load_data_valid"/>
<input name="m2_cpi_hit"/>
<input name="m2_cpibuf_load_data"/>
<input name="reset"/>
<input name="vtu_cmdq_full_np"/>
<input name="vtu_cpdata_out_np"/>
<input name="vtu_cpdata_valid_np"/>
<input name="vtu_idle_np"/>
<input name="vtu_mem_idle"/>
<input name="vtu_sync_done_np"/>
<output name="f_pc"/>
<output name="cp0_tohost"/>
<output name="m01_cpd_topaddr_pn"/>
<output name="m0_cpd_bank"/>
<output name="m0_cpd_elg"/>
<output name="m0_cpd_elm"/>
<output name="m0_cpd_flush"/>
<output name="m0_cpd_qw"/>
<output name="m0_cpd_req"/>
<output name="m0_cpd_se"/>
<output name="m0_cpd_store"/>
<output name="m0_cpd_tag"/>
<output name="m0_cpi_bank"/>
<output name="m0_cpi_qw"/>
<output name="m0_cpi_req"/>
<output name="m0_cpi_topaddr"/>
<output name="m1_cpd_bwe"/>
<output name="m1_cpd_store_data"/>
<output name="m2_cpibuf_idx"/>
<output name="vtu_base_cmd_np"/>
<output name="vtu_cmd_valid_np"/>
<output name="vtu_kill_reset"/>
<output name="vtu_mem_req_stop"/>
<output name="vtu_vmu_cmd_np"/>
<instance name="ctrlCPFetch"/>
<instance name="ctrlCPExec"/>
<instance name="dpControlProc"/>
<instance name="mRegfile"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="352" nStmts="0" nExprs="152" nInputs="19" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="200" />
</block>
<block name="ctrlAHIP">
<input name="clk"/>
<input name="reset"/>
<input name="pad_ahip_req"/>
<input name="pad_ahip_bus_in"/>
<input name="ahip_chip_to_host_data"/>
<input name="ahip_chip_to_host_data_valid"/>
<input name="ahip_chip_ready"/>
<output name="pad_ahip_bus_out"/>
<output name="pad_ahip_ack"/>
<output name="ahip_host_to_chip_cmd"/>
<output name="ahip_host_to_chip_addr"/>
<output name="ahip_host_to_chip_data"/>
<output name="ahip_host_to_chip_cmd_valid"/>
<param name="PHITS"/>
<param name="LASTPHIT"/>
<param name="PHITCOUNT_BITWIDTH"/>
<param name="CMDPHITS"/>
<param name="LASTCMDPHIT"/>
<param name="BUSWIDTH_CMD"/>
<complexity cyclo1="40" cyclo2="40" nCaseStmts="0" nCaseItems="0" nLoops="4" nIfStmts="35" />
<volume nNodes="89" nStmts="14" nExprs="14" nInputs="7" nOutputs="6" nParams="6" nAlwaysClocks="1" nBAssign="10" nNBAssign="11" nWAssign="21" nOther="18" />
</block>
<block name="ctrlChip">
<input name="clk"/>
<input name="pad_reset"/>
<input name="vtu_kill_reset"/>
<output name="reset_ahip"/>
<output name="reset_htif"/>
<output name="reset_cp"/>
<output name="reset_vtu"/>
<output name="reset_msys"/>
<output name="reset_sip"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="21" nStmts="0" nExprs="0" nInputs="3" nOutputs="6" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="7" nWAssign="1" nOther="12" />
</block>
<block name="ctrlHTIF">
<input name="clk"/>
<input name="reset"/>
<input name="ahip_host_to_chip_cmd"/>
<input name="ahip_host_to_chip_addr"/>
<input name="ahip_host_to_chip_data"/>
<input name="ahip_host_to_chip_cmd_valid"/>
<input name="cp0_tohost"/>
<input name="f_pc"/>
<input name="m0_htif_grant"/>
<input name="m2_htif_load_data_valid"/>
<input name="m2_htif_load_data"/>
<output name="ahip_chip_to_host_data"/>
<output name="ahip_chip_to_host_data_valid"/>
<output name="ahip_chip_ready"/>
<output name="cp0_fromhost"/>
<output name="cpu_suspend"/>
<output name="cpu_int"/>
<output name="ifetch_enable"/>
<output name="vru_enable"/>
<output name="caching_en"/>
<output name="memsize_mask_pn"/>
<output name="m0_htif_req"/>
<output name="m0_htif_store"/>
<output name="m0_htif_flush"/>
<output name="m0_htif_addr"/>
<output name="m1_htif_store_data"/>
<output name="sip_ddr"/>
<output name="sip_lgbytewidth"/>
<output name="clkgen_pattern_max"/>
<output name="clkgen_sclk_pattern"/>
<output name="clkgen_xclk_pattern"/>
<output name="clkgen_sip_en_pattern"/>
<output name="xclkseld"/>
<complexity cyclo1="33" cyclo2="33" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="32" />
<volume nNodes="121" nStmts="15" nExprs="15" nInputs="11" nOutputs="22" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="17" nWAssign="35" nOther="38" />
</block>
<block name="ctrlSIP">
<input name="clk"/>
<input name="reset"/>
<input name="clkgen_sip_en"/>
<input name="sip_ddr"/>
<input name="sip_lgbytewidth"/>
<input name="msys_to_sip_val"/>
<input name="msys_to_sip_bus"/>
<input name="pad_sip_in_valid"/>
<input name="pad_sip_in_tag"/>
<input name="pad_sip_in"/>
<input name="pad_sip_in_throttle"/>
<input name="pad_sip_in_test"/>
<output name="sip_from_msys_rdy"/>
<output name="sip_to_msys_val"/>
<output name="sip_to_msys_bus"/>
<output name="sip_to_msys_tag"/>
<output name="pad_sip_out_valid"/>
<output name="pad_sip_out"/>
<output name="pad_sip_out_test"/>
<instance name="ctrlMux4"/>
<instance name="ctrlMux2"/>
<instance name="ctrlMux2"/>
<complexity cyclo1="48" cyclo2="48" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="47" />
<volume nNodes="214" nStmts="23" nExprs="40" nInputs="12" nOutputs="7" nParams="0" nAlwaysClocks="5" nBAssign="0" nNBAssign="41" nWAssign="55" nOther="50" />
</block>
<block name="mMemorySystem">
<input name="clk"/>
<input name="reset"/>
<input name="banklock_reset"/>
<input name="caching_en"/>
<input name="memsize_mask_pn"/>
<input name="m0_htif_req"/>
<input name="m0_htif_store"/>
<input name="m0_htif_flush"/>
<input name="m0_htif_addr"/>
<input name="m1_htif_store_data"/>
<input name="m0_cpd_req"/>
<input name="m0_cpd_store"/>
<input name="m0_cpd_flush"/>
<input name="m0_cpd_tag"/>
<input name="m01_cpd_topaddr_pn"/>
<input name="m0_cpd_bank"/>
<input name="m0_cpd_qw"/>
<input name="m0_cpd_elg"/>
<input name="m0_cpd_elm"/>
<input name="m0_cpd_se"/>
<input name="m1_cpd_bwe"/>
<input name="m1_cpd_store_data"/>
<input name="m0_cpi_req"/>
<input name="m0_cpi_topaddr"/>
<input name="m0_cpi_bank"/>
<input name="m0_cpi_qw"/>
<input name="m2_cpibuf_idx"/>
<input name="m0_vtui_req"/>
<input name="m0_vtui_tag"/>
<input name="m01_vtui_addr_top_pn"/>
<input name="m0_vtui_bank"/>
<input name="m0_vtui_qw"/>
<input name="m0_l0_req"/>
<input name="m0_l0_store"/>
<input name="m0_l0_lock_unlock"/>
<input name="m0_l0_vluseg"/>
<input name="m0_l0_n"/>
<input name="m0_l0_tag"/>
<input name="m01_l0_addr_top_pn"/>
<input name="m0_l0_bank"/>
<input name="m0_l0_qw"/>
<input name="m0_l0_elg"/>
<input name="m0_l0_elm"/>
<input name="m0_l0_signext"/>
<input name="m1_l0_store_data"/>
<input name="m1_l0_storebuf_word"/>
<input name="m1_l0_storebuf_bwe"/>
<input name="m1_l0_storebuf_clear"/>
<input name="m0_l1_req"/>
<input name="m0_l1_store"/>
<input name="m0_l1_lock_unlock"/>
<input name="m0_l1_vluseg"/>
<input name="m0_l1_n"/>
<input name="m0_l1_tag"/>
<input name="m01_l1_addr_top_pn"/>
<input name="m0_l1_bank"/>
<input name="m0_l1_qw"/>
<input name="m0_l1_elg"/>
<input name="m0_l1_elm"/>
<input name="m0_l1_signext"/>
<input name="m1_l1_store_data"/>
<input name="m1_l1_storebuf_word"/>
<input name="m1_l1_storebuf_bwe"/>
<input name="m1_l1_storebuf_clear"/>
<input name="m0_l2_req"/>
<input name="m0_l2_store"/>
<input name="m0_l2_lock_unlock"/>
<input name="m0_l2_vluseg"/>
<input name="m0_l2_n"/>
<input name="m0_l2_tag"/>
<input name="m01_l2_addr_top_pn"/>
<input name="m0_l2_bank"/>
<input name="m0_l2_qw"/>
<input name="m0_l2_elg"/>
<input name="m0_l2_elm"/>
<input name="m0_l2_signext"/>
<input name="m1_l2_store_data"/>
<input name="m1_l2_storebuf_word"/>
<input name="m1_l2_storebuf_bwe"/>
<input name="m1_l2_storebuf_clear"/>
<input name="m0_l3_req"/>
<input name="m0_l3_store"/>
<input name="m0_l3_lock_unlock"/>
<input name="m0_l3_vluseg"/>
<input name="m0_l3_n"/>
<input name="m0_l3_tag"/>
<input name="m01_l3_addr_top_pn"/>
<input name="m0_l3_bank"/>
<input name="m0_l3_qw"/>
<input name="m0_l3_elg"/>
<input name="m0_l3_elm"/>
<input name="m0_l3_signext"/>
<input name="m1_l3_store_data"/>
<input name="m1_l3_storebuf_word"/>
<input name="m1_l3_storebuf_bwe"/>
<input name="m1_l3_storebuf_clear"/>
<input name="m0_vlu_req"/>
<input name="m0_vlu_tag"/>
<input name="m01_vlu_addr_top_pn"/>
<input name="m0_vlu_bank"/>
<input name="m0_vlu_qw"/>
<input name="m0_vlu_elg"/>
<input name="m0_vlu_signext"/>
<input name="m0_vlu_laneen"/>
<input name="m0_vlu_rot"/>
<input name="m0_vlu_shared"/>
<input name="m0_vsu_req"/>
<input name="m01_vsu_addr_top_pn"/>
<input name="m0_vsu_bank"/>
<input name="m0_vsu_qw"/>
<input name="m0_vsu_laneen"/>
<input name="m0_vru_req"/>
<input name="m01_vru_addr_top_pn"/>
<input name="m0_vru_bank"/>
<input name="sip_from_msys_rdy"/>
<input name="sip_to_msys_val"/>
<input name="sip_to_msys_bus"/>
<input name="sip_to_msys_tag"/>
<output name="m0_htif_grant"/>
<output name="m2_htif_load_data_valid"/>
<output name="m2_htif_load_data"/>
<output name="m0_cpd_grant"/>
<output name="m2_cpd_load_data_valid"/>
<output name="m2_cpd_load_data_tag"/>
<output name="m2_cpd_load_data"/>
<output name="m0_cpi_grant"/>
<output name="m2_cpi_hit"/>
<output name="m2_cpibuf_load_data"/>
<output name="m0_vtui_grant"/>
<output name="m2_vtui_load_data_valid"/>
<output name="m2_vtui_load_data_tag"/>
<output name="m2_vtui_load_data"/>
<output name="m0_l0_grant"/>
<output name="m2_l0_load_data_valid"/>
<output name="m2_l0_load_data_vmu"/>
<output name="m2_l0_load_data_vluseg"/>
<output name="m2_l0_load_data_tag"/>
<output name="m23_l0_load_data_pn"/>
<output name="m0_l1_grant"/>
<output name="m2_l1_load_data_valid"/>
<output name="m2_l1_load_data_vmu"/>
<output name="m2_l1_load_data_vluseg"/>
<output name="m2_l1_load_data_tag"/>
<output name="m23_l1_load_data_pn"/>
<output name="m0_l2_grant"/>
<output name="m2_l2_load_data_valid"/>
<output name="m2_l2_load_data_vmu"/>
<output name="m2_l2_load_data_vluseg"/>
<output name="m2_l2_load_data_tag"/>
<output name="m23_l2_load_data_pn"/>
<output name="m0_l3_grant"/>
<output name="m2_l3_load_data_valid"/>
<output name="m2_l3_load_data_vmu"/>
<output name="m2_l3_load_data_vluseg"/>
<output name="m2_l3_load_data_tag"/>
<output name="m23_l3_load_data_pn"/>
<output name="m0_vlu_grant"/>
<output name="m0_vsu_grant"/>
<output name="m0_vru_grant"/>
<output name="msys_to_sip_val"/>
<output name="msys_to_sip_bus"/>
<instance name="smemMemSys"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="495" nStmts="0" nExprs="164" nInputs="118" nOutputs="43" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="327" />
</block>
<block name="mScaleCore">
<input name="clk"/>
<input name="clkgen_sip_en"/>
<input name="pad_reset"/>
<input name="pad_ahip_req"/>
<input name="pad_ahip_bus_in"/>
<input name="pad_sip_in_valid"/>
<input name="pad_sip_in_tag"/>
<input name="pad_sip_in"/>
<input name="pad_sip_in_throttle"/>
<input name="pad_sip_in_test"/>
<output name="pad_ahip_ack"/>
<output name="pad_ahip_bus_out"/>
<output name="pad_sip_out_valid"/>
<output name="pad_sip_out"/>
<output name="pad_sip_out_test"/>
<output name="clkgen_pattern_max"/>
<output name="clkgen_sclk_pattern"/>
<output name="clkgen_xclk_pattern"/>
<output name="clkgen_sip_en_pattern"/>
<output name="xclkseld"/>
<instance name="ctrlChip"/>
<instance name="ctrlAHIP"/>
<instance name="ctrlHTIF"/>
<instance name="mControlProc"/>
<instance name="mVTU"/>
<instance name="mMemorySystem"/>
<instance name="ctrlSIP"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="847" nStmts="0" nExprs="409" nInputs="10" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="437" />
</block>
<block name="ctrlClusterSD">
<input name="clk"/>
<input name="fill_idx_np"/>
<input name="local_fill_en_np"/>
<input name="fill_first_np"/>
<input name="f_aibidx_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="lane_num"/>
<input name="i_execdv_np"/>
<input name="i_execdv_valid_np"/>
<input name="f_aibc_wbop_np"/>
<input name="f_aibc_compop_np"/>
<input name="f_aibc_sdcompop_np"/>
<input name="f_aib_end_uopb_np"/>
<input name="d_compop_stall_np"/>
<input name="d_wbop_stall_np"/>
<input name="datapath_idle_np"/>
<input name="writeback_idle_np"/>
<input name="ready_to_change_lastvp_lane_np"/>
<input name="change_lastvp_lane_ack_np"/>
<input name="vri_np"/>
<input name="vri_type_np"/>
<input name="pr_base_np"/>
<input name="vri_np"/>
<input name="vri_type_np"/>
<input name="pr_base_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="d_wbop_issue_np"/>
<input name="d_wbop_valid_np"/>
<input name="d_wbopq_push_np"/>
<input name="d_wbopq_pop_np"/>
<input name="d_src0_pri_np"/>
<input name="d_src1_pri_np"/>
<input name="d_dst_pri_np"/>
<input name="d_p_pri_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="f_wbop_np"/>
<input name="f_wbop_vlsrc_np"/>
<input name="f_next_d_wbop_alive_np"/>
<input name="f_next_d_wbop_pr_base_np"/>
<input name="f_wbop_update_np"/>
<input name="f_wbop_update_uopb_np"/>
<input name="d_src0_pri_np"/>
<input name="d_src1_pri_np"/>
<input name="d_dst_pri_np"/>
<input name="d_p_pri_np"/>
<input name="x_compop_stall_np"/>
<input name="xport_in_send_np"/>
<input name="xport_in_send_maybe_np"/>
<input name="xport_in_kill_np"/>
<input name="xport_in_data0_c0_np"/>
<input name="xport_in_data0_c1_np"/>
<input name="xport_in_data0_c2_np"/>
<input name="xport_in_data0_c3_np"/>
<input name="xport_in_data0_vl_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="f_compop_np"/>
<input name="f_next_d_compop_valid_np"/>
<input name="f_next_d_compop_pr_base_np"/>
<input name="f_next_d_lastvp_np"/>
<input name="f_next_d_vp0_np"/>
<input name="f_compop_update_np"/>
<input name="f_compop_update_uopb_np"/>
<input name="d_compop_stall_ext_np"/>
<input name="x_compop_stall_ext_np"/>
<input name="d_wbopq_head_valid_np"/>
<input name="d_wb_en_np"/>
<input name="d_wb_done_np"/>
<input name="d_wbopq_head_pri_np"/>
<input name="d_src0_match_wbopq_head_np"/>
<input name="d_src0_match_wbopq_nothead_np"/>
<input name="d_src1_match_wbopq_head_np"/>
<input name="d_src1_match_wbopq_nothead_np"/>
<input name="d_dst_match_wbopq_head_np"/>
<input name="d_dst_match_wbopq_nothead_np"/>
<input name="d_p_match_wbopq_head_np"/>
<input name="d_p_match_wbopq_nothead_np"/>
<input name="d_xportopq_full_np"/>
<input name="xport_idle_np"/>
<input name="xportdq_full_np"/>
<input name="xportdq_wen_np"/>
<input name="x_result0_np"/>
<input name="d_wb_data0_np"/>
<input name="d_addu_ri11_fetch_np"/>
<input name="d_cpdataqop_np"/>
<input name="d_cpdata_in_np"/>
<input name="prevvp_in_send_np"/>
<input name="nextvp_in_recv_np"/>
<input name="lastvp_in_recv_np"/>
<input name="xvpq_q_valid_np"/>
<input name="xvpq_full_np"/>
<input name="xvpq_empty_np"/>
<input name="xvpq_wen_np"/>
<input name="datapath_idle_ext_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="d_lanexportop_np"/>
<input name="d_xportopq_maybe_push_np"/>
<input name="d_xportopq_push_np"/>
<input name="w_qdata_ready_np"/>
<input name="xport_in_recv_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="f_compop_update_np"/>
<input name="f_fetchseq_lvp_np"/>
<input name="d_opcode_np"/>
<input name="d_compop_alive_np"/>
<input name="d_next_x_compop_alive_np"/>
<input name="d_compop_stall_base_np"/>
<input name="d_xportop_valid_np"/>
<input name="x_compop_stall_base_np"/>
<input name="x_ldq_allocidx_np"/>
<input name="x_base_xportdq_push_np"/>
<input name="ldq_full_np"/>
<input name="x_saq_full_np"/>
<input name="x_saq_empty_np"/>
<input name="d_sd_unlock_ready_np"/>
<input name="m0_vpload_req_ack_np"/>
<input name="m0_saq_pop_np"/>
<input name="xw_vpstore_addr_pn"/>
<input name="x_cr0_lowbits_np"/>
<input name="x_cr1_lowbits_np"/>
<input name="t_cpdata_in_np"/>
<input name="t_cpdataq_maybe_push_np"/>
<input name="t_cpdataq_push_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="f_compop_update_np"/>
<input name="f_fetchseq_lvp_np"/>
<input name="d_opcode_np"/>
<input name="d_compop_stall_np"/>
<input name="d_compop_alive_np"/>
<input name="d_next_x_compop_alive_np"/>
<input name="x_compop_stall_np"/>
<input name="f_next_execdv_aibc_done_np"/>
<input name="f_next_execdv_aibc_done_idx_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="d_opcode_np"/>
<input name="d_compop_alive_np"/>
<input name="d_next_x_compop_alive_np"/>
<input name="d_xportop_valid_np"/>
<input name="x_compop_stall_base_np"/>
<input name="x_base_xportdq_push_np"/>
<input name="mulh_xportdq_full_np"/>
<input name="multdiv_ready_np"/>
<input name="multdiv_xportdq_full_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="f_sdcompop_np"/>
<input name="f_sdcompop_vsd_np"/>
<input name="f_next_d_compop_valid_np"/>
<input name="f_next_d_compop_pr_base_np"/>
<input name="f_compop_update_np"/>
<input name="f_compop_update_uopb_np"/>
<input name="d_wb_en_np"/>
<input name="d_wb_done_np"/>
<input name="d_wbopq_head_pri_np"/>
<input name="d_src0_match_wbopq_head_np"/>
<input name="d_src0_match_wbopq_nothead_np"/>
<input name="d_p_match_wbopq_head_np"/>
<input name="d_p_match_wbopq_nothead_np"/>
<input name="d_wb_data0_np"/>
<input name="d_wbopq_empty_np"/>
<input name="sd_kill_unlock_np"/>
<input name="m0_vpstore_addr_valid_np"/>
<input name="m0_vpstore_addr_offset_np"/>
<input name="m0_vpstore_req_ack_np"/>
<input name="m0_vsd_req_ack_np"/>
<output name="f_aib_end_uopb_np"/>
<output name="cluster_idle_np"/>
<output name="i_execdv_pop_np"/>
<output name="i_aib_read_en_np"/>
<output name="i_aibidx_np"/>
<output name="f_aibidx_np"/>
<output name="f_next_d_compop_valid_np"/>
<output name="f_next_d_wbop_alive_np"/>
<output name="f_wbop_np"/>
<output name="f_wbop_vlsrc_np"/>
<output name="f_compop_np"/>
<output name="f_sdcompop_np"/>
<output name="f_sdcompop_vsd_np"/>
<output name="f_next_d_compop_pr_base_np"/>
<output name="f_next_d_wbop_pr_base_np"/>
<output name="f_next_d_lastvp_np"/>
<output name="f_next_d_vp0_np"/>
<output name="f_fetchseq_lvp_np"/>
<output name="f_wbop_update_np"/>
<output name="f_wbop_update_uopb_np"/>
<output name="f_compop_update_np"/>
<output name="f_compop_update_uopb_np"/>
<output name="f_next_execdv_aibc_done_np"/>
<output name="f_next_execdv_aibc_done_idx_np"/>
<output name="execdv_aibc_done_np"/>
<output name="execdv_aibc_done_idx_np"/>
<output name="lastvp_lane_np"/>
<output name="change_lastvp_lane_np"/>
<output name="pri_np"/>
<output name="pri_np"/>
<output name="d_wbopq_full_np"/>
<output name="d_wbopq_empty_np"/>
<output name="d_wbopq_head_np"/>
<output name="d_wbopq_head_valid_np"/>
<output name="d_src0_match_wbopq_head_np"/>
<output name="d_src0_match_wbopq_nothead_np"/>
<output name="d_src1_match_wbopq_head_np"/>
<output name="d_src1_match_wbopq_nothead_np"/>
<output name="d_dst_match_wbopq_head_np"/>
<output name="d_dst_match_wbopq_nothead_np"/>
<output name="d_p_match_wbopq_head_np"/>
<output name="d_p_match_wbopq_nothead_np"/>
<output name="writeback_idle_np"/>
<output name="d_wbop_stall_np"/>
<output name="d_wbopq_head_valid_np"/>
<output name="d_wb_done_np"/>
<output name="d_wb_en_np"/>
<output name="d_wbopq_empty_np"/>
<output name="d_wbopq_head_pri_np"/>
<output name="d_src0_match_wbopq_head_np"/>
<output name="d_src0_match_wbopq_nothead_np"/>
<output name="d_src1_match_wbopq_head_np"/>
<output name="d_src1_match_wbopq_nothead_np"/>
<output name="d_dst_match_wbopq_head_np"/>
<output name="d_dst_match_wbopq_nothead_np"/>
<output name="d_p_match_wbopq_head_np"/>
<output name="d_p_match_wbopq_nothead_np"/>
<output name="d_wb_data0_np"/>
<output name="dx_wbsel_c_pn"/>
<output name="dx_wbsel_vl_pn"/>
<output name="dx_wb_rfidx_pn"/>
<output name="dx_wb_rfen_pn"/>
<output name="xport_out_recv_np"/>
<output name="recvq_early_wen_np"/>
<output name="datapath_idle_np"/>
<output name="d_compop_alive_np"/>
<output name="d_opcode_np"/>
<output name="d_next_x_compop_alive_np"/>
<output name="d_compop_stall_base_np"/>
<output name="d_compop_stall_np"/>
<output name="d_xportop_valid_np"/>
<output name="d_src0_pri_np"/>
<output name="d_src1_pri_np"/>
<output name="d_dst_pri_np"/>
<output name="d_p_pri_np"/>
<output name="x_compop_stall_base_np"/>
<output name="x_compop_stall_np"/>
<output name="x_xvpq_push_np"/>
<output name="x_nextvp_en_np"/>
<output name="x_result_en_np"/>
<output name="d_base_lanexportop_np"/>
<output name="d_xportopq_maybe_push_np"/>
<output name="d_xportopq_push_np"/>
<output name="d_rfidx_src0_np"/>
<output name="d_rfen_src0_np"/>
<output name="d_rfidx_src1_np"/>
<output name="d_rfen_src1_np"/>
<output name="d_cr0en_np"/>
<output name="d_cr1en_np"/>
<output name="dx_imm_pn"/>
<output name="dx_cr0sel_pn"/>
<output name="dx_cr1sel_pn"/>
<output name="x_alufn_np"/>
<output name="x_p_np"/>
<output name="x_base_xportdq_push_np"/>
<output name="xw_rfidx_dst_pn"/>
<output name="xw_rfen_dst_maybe_pn"/>
<output name="xw_rfen_dst_pn"/>
<output name="xportdq_wen_pn"/>
<output name="xvpq_wen_pn"/>
<output name="prevvp_out_recv_np"/>
<output name="xvpssq_out_recv_vp0_np"/>
<output name="ready_to_change_lastvp_lane_np"/>
<output name="xvpq_pop_np"/>
<output name="nextvp_out_send_np"/>
<output name="lastvp_out_send_np"/>
<output name="xport_idle_np"/>
<output name="d_xportopq_full_np"/>
<output name="w_srcq_np"/>
<output name="w_qpop_np"/>
<output name="xport_out_send_np"/>
<output name="xport_out_send_maybe_np"/>
<output name="xport_out_kill_np"/>
<output name="d_cpdataqop_np"/>
<output name="d_loadop_np"/>
<output name="d_compop_stall_ext_np"/>
<output name="x_compop_stall_ext_np"/>
<output name="x_ldq_alloc_np"/>
<output name="sd_kill_unlock_np"/>
<output name="m0_vpload_tag_np"/>
<output name="m0_vpload_signext_np"/>
<output name="m0_vpload_elg_np"/>
<output name="m0_vpload_elm_np"/>
<output name="m0_vpload_addr_bank_np"/>
<output name="m0_vpload_addr_qw_np"/>
<output name="m0_vpload_lock_np"/>
<output name="m0_vpload_req_valid_np"/>
<output name="m0_vpload_req_maybe_np"/>
<output name="x_xportdq_push_np"/>
<output name="x_saq_push_np"/>
<output name="cpdataq_full_np"/>
<output name="d_cpdata_in_np"/>
<output name="x_cpdata_send_np"/>
<output name="datapath_idle_ext_np"/>
<output name="d_addu_ri11_fetch_np"/>
<output name="x_threadfetch_en_np"/>
<output name="x_threadfetch_lvp_np"/>
<output name="c1_exec_done_np"/>
<output name="c1_exec_done_idx_np"/>
<output name="d_xport_srcq_np"/>
<output name="x_compop_stall_ext_np"/>
<output name="x_xportdq_push_np"/>
<output name="mulh_xportdq_push_np"/>
<output name="x_mulh_alive_np"/>
<output name="x_mulh_unsigned0_np"/>
<output name="x_mulh_unsigned1_np"/>
<output name="x_multop_issue_np"/>
<output name="x_divop_issue_np"/>
<output name="x_multdiv_alive_np"/>
<output name="x_multdivop_unsigned_np"/>
<output name="multdiv_sel_hi_np"/>
<output name="multdiv_xportdq_push_np"/>
<output name="datapath_idle_np"/>
<output name="d_compop_alive_np"/>
<output name="d_compop_stall_np"/>
<output name="d_src0_pri_np"/>
<output name="d_src1_pri_np"/>
<output name="d_dst_pri_np"/>
<output name="d_p_pri_np"/>
<output name="x_compop_stall_np"/>
<output name="x_rfidx_src_np"/>
<output name="x_rfen_src_np"/>
<output name="d_sdcen_np"/>
<output name="x_sdcen_np"/>
<output name="x_sden_np"/>
<output name="xw_sdsel_pn"/>
<output name="w_sb_np"/>
<output name="w_sb_or_sh_np"/>
<output name="d_sd_unlock_ready_np"/>
<output name="m0_vpstore_req_valid_np"/>
<output name="m0_vpstore_word_np"/>
<output name="m0_vsd_req_valid_np"/>
<output name="m0_vsd_kill_np"/>
<output name="m0_vpstore_byteen_np"/>
<output name="m0_saq_pop_np"/>
<param name="CLUSTER_0"/>
<param name="CLUSTER_SD"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="CLUSTER_SD"/>
<param name="CLUSTER_0"/>
<param name="XPORTOPQ_LATCHRAM_SIZE"/>
<param name="XPORTOPQ_LATCHRAM_PTR_BITWIDTH"/>
<param name="NUM_SRCQS"/>
<param name="SRCQ_PTR_BITWIDTH"/>
<param name="LOCAL_XPORTOP_BITWIDTH"/>
<param name="LOCAL_XPORTOP_SRCQ_HIGH"/>
<param name="LOCAL_XPORTOP_SRCQ_LOW"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlDstVRItoPRI"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlSkidBuf"/>
<instance name="ctrlSkidBuf"/>
<instance name="ctrlSkidBuf"/>
<instance name="ctrlSkidBuf"/>
<instance name="ctrlSkidBuf"/>
<instance name="ctrlWritebackOpQ"/>
<instance name="ctrlSrcVRItoPRI"/>
<instance name="ctrlSrcVRItoPRI"/>
<instance name="ctrlDstVRItoPRI"/>
<instance name="ctrlFastOutQueue_p"/>
<instance name="DW01_add_oper_pparch"/>
<instance name="ctrlMatchQueue_h"/>
<instance name="ctrlQueue_p"/>
<instance name="ctrlSrcVRItoPRI"/>
<complexity cyclo1="232" cyclo2="203" nCaseStmts="2" nCaseItems="31" nLoops="7" nIfStmts="193" />
<volume nNodes="1664" nStmts="104" nExprs="288" nInputs="172" nOutputs="175" nParams="13" nAlwaysClocks="10" nBAssign="149" nNBAssign="127" nWAssign="364" nOther="622" />
</block>
<block name="ctrlFillUnit">
<input name="fill_uopb_np"/>
<input name="fill_cluster_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="vtu_mem_req_stop"/>
<input name="l0_fa0_miss_np"/>
<input name="l0_fa1_miss_addr_pn"/>
<input name="l0_vfsync_ready_np"/>
<input name="l0_stall_fill_np"/>
<input name="l1_fa0_miss_np"/>
<input name="l1_fa1_miss_addr_pn"/>
<input name="l1_vfsync_ready_np"/>
<input name="l1_stall_fill_np"/>
<input name="l2_fa0_miss_np"/>
<input name="l2_fa1_miss_addr_pn"/>
<input name="l2_vfsync_ready_np"/>
<input name="l2_stall_fill_np"/>
<input name="l3_fa0_miss_np"/>
<input name="l3_fa1_miss_addr_pn"/>
<input name="l3_vfsync_ready_np"/>
<input name="l3_stall_fill_np"/>
<input name="fd1_vtui_packet_np"/>
<input name="m0_vtui_grant"/>
<input name="m2_vtui_load_data_valid"/>
<input name="m2_vtui_load_data_tag"/>
<output name="cluster_uopb_np"/>
<output name="cluster_np"/>
<output name="fetch_uopb_np"/>
<output name="vtui_mem_idle"/>
<output name="l0_miss_ack_np"/>
<output name="l1_miss_ack_np"/>
<output name="l2_miss_ack_np"/>
<output name="l3_miss_ack_np"/>
<output name="vfsync_ack_np"/>
<output name="l0_fill_en_maybe_np"/>
<output name="l1_fill_en_maybe_np"/>
<output name="l2_fill_en_maybe_np"/>
<output name="l3_fill_en_maybe_np"/>
<output name="l0_fill_en_np"/>
<output name="l1_fill_en_np"/>
<output name="l2_fill_en_np"/>
<output name="l3_fill_en_np"/>
<output name="fill_first_np"/>
<output name="fill_last_np"/>
<output name="fill_has_fetch_np"/>
<output name="fill_c0_valid_np"/>
<output name="fill_c1_valid_np"/>
<output name="fill_c2_valid_np"/>
<output name="fill_c3_valid_np"/>
<output name="fill_sd_valid_np"/>
<output name="fd1_uopb0_dec_np"/>
<output name="fd1_uopb1_dec_np"/>
<output name="fd1_uopb2_dec_np"/>
<output name="fd1_c0_uopb01_mux_sel0_np"/>
<output name="fd1_c1_uopb01_mux_sel0_np"/>
<output name="fd1_c2_uopb01_mux_sel0_np"/>
<output name="fd1_c3_uopb01_mux_sel0_np"/>
<output name="fd1_sd_uopb01_mux_sel0_np"/>
<output name="fd1_c0_uopb_mux_sel01_np"/>
<output name="fd1_c1_uopb_mux_sel01_np"/>
<output name="fd1_c2_uopb_mux_sel01_np"/>
<output name="fd1_c3_uopb_mux_sel01_np"/>
<output name="fd1_sd_uopb_mux_sel01_np"/>
<output name="c0_uopb_buf_valid_np"/>
<output name="c1_uopb_buf_valid_np"/>
<output name="c2_uopb_buf_valid_np"/>
<output name="c3_uopb_buf_valid_np"/>
<output name="sd_uopb_buf_valid_np"/>
<output name="c0_uopb_buf_en_np"/>
<output name="c1_uopb_buf_en_np"/>
<output name="c2_uopb_buf_en_np"/>
<output name="c3_uopb_buf_en_np"/>
<output name="sd_uopb_buf_en_np"/>
<output name="c0_fill_uopb_en_np"/>
<output name="c1_fill_uopb_en_np"/>
<output name="c2_fill_uopb_en_np"/>
<output name="c3_fill_uopb_en_np"/>
<output name="sd_fill_uopb_en_np"/>
<output name="l0_c0_fill_en_maybe_np"/>
<output name="l0_c1_fill_en_maybe_np"/>
<output name="l0_c2_fill_en_maybe_np"/>
<output name="l0_c3_fill_en_maybe_np"/>
<output name="l0_sd_fill_en_maybe_np"/>
<output name="l1_c0_fill_en_maybe_np"/>
<output name="l1_c1_fill_en_maybe_np"/>
<output name="l1_c2_fill_en_maybe_np"/>
<output name="l1_c3_fill_en_maybe_np"/>
<output name="l1_sd_fill_en_maybe_np"/>
<output name="l2_c0_fill_en_maybe_np"/>
<output name="l2_c1_fill_en_maybe_np"/>
<output name="l2_c2_fill_en_maybe_np"/>
<output name="l2_c3_fill_en_maybe_np"/>
<output name="l2_sd_fill_en_maybe_np"/>
<output name="l3_c0_fill_en_maybe_np"/>
<output name="l3_c1_fill_en_maybe_np"/>
<output name="l3_c2_fill_en_maybe_np"/>
<output name="l3_c3_fill_en_maybe_np"/>
<output name="l3_sd_fill_en_maybe_np"/>
<output name="l0_c0_fill_en_np"/>
<output name="l0_c1_fill_en_np"/>
<output name="l0_c2_fill_en_np"/>
<output name="l0_c3_fill_en_np"/>
<output name="l0_sd_fill_en_np"/>
<output name="l1_c0_fill_en_np"/>
<output name="l1_c1_fill_en_np"/>
<output name="l1_c2_fill_en_np"/>
<output name="l1_c3_fill_en_np"/>
<output name="l1_sd_fill_en_np"/>
<output name="l2_c0_fill_en_np"/>
<output name="l2_c1_fill_en_np"/>
<output name="l2_c2_fill_en_np"/>
<output name="l2_c3_fill_en_np"/>
<output name="l2_sd_fill_en_np"/>
<output name="l3_c0_fill_en_np"/>
<output name="l3_c1_fill_en_np"/>
<output name="l3_c2_fill_en_np"/>
<output name="l3_c3_fill_en_np"/>
<output name="l3_sd_fill_en_np"/>
<output name="m2_aibstart_np"/>
<output name="fillldq_ridx_dec_np"/>
<output name="fillldq_widx_dec_np"/>
<output name="fillldq_wen_np"/>
<output name="m0_vtui_req"/>
<output name="m0_vtui_tag"/>
<output name="m0_vtui_bank"/>
<output name="m0_vtui_qw"/>
<output name="m01_vtui_addr_top_pn"/>
<instance name="ctrlRoundRobinArb"/>
<instance name="ctrlMux2"/>
<instance name="ctrlMux2"/>
<instance name="ctrlMux2"/>
<instance name="ctrlMux2"/>
<instance name="ctrlSkidBuf"/>
<instance name="ctrlReorderQueue"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlUOPBdecoder"/>
<instance name="ctrlUOPBdecoder"/>
<instance name="ctrlUOPBdecoder"/>
<complexity cyclo1="57" cyclo2="57" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="56" />
<volume nNodes="587" nStmts="8" nExprs="85" nInputs="25" nOutputs="102" nParams="0" nAlwaysClocks="3" nBAssign="0" nNBAssign="41" nWAssign="224" nOther="226" />
</block>
<block name="ctrlLaneCMU">
<input name="clk"/>
<input name="reset"/>
<input name="t_tag_check_en_np"/>
<input name="fill_idx_np"/>
<input name="fill_first_np"/>
<input name="fill_en_np"/>
<input name="fill_en_maybe_np"/>
<input name="fill_last_np"/>
<input name="fill_en_last_np"/>
<input name="fa1_initial_miss_np"/>
<input name="miss_fill_idx_np"/>
<input name="fill_taginfo_np"/>
<input name="t_tags_match_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="t_fetch_issue_np"/>
<input name="t_index_np"/>
<input name="t_taginfo_np"/>
<input name="fill_idx_np"/>
<input name="c0_aibc_done_np"/>
<input name="c1_aibc_done_np"/>
<input name="c2_aibc_done_np"/>
<input name="c3_aibc_done_np"/>
<input name="sd_aibc_done_np"/>
<input name="c0_aibc_done_idx_np"/>
<input name="c1_aibc_done_idx_np"/>
<input name="c2_aibc_done_idx_np"/>
<input name="c3_aibc_done_idx_np"/>
<input name="sd_aibc_done_idx_np"/>
<input name="c1_exec_done_np"/>
<input name="c1_exec_done_idx_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="lane_num"/>
<input name="c_cmd_np"/>
<input name="c_issue_vtu_iflanesready_np"/>
<input name="c_lanes_vtu_cmd_valid_np"/>
<input name="lanes_ready_for_cmd_np"/>
<input name="c_vtu_cmd_valid_np"/>
<input name="i_c0_edq_full_np"/>
<input name="i_c1_edq_full_np"/>
<input name="i_c2_edq_full_np"/>
<input name="i_c3_edq_full_np"/>
<input name="i_sd_edq_full_np"/>
<input name="miss_ack_np"/>
<input name="vfsync_ack_np"/>
<input name="fill_en_np"/>
<input name="fill_en_maybe_np"/>
<input name="fill_first_np"/>
<input name="fill_last_np"/>
<input name="fill_has_fetch_np"/>
<input name="fill_c0_valid_np"/>
<input name="fill_c1_valid_np"/>
<input name="fill_c2_valid_np"/>
<input name="fill_c3_valid_np"/>
<input name="fill_sd_valid_np"/>
<input name="c0_aibc_done_np"/>
<input name="c1_aibc_done_np"/>
<input name="c2_aibc_done_np"/>
<input name="c3_aibc_done_np"/>
<input name="sd_aibc_done_np"/>
<input name="c0_aibc_done_idx_np"/>
<input name="c1_aibc_done_idx_np"/>
<input name="c2_aibc_done_idx_np"/>
<input name="c3_aibc_done_idx_np"/>
<input name="sd_aibc_done_idx_np"/>
<input name="c1_exec_done_np"/>
<input name="c1_exec_done_idx_np"/>
<input name="x_threadfetch_en_np"/>
<input name="x_threadfetch_np"/>
<input name="c_threadfetch_ram_p"/>
<input name="cpdataq_full_np"/>
<input name="t_tags_match_np"/>
<output name="ti_tags_wen_pn"/>
<output name="ti_tags_widx_dec_pn"/>
<output name="t_miss_np"/>
<output name="t_index_np"/>
<output name="t_taginfo_np"/>
<output name="t_edsq_full_np"/>
<output name="t_edsq_idx_np"/>
<output name="stall_fill_np"/>
<output name="t_fetch_outstanding_np"/>
<output name="ready_for_cmd_np"/>
<output name="cmu_idle_np"/>
<output name="fa0_miss_np"/>
<output name="vfsync_ready_np"/>
<output name="fill_idx_np"/>
<output name="stall_fill_np"/>
<output name="c_ptfq_widx_np"/>
<output name="c_ptfq_wen_np"/>
<output name="c_ptfq_ridx_np"/>
<output name="c_ptfq_ren_np"/>
<output name="i_c0_newexecdv_np"/>
<output name="i_c1_newexecdv_np"/>
<output name="i_c2_newexecdv_np"/>
<output name="i_c3_newexecdv_np"/>
<output name="i_sd_newexecdv_np"/>
<output name="i_c0_newexecdv_valid_maybe_np"/>
<output name="i_c1_newexecdv_valid_maybe_np"/>
<output name="i_c2_newexecdv_valid_maybe_np"/>
<output name="i_c3_newexecdv_valid_maybe_np"/>
<output name="i_sd_newexecdv_valid_maybe_np"/>
<output name="i_c0_newexecdv_valid_np"/>
<output name="i_c1_newexecdv_valid_np"/>
<output name="i_c2_newexecdv_valid_np"/>
<output name="i_c3_newexecdv_valid_np"/>
<output name="i_sd_newexecdv_valid_np"/>
<output name="t_cpdata_in_np"/>
<output name="t_cpdataq_maybe_push_np"/>
<output name="t_cpdataq_push_np"/>
<output name="c_cmd_en_np"/>
<output name="c_threadfetch_addr_p"/>
<output name="c_threadfetch_en_np"/>
<output name="t_threadfetch_active_np"/>
<output name="fa1_initial_miss_np"/>
<output name="ti_tags_wen_pn"/>
<output name="ti_tags_widx_dec_pn"/>
<instance name="ctrlEncode"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlQueue"/>
<instance name="ctrlEDSQ"/>
<instance name="ctrlAibTags"/>
<complexity cyclo1="63" cyclo2="60" nCaseStmts="1" nCaseItems="4" nLoops="1" nIfStmts="57" />
<volume nNodes="697" nStmts="35" nExprs="107" nInputs="73" nOutputs="44" nParams="0" nAlwaysClocks="4" nBAssign="206" nNBAssign="31" nWAssign="59" nOther="255" />
</block>
<block name="ctrlLaneVMU">
<input name="clk"/>
<input name="reset"/>
<input name="lane_num"/>
<input name="vtu_mem_req_stop"/>
<input name="m0_vpload_req_maybe_np"/>
<input name="m0_vpload_req_valid_np"/>
<input name="m0_vpload_tag_np"/>
<input name="m0_vpload_signext_np"/>
<input name="m0_vpload_elg_np"/>
<input name="m0_vpload_elm_np"/>
<input name="m0_vpload_lock_np"/>
<input name="m0_vpload_addr_bank_np"/>
<input name="m0_vpload_addr_qw_np"/>
<input name="m0_vpstore_req_valid_np"/>
<input name="m0_vpstore_addr_bank_np"/>
<input name="m0_vpstore_addr_qw_np"/>
<input name="m0_vpstore_word_np"/>
<input name="m0_vpstore_byteen_np"/>
<input name="m0_vsd_req_valid_np"/>
<input name="m0_vsd_kill_np"/>
<input name="vl_xport_in_recv_np"/>
<input name="vc_vluseg_cmd_issue_np"/>
<input name="vc_vlu_cmd_issue_np"/>
<input name="vc_vlu_vl_np"/>
<input name="vc_vlucmd_n_np"/>
<input name="vc_vlucmd_u_np"/>
<input name="vc_vlucmd_lgwidth_np"/>
<input name="vc_vlucmd_c_np"/>
<input name="va_vlu_us_active_np"/>
<input name="va_vlu_us_tagtable_wen_np"/>
<input name="va_vlu_us_tagtable_idx_np"/>
<input name="va_vlu_us_lane_issue_np"/>
<input name="vc_vsuseg_cmd_issue_np"/>
<input name="vc_vsu_cmd_issue_np"/>
<input name="vc_vsu_vl_np"/>
<input name="vc_vsucmd_n_np"/>
<input name="vc_vsucmd_lgwidth_np"/>
<input name="va_vsu_us_addr_offset_np"/>
<input name="va_vsu_us_lane_issue_np"/>
<input name="m0_vsu_us_lane_req_stalled_np"/>
<input name="va_vluseg_addr_offset_np"/>
<input name="va_vsuseg_addr_offset_np"/>
<input name="va_vluseg_addr_bank_np"/>
<input name="va_vsuseg_addr_bank_np"/>
<input name="va_vluseg_addr_qw_np"/>
<input name="va_vsuseg_addr_qw_np"/>
<input name="m0_lane_grant_np"/>
<input name="m2_load_data_valid_np"/>
<input name="m2_load_data_vmu_np"/>
<input name="m2_load_data_vluseg_np"/>
<input name="m2_load_data_tag_np"/>
<output name="lanevmu_mem_idle"/>
<output name="m0_vpload_req_ack_np"/>
<output name="m0_vpstore_req_ack_np"/>
<output name="m0_vsd_req_ack_np"/>
<output name="m2_vpload_data_valid_np"/>
<output name="m2_vpload_data_tag_np"/>
<output name="vl_xport_out_send_np"/>
<output name="vl_xport_out_send_maybe_np"/>
<output name="lanevmu_idle_np"/>
<output name="va_vluseg_active_np"/>
<output name="va_vluseg_inactive_or_done_np"/>
<output name="vldq_full_np"/>
<output name="va_vsuseg_active_np"/>
<output name="va_vsuseg_inactive_or_done_np"/>
<output name="m0_vsd_req_ready_np"/>
<output name="va_vluseg_bytes_np"/>
<output name="va_vluseg_segdone_np"/>
<output name="va_vluseg_addr_en_np"/>
<output name="va_vsuseg_bytes_np"/>
<output name="va_vsuseg_segdone_np"/>
<output name="va_vsuseg_addr_en_np"/>
<output name="m0_lane_addr_sel_np"/>
<output name="m0_lane_addr_en_np"/>
<output name="vldq_ridx_dec_np"/>
<output name="m2_vlu_data_valid_np"/>
<output name="m2_vldq_idx_dec_np"/>
<output name="m0_lane_req_np"/>
<output name="m0_lane_req_store_np"/>
<output name="m0_lane_req_lock_unlock_np"/>
<output name="m0_lane_req_tag_np"/>
<output name="m0_lane_req_signext_np"/>
<output name="m0_lane_req_elg_np"/>
<output name="m0_lane_req_elm_np"/>
<output name="m0_lane_req_bank_np"/>
<output name="m0_lane_req_qw_np"/>
<output name="m0_lane_req_n_np"/>
<output name="m0_lane_req_vluseg_np"/>
<output name="m1_storebuf_word_np"/>
<output name="m1_storebuf_bwe_np"/>
<output name="m1_storebuf_clear_np"/>
<instance name="ctrlReorderQueueAllocN"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlLatchRAM_l"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlFastOutQueue_p"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlSkidBuf"/>
<complexity cyclo1="56" cyclo2="53" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="51" />
<volume nNodes="418" nStmts="14" nExprs="82" nInputs="51" nOutputs="40" nParams="0" nAlwaysClocks="3" nBAssign="6" nNBAssign="28" nWAssign="109" nOther="176" />
</block>
<block name="ctrlVRU">
<input name="clk"/>
<input name="reset"/>
<input name="vtu_base_cmd_np"/>
<input name="vtu_vmu_cmd_np"/>
<input name="vtu_cmd_valid_np"/>
<input name="vru_enable"/>
<input name="lanes_ready_for_cmd_np"/>
<input name="l0_lane_idle_np"/>
<input name="l1_lane_idle_np"/>
<input name="l2_lane_idle_np"/>
<input name="l3_lane_idle_np"/>
<input name="l0_x_cpdata_send_np"/>
<input name="l1_x_cpdata_send_np"/>
<input name="l2_x_cpdata_send_np"/>
<input name="l3_x_cpdata_send_np"/>
<input name="l0_x_cpdata_out_np"/>
<input name="l1_x_cpdata_out_np"/>
<input name="l2_x_cpdata_out_np"/>
<input name="l3_x_cpdata_out_np"/>
<input name="vc_vru_cmdq_pop_np"/>
<input name="vc_vlu_cmdq_pop_np"/>
<input name="va_vlu_idle_np"/>
<input name="vc_vsu_cmdq_pop_np"/>
<input name="va_vsu_idle_np"/>
<input name="c_base_cmd_np"/>
<input name="c_vmu_cmd_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="vtu_mem_req_stop"/>
<input name="vc_vlu_cmd_np"/>
<input name="vc_vlu_cmd_valid_np"/>
<input name="l0_va_vluseg_active_np"/>
<input name="l1_va_vluseg_active_np"/>
<input name="l2_va_vluseg_active_np"/>
<input name="l3_va_vluseg_active_np"/>
<input name="l0_va_vluseg_inactive_or_done_np"/>
<input name="l1_va_vluseg_inactive_or_done_np"/>
<input name="l2_va_vluseg_inactive_or_done_np"/>
<input name="l3_va_vluseg_inactive_or_done_np"/>
<input name="l0_vldq_full_np"/>
<input name="l1_vldq_full_np"/>
<input name="l2_vldq_full_np"/>
<input name="l3_vldq_full_np"/>
<input name="m0_vlu_grant"/>
<input name="m2_l0_load_data_valid"/>
<input name="m2_l1_load_data_valid"/>
<input name="m2_l2_load_data_valid"/>
<input name="m2_l3_load_data_valid"/>
<input name="m2_l0_load_data_vmu"/>
<input name="m2_l1_load_data_vmu"/>
<input name="m2_l2_load_data_vmu"/>
<input name="m2_l3_load_data_vmu"/>
<input name="m2_l0_load_data_tag"/>
<input name="m2_l1_load_data_tag"/>
<input name="m2_l2_load_data_tag"/>
<input name="m2_l3_load_data_tag"/>
<input name="clk"/>
<input name="reset"/>
<input name="vtu_mem_req_stop"/>
<input name="vc_vsu_cmd_np"/>
<input name="vc_vsu_cmd_valid_np"/>
<input name="l0_va_vsuseg_active_np"/>
<input name="l1_va_vsuseg_active_np"/>
<input name="l2_va_vsuseg_active_np"/>
<input name="l3_va_vsuseg_active_np"/>
<input name="l0_va_vsuseg_inactive_or_done_np"/>
<input name="l1_va_vsuseg_inactive_or_done_np"/>
<input name="l2_va_vsuseg_inactive_or_done_np"/>
<input name="l3_va_vsuseg_inactive_or_done_np"/>
<input name="m0_l0_vsd_req_ready_np"/>
<input name="m0_l1_vsd_req_ready_np"/>
<input name="m0_l2_vsd_req_ready_np"/>
<input name="m0_l3_vsd_req_ready_np"/>
<input name="m0_vsu_grant"/>
<input name="clk"/>
<input name="reset"/>
<input name="vru_enable"/>
<input name="vtu_mem_req_stop"/>
<input name="vc_vru_cmd_np"/>
<input name="vc_vru_cmd_valid_np"/>
<input name="vlu_done_np"/>
<input name="m0_vru_grant"/>
<output name="vtu_cmdq_full_np"/>
<output name="vtu_idle_np"/>
<output name="c_issue_vtu_iflanesready_np"/>
<output name="c_lanes_vtu_cmd_valid_np"/>
<output name="vc_vru_cmd_valid_np"/>
<output name="vc_vlu_cmd_valid_np"/>
<output name="vc_vsu_cmd_valid_np"/>
<output name="vtu_sync_done_np"/>
<output name="vtu_cpdata_valid_np"/>
<output name="vtu_cpdata_out_np"/>
<output name="vtu_base_cmdq_maybe_wen_np"/>
<output name="vtu_base_cmdq_latchram_wen_np"/>
<output name="vtu_base_cmdq_ff_wen_np"/>
<output name="vtu_base_cmdq_latchram_valid_np"/>
<output name="vtu_base_cmdq_ridx_dec_np"/>
<output name="vtu_base_cmdq_widx_dec_np"/>
<output name="vtu_vmu_cmdq_wen_np"/>
<output name="vtu_vmu_cmdq_ridx_dec_np"/>
<output name="vtu_vmu_cmdq_widx_dec_np"/>
<output name="vru_cmd_np"/>
<output name="vru_cmdq_wen_np"/>
<output name="vru_cmdq_ridx_dec_np"/>
<output name="vru_cmdq_widx_dec_np"/>
<output name="c_vlu_cmd_np"/>
<output name="c_vsu_cmd_np"/>
<output name="vlu_cmdq_wen_maybe_np"/>
<output name="vlu_cmdq_wen_np"/>
<output name="vlu_cmdq_ridx_dec_np"/>
<output name="vlu_cmdq_widx_dec_np"/>
<output name="vsu_cmdq_wen_maybe_np"/>
<output name="vsu_cmdq_wen_np"/>
<output name="vsu_cmdq_ridx_dec_np"/>
<output name="vsu_cmdq_widx_dec_np"/>
<output name="vlu_mem_idle"/>
<output name="vc_vlu_cmdq_pop_np"/>
<output name="va_vlu_idle_np"/>
<output name="vlu_done_np"/>
<output name="vc_vluseg_cmd_issue_np"/>
<output name="vc_vlu_cmd_issue_np"/>
<output name="l0_vc_vluseg_base_inv_np"/>
<output name="l1_vc_vluseg_base_inv_np"/>
<output name="l2_vc_vluseg_base_inv_np"/>
<output name="l3_vc_vluseg_base_inv_np"/>
<output name="vc_vlu_vl_np"/>
<output name="va_vluseg_stride_diff_np"/>
<output name="vc_vlucmd_n_np"/>
<output name="vc_vlucmd_u_np"/>
<output name="vc_vlucmd_lgwidth_np"/>
<output name="vc_vlucmd_c_np"/>
<output name="va_vlu_us_active_np"/>
<output name="va_vlu_us_tagtable_wen_np"/>
<output name="va_vlu_us_tagtable_idx_np"/>
<output name="l0_va_vlu_us_lane_issue_np"/>
<output name="l1_va_vlu_us_lane_issue_np"/>
<output name="l2_va_vlu_us_lane_issue_np"/>
<output name="l3_va_vlu_us_lane_issue_np"/>
<output name="m0_vlu_req"/>
<output name="m0_vlu_tag"/>
<output name="m0_vlu_signext"/>
<output name="m0_vlu_laneen"/>
<output name="m0_vlu_elg"/>
<output name="m0_vlu_rot"/>
<output name="m0_vlu_bank"/>
<output name="m0_vlu_qw"/>
<output name="m0_vlu_shared"/>
<output name="m01_vlu_addr_top_pn"/>
<output name="vsu_mem_idle"/>
<output name="vc_vsu_cmdq_pop_np"/>
<output name="va_vsu_idle_np"/>
<output name="vc_vsuseg_cmd_issue_np"/>
<output name="vc_vsu_cmd_issue_np"/>
<output name="l0_vc_vsuseg_base_inv_np"/>
<output name="l1_vc_vsuseg_base_inv_np"/>
<output name="l2_vc_vsuseg_base_inv_np"/>
<output name="l3_vc_vsuseg_base_inv_np"/>
<output name="vc_vsu_vl_np"/>
<output name="va_vsuseg_stride_diff_np"/>
<output name="vc_vsucmd_n_np"/>
<output name="vc_vsucmd_lgwidth_np"/>
<output name="l0_va_vsu_us_lane_issue_np"/>
<output name="l1_va_vsu_us_lane_issue_np"/>
<output name="l2_va_vsu_us_lane_issue_np"/>
<output name="l3_va_vsu_us_lane_issue_np"/>
<output name="l0_va_vsu_us_addr_offset_np"/>
<output name="l1_va_vsu_us_addr_offset_np"/>
<output name="l2_va_vsu_us_addr_offset_np"/>
<output name="l3_va_vsu_us_addr_offset_np"/>
<output name="m0_l0_vsu_us_lane_req_stalled_np"/>
<output name="m0_l1_vsu_us_lane_req_stalled_np"/>
<output name="m0_l2_vsu_us_lane_req_stalled_np"/>
<output name="m0_l3_vsu_us_lane_req_stalled_np"/>
<output name="m0_vsu_req"/>
<output name="m0_vsu_bank"/>
<output name="m0_vsu_qw"/>
<output name="m0_vsu_laneen"/>
<output name="m01_vsu_addr_top_pn"/>
<output name="vru_mem_idle"/>
<output name="vc_vru_cmdq_pop_np"/>
<output name="m0_vru_req"/>
<output name="m0_vru_bank"/>
<output name="m01_vru_addr_top_pn"/>
<instance name="ctrlFastOutQueue"/>
<instance name="ctrlQueue"/>
<instance name="ctrlQueue"/>
<instance name="ctrlQueue"/>
<instance name="ctrlQueue"/>
<instance name="ctrlReorderQueue"/>
<instance name="ctrlMux2"/>
<instance name="ctrlMux2"/>
<instance name="ctrlSkidBuf"/>
<instance name="ctrlMux2"/>
<instance name="ctrlSkidBuf"/>
<instance name="ctrlQueue_p"/>
<instance name="ctrlMux2"/>
<instance name="ctrlMux2"/>
<instance name="ctrlMux2"/>
<instance name="ctrlSkidBuf"/>
<complexity cyclo1="80" cyclo2="80" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="79" />
<volume nNodes="941" nStmts="22" nExprs="196" nInputs="82" nOutputs="101" nParams="0" nAlwaysClocks="7" nBAssign="4" nNBAssign="48" nWAssign="265" nOther="399" />
</block>
<block name="ctrlXVPStartStopQ">
<input name="clk"/>
<input name="reset"/>
<input name="l0_lastvp_in_send_np"/>
<input name="l1_lastvp_in_send_np"/>
<input name="l2_lastvp_in_send_np"/>
<input name="l3_lastvp_in_send_np"/>
<input name="l0_lastvp_lane_np"/>
<input name="l1_lastvp_lane_np"/>
<input name="l2_lastvp_lane_np"/>
<input name="l3_lastvp_lane_np"/>
<input name="l0_change_lastvp_lane_np"/>
<input name="l1_change_lastvp_lane_np"/>
<input name="l2_change_lastvp_lane_np"/>
<input name="l3_change_lastvp_lane_np"/>
<input name="l0_in_recv_np"/>
<input name="l0_in_recv_vp0_np"/>
<input name="l3_in_send_np"/>
<input name="vp0q_valid_np"/>
<input name="vp0q_full_np"/>
<output name="l0_lastvp_out_recv_np"/>
<output name="l1_lastvp_out_recv_np"/>
<output name="l2_lastvp_out_recv_np"/>
<output name="l3_lastvp_out_recv_np"/>
<output name="l0_change_lastvp_lane_ack_np"/>
<output name="l1_change_lastvp_lane_ack_np"/>
<output name="l2_change_lastvp_lane_ack_np"/>
<output name="l3_change_lastvp_lane_ack_np"/>
<output name="l0_out_send_np"/>
<output name="l3_out_recv_np"/>
<output name="vp0q_pop_np"/>
<output name="vp0q_push_np"/>
<output name="lastvp_lane_pn"/>
<output name="l0_in_recv_vp0_pn"/>
<complexity cyclo1="10" cyclo2="10" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="9" />
<volume nNodes="62" nStmts="3" nExprs="3" nInputs="19" nOutputs="14" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="3" nWAssign="14" nOther="38" />
</block>
<block name="dpClusterALU">
<input name="clk"/>
<input name="dx_wbsel_c_pn"/>
<input name="dx_wbsel_vl_pn"/>
<input name="xport_in_data_c0_np"/>
<input name="xport_in_data_c1_np"/>
<input name="xport_in_data_c2_np"/>
<input name="xport_in_data_c3_np"/>
<input name="xport_in_data_vl_np"/>
<input name="recvq_early_wen_np"/>
<input name="clk"/>
<input name="d_reg0_np"/>
<input name="d_reg1_np"/>
<input name="d_rfen_src0_np"/>
<input name="d_rfen_src1_np"/>
<input name="dx_imm_pn"/>
<input name="x_alufn_np"/>
<input name="x_p_np"/>
<input name="dx_cr0sel_pn"/>
<input name="dx_cr1sel_pn"/>
<input name="d_cr0en_np"/>
<input name="d_cr1en_np"/>
<input name="dx_wb_data_pn"/>
<input name="prevvp_in_data_pn"/>
<input name="xportdq_ridx_dec_np"/>
<input name="xportdq_widx_dec_np"/>
<input name="xportdq_wen_np"/>
<input name="xportdq_wen_pn"/>
<input name="xvpq_ridx_dec_np"/>
<input name="xvpq_widx_dec_np"/>
<input name="xvpq_wen_np"/>
<input name="xvpq_wen_pn"/>
<input name="xvpq_empty_np"/>
<input name="x_nextvp_en_np"/>
<input name="x_result_en_np"/>
<input name="xw_rfen_dst_maybe_pn"/>
<input name="xw_reg_pn"/>
<input name="d_sdcen_np"/>
<input name="x_sdcen_np"/>
<input name="x_sden_np"/>
<input name="xw_sdsel_pn"/>
<input name="w_sb_np"/>
<input name="w_sb_or_sh_np"/>
<input name="clk"/>
<input name="dx_wbsel_c_pn"/>
<input name="dx_wbsel_vl_pn"/>
<input name="recvq_early_wen_np"/>
<input name="xport_in_data_c0_np"/>
<input name="xport_in_data_c1_np"/>
<input name="xport_in_data_c2_np"/>
<input name="xport_in_data_c3_np"/>
<input name="xport_in_data_vl_np"/>
<input name="clk"/>
<input name="d_cr0en_np"/>
<input name="d_cr1en_np"/>
<input name="d_reg0_np"/>
<input name="d_reg1_np"/>
<input name="d_rfen_src0_np"/>
<input name="d_rfen_src1_np"/>
<input name="dx_cr0sel_pn"/>
<input name="dx_cr1sel_pn"/>
<input name="dx_imm_pn"/>
<input name="dx_wbsel_c_pn"/>
<input name="dx_wbsel_vl_pn"/>
<input name="prevvp_in_data_pn"/>
<input name="recvq_early_wen_np"/>
<input name="x_alufn_np"/>
<input name="x_nextvp_en_np"/>
<input name="x_p_np"/>
<input name="x_result_en_np"/>
<input name="xport_in_data_c0_np"/>
<input name="xport_in_data_c1_np"/>
<input name="xport_in_data_c2_np"/>
<input name="xport_in_data_c3_np"/>
<input name="xport_in_data_vl_np"/>
<input name="xportdq_ridx_dec_np"/>
<input name="xportdq_wen_np"/>
<input name="xportdq_wen_pn"/>
<input name="xportdq_widx_dec_np"/>
<input name="xvpq_empty_np"/>
<input name="xvpq_ridx_dec_np"/>
<input name="xvpq_wen_np"/>
<input name="xvpq_wen_pn"/>
<input name="xvpq_widx_dec_np"/>
<input name="xw_rfen_dst_maybe_pn"/>
<input name="saq_ridx_dec_np"/>
<input name="saq_widx_dec_np"/>
<input name="saq_wen_np"/>
<input name="ldq_ridx_dec_np"/>
<input name="m2_vpload_data_idx_dec_np"/>
<input name="m2_vpload_data_valid_np"/>
<input name="m23_load_data_pn"/>
<input name="w_xport_sel_ldq_np"/>
<input name="clk"/>
<input name="d_cr0en_np"/>
<input name="d_cr1en_np"/>
<input name="d_reg0_np"/>
<input name="d_reg1_np"/>
<input name="d_rfen_src0_np"/>
<input name="d_rfen_src1_np"/>
<input name="dx_cr0sel_pn"/>
<input name="dx_cr1sel_pn"/>
<input name="dx_imm_pn"/>
<input name="dx_wbsel_c_pn"/>
<input name="dx_wbsel_vl_pn"/>
<input name="prevvp_in_data_pn"/>
<input name="recvq_early_wen_np"/>
<input name="x_alufn_np"/>
<input name="x_nextvp_en_np"/>
<input name="x_p_np"/>
<input name="x_result_en_np"/>
<input name="xport_in_data_c0_np"/>
<input name="xport_in_data_c1_np"/>
<input name="xport_in_data_c2_np"/>
<input name="xport_in_data_c3_np"/>
<input name="xport_in_data_vl_np"/>
<input name="xportdq_ridx_dec_np"/>
<input name="xportdq_wen_np"/>
<input name="xportdq_wen_pn"/>
<input name="xportdq_widx_dec_np"/>
<input name="xvpq_empty_np"/>
<input name="xvpq_ridx_dec_np"/>
<input name="xvpq_wen_np"/>
<input name="xvpq_wen_pn"/>
<input name="xvpq_widx_dec_np"/>
<input name="xw_rfen_dst_maybe_pn"/>
<input name="x_threadfetch_en_np"/>
<input name="clk"/>
<input name="d_cr0en_np"/>
<input name="d_cr1en_np"/>
<input name="d_reg0_np"/>
<input name="d_reg1_np"/>
<input name="d_rfen_src0_np"/>
<input name="d_rfen_src1_np"/>
<input name="dx_cr0sel_pn"/>
<input name="dx_cr1sel_pn"/>
<input name="dx_imm_pn"/>
<input name="dx_wbsel_c_pn"/>
<input name="dx_wbsel_vl_pn"/>
<input name="prevvp_in_data_pn"/>
<input name="recvq_early_wen_np"/>
<input name="x_alufn_np"/>
<input name="x_nextvp_en_np"/>
<input name="x_p_np"/>
<input name="x_result_en_np"/>
<input name="xport_in_data_c0_np"/>
<input name="xport_in_data_c1_np"/>
<input name="xport_in_data_c2_np"/>
<input name="xport_in_data_c3_np"/>
<input name="xport_in_data_vl_np"/>
<input name="xportdq_ridx_dec_np"/>
<input name="xportdq_wen_np"/>
<input name="xportdq_wen_pn"/>
<input name="xportdq_widx_dec_np"/>
<input name="xvpq_empty_np"/>
<input name="xvpq_ridx_dec_np"/>
<input name="xvpq_wen_np"/>
<input name="xvpq_wen_pn"/>
<input name="xvpq_widx_dec_np"/>
<input name="xw_rfen_dst_maybe_pn"/>
<input name="x_mulh_alive_np"/>
<input name="x_multdiv_alive_np"/>
<input name="mulh_xportdq_ridx_dec_np"/>
<input name="mulh_xportdq_widx_dec_np"/>
<input name="mulh_xportdq_wen_np"/>
<input name="multdiv_xportdq_wen_np"/>
<input name="xport_sel_np"/>
<input name="mulh_data_np"/>
<input name="multdiv_data_np"/>
<input name="clk"/>
<input name="d_cr0en_np"/>
<input name="d_cr1en_np"/>
<input name="d_reg0_np"/>
<input name="d_reg1_np"/>
<input name="d_rfen_src0_np"/>
<input name="d_rfen_src1_np"/>
<input name="dx_cr0sel_pn"/>
<input name="dx_cr1sel_pn"/>
<input name="dx_imm_pn"/>
<input name="dx_wbsel_c_pn"/>
<input name="dx_wbsel_vl_pn"/>
<input name="prevvp_in_data_pn"/>
<input name="recvq_early_wen_np"/>
<input name="x_alufn_np"/>
<input name="x_nextvp_en_np"/>
<input name="x_p_np"/>
<input name="x_result_en_np"/>
<input name="xport_in_data_c0_np"/>
<input name="xport_in_data_c1_np"/>
<input name="xport_in_data_c2_np"/>
<input name="xport_in_data_c3_np"/>
<input name="xport_in_data_vl_np"/>
<input name="xportdq_ridx_dec_np"/>
<input name="xportdq_wen_np"/>
<input name="xportdq_wen_pn"/>
<input name="xportdq_widx_dec_np"/>
<input name="xvpq_empty_np"/>
<input name="xvpq_ridx_dec_np"/>
<input name="xvpq_wen_np"/>
<input name="xvpq_wen_pn"/>
<input name="xvpq_widx_dec_np"/>
<input name="xw_rfen_dst_maybe_pn"/>
<input name="clk"/>
<input name="i_newexecdv_np"/>
<input name="edq_ridx_dec_np"/>
<input name="edq_widx_dec_np"/>
<input name="i_newexecdv_valid_maybe_np"/>
<input name="edq_wen_np"/>
<input name="edq_empty_np"/>
<input name="clk"/>
<input name="i_newexecdv_np"/>
<input name="edq_ridx_dec_np"/>
<input name="edq_widx_dec_np"/>
<input name="i_newexecdv_valid_maybe_np"/>
<input name="edq_wen_np"/>
<input name="edq_empty_np"/>
<input name="a"/>
<input name="b"/>
<input name="p"/>
<input name="fn"/>
<output name="dx_wb_data_pn"/>
<output name="x_cr0_np"/>
<output name="x_cr1_np"/>
<output name="x_result_np"/>
<output name="x_result0_np"/>
<output name="xw_result_rf_pn"/>
<output name="xport_out_data_base_np"/>
<output name="nextvp_out_data_pn"/>
<output name="dx_wb_data_pn"/>
<output name="m1_store_data_np"/>
<output name="x_result0_np"/>
<output name="xw_result_rf_pn"/>
<output name="dx_wb_data_pn"/>
<output name="xport_out_data_np"/>
<output name="nextvp_out_data_pn"/>
<output name="x_result0_np"/>
<output name="xw_result_rf_pn"/>
<output name="dx_wb_data_pn"/>
<output name="xport_out_data_np"/>
<output name="nextvp_out_data_pn"/>
<output name="m0_vpload_addr_top_np"/>
<output name="m0_vpstore_addr_top_np"/>
<output name="m0_vpstore_addr_offset_np"/>
<output name="m0_vpstore_addr_bank_np"/>
<output name="m0_vpstore_addr_qw_np"/>
<output name="xw_vpstore_addr_pn"/>
<output name="x_cr0_lowbits_np"/>
<output name="x_cr1_lowbits_np"/>
<output name="x_cr0_np"/>
<output name="x_result0_np"/>
<output name="xw_result_rf_pn"/>
<output name="dx_wb_data_pn"/>
<output name="xport_out_data_np"/>
<output name="nextvp_out_data_pn"/>
<output name="x_threadfetch_addr_np"/>
<output name="x_result0_np"/>
<output name="xw_result_rf_pn"/>
<output name="dx_wb_data_pn"/>
<output name="xport_out_data_np"/>
<output name="nextvp_out_data_pn"/>
<output name="x_cr0_mulh_inv_np"/>
<output name="x_cr1_mulh_inv_np"/>
<output name="x_cr0_multdiv_np"/>
<output name="x_cr1_multdiv_np"/>
<output name="i_execdv_np"/>
<output name="i_execdv_np"/>
<output name="result"/>
<output name="result0"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpMux4"/>
<instance name="dpMux2"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpMux4"/>
<instance name="dpMux5"/>
<instance name="dpLatch_h_en"/>
<instance name="dpLatch_h_en"/>
<instance name="dpClusterALU"/>
<instance name="dpLatch_l_en"/>
<instance name="dpDataGate"/>
<instance name="dpDataGate"/>
<instance name="dpDataGate"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpMux2"/>
<instance name="dpLatch_l_en"/>
<instance name="dpBaseWriteback"/>
<instance name="dpLatch_h_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpMux2"/>
<instance name="dpLatch_h_en"/>
<instance name="dpMux2"/>
<instance name="dpMux2"/>
<instance name="dpMux2"/>
<instance name="dpMux2"/>
<instance name="dpBaseWriteback"/>
<instance name="dpBaseCluster"/>
<instance name="dpBaseWriteback"/>
<instance name="dpBaseCluster"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpMux2"/>
<instance name="dpBaseWriteback"/>
<instance name="dpBaseCluster"/>
<instance name="dpDataGate"/>
<instance name="dpBaseWriteback"/>
<instance name="dpBaseCluster"/>
<instance name="dpDataGateHighInv"/>
<instance name="dpDataGateHighInv"/>
<instance name="dpDataGate"/>
<instance name="dpDataGate"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpPFF_en"/>
<instance name="dpMux3"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpMux2"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpMux2"/>
<complexity cyclo1="23" cyclo2="8" nCaseStmts="1" nCaseItems="16" nLoops="0" nIfStmts="6" />
<volume nNodes="1306" nStmts="1" nExprs="465" nInputs="219" nOutputs="48" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="16" nWAssign="22" nOther="802" />
</block>
<block name="dpFillDataSD">
<input name="clk"/>
<input name="m2_vtui_load_data"/>
<input name="fillldq_ridx_dec_np"/>
<input name="fillldq_widx_dec_np"/>
<input name="m2_vtui_load_data_valid"/>
<input name="fillldq_wen_np"/>
<input name="clk"/>
<input name="m2_vtui_load_data"/>
<input name="fillldq_ridx_dec_np"/>
<input name="fillldq_widx_dec_np"/>
<input name="m2_vtui_load_data_valid"/>
<input name="fillldq_wen_np"/>
<input name="clk"/>
<input name="fd1_uopb0_dec_np"/>
<input name="fd1_uopb1_dec_np"/>
<input name="fd1_uopb2_dec_np"/>
<input name="fd1_cluster_uopb01_mux_sel0_np"/>
<input name="fd1_cluster_uopb_mux_sel01_np"/>
<input name="cluster_uopb_buf_valid_np"/>
<input name="cluster_uopb_buf_en_np"/>
<input name="cluster_fill_uopb_en_np"/>
<input name="clk"/>
<input name="fd1_uopb0_dec_np"/>
<input name="fd1_uopb1_dec_np"/>
<input name="fd1_uopb2_dec_np"/>
<input name="fd1_cluster_uopb01_mux_sel0_np"/>
<input name="fd1_cluster_uopb_mux_sel01_np"/>
<input name="cluster_uopb_buf_valid_np"/>
<input name="cluster_uopb_buf_en_np"/>
<input name="cluster_fill_uopb_en_np"/>
<input name="clk"/>
<input name="fd1_uopb0_dec_np"/>
<input name="fd1_uopb1_dec_np"/>
<input name="fd1_uopb2_dec_np"/>
<input name="fd1_cluster_uopb01_mux_sel0_np"/>
<input name="fd1_cluster_uopb_mux_sel01_np"/>
<input name="cluster_uopb_buf_valid_np"/>
<input name="cluster_uopb_buf_en_np"/>
<input name="cluster_fill_uopb_en_np"/>
<output name="fd1_vtui_load_data_np"/>
<output name="fd1_vtui_load_data_np"/>
<output name="cluster_fill_uopb_np"/>
<output name="cluster_fill_uopb_np"/>
<output name="cluster_fill_uopb_np"/>
<param name="W"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpMux2"/>
<instance name="dpMux2"/>
<instance name="dpPFF_en"/>
<instance name="dpMux2"/>
<instance name="dpPFF_en"/>
<instance name="dpFillData"/>
<instance name="dpFillData"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="206" nStmts="0" nExprs="73" nInputs="39" nOutputs="5" nParams="1" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="133" />
</block>
<block name="dpLaneCMU">
<input name="clk"/>
<input name="c_cmd_addr_np"/>
<input name="c_cmd_en_np"/>
<input name="c_threadfetch_addr_p"/>
<input name="c_threadfetch_en_np"/>
<input name="t_threadfetch_active_np"/>
<input name="fa1_initial_miss_np"/>
<input name="ti_tags_wen_pn"/>
<input name="ti_tags_widx_dec_pn"/>
<output name="fa1_miss_addr_pn"/>
<output name="t_tags_match_np"/>
<instance name="dpPFF_en"/>
<instance name="dpPFF_en"/>
<instance name="dpMux2"/>
<instance name="dpLatch_l_en"/>
<instance name="dpCAM"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="74" nStmts="0" nExprs="28" nInputs="9" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="45" />
</block>
<block name="dpLaneVMU">
<input name="clk"/>
<input name="m0_vpload_addr_top_np"/>
<input name="m0_vpstore_addr_top_np"/>
<input name="va_vluseg_stride_diff_np"/>
<input name="vc_vluseg_base_inv_np"/>
<input name="va_vluseg_bytes_np"/>
<input name="va_vluseg_segdone_np"/>
<input name="va_vluseg_inactive_or_done_np"/>
<input name="va_vluseg_addr_en_np"/>
<input name="va_vsuseg_stride_diff_np"/>
<input name="vc_vsuseg_base_inv_np"/>
<input name="va_vsuseg_bytes_np"/>
<input name="va_vsuseg_segdone_np"/>
<input name="va_vsuseg_inactive_or_done_np"/>
<input name="va_vsuseg_addr_en_np"/>
<input name="m0_lane_addr_sel_np"/>
<input name="m0_lane_addr_en_np"/>
<input name="vldq_ridx_dec_np"/>
<input name="m2_vlu_data_valid_np"/>
<input name="m2_vldq_idx_dec_np"/>
<input name="m23_load_data_pn"/>
<output name="va_vluseg_addr_offset_np"/>
<output name="va_vsuseg_addr_offset_np"/>
<output name="va_vluseg_addr_bank_np"/>
<output name="va_vsuseg_addr_bank_np"/>
<output name="va_vluseg_addr_qw_np"/>
<output name="va_vsuseg_addr_qw_np"/>
<output name="m01_lane_addr_top_pn"/>
<output name="vl_xport_data_np"/>
<instance name="dpAdder"/>
<instance name="dpMux2"/>
<instance name="dpAdder_32_5"/>
<instance name="dpMux2"/>
<instance name="dpPFF_en"/>
<instance name="dpAdder"/>
<instance name="dpMux2"/>
<instance name="dpAdder_32_3"/>
<instance name="dpMux2"/>
<instance name="dpPFF_en"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpMux4"/>
<instance name="dpLatch_l_en"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="179" nStmts="0" nExprs="64" nInputs="21" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="107" />
</block>
<block name="dpVSUCmdQ">
<input name="clk"/>
<input name="vtu_base_cmdq_maybe_wen_np"/>
<input name="vtu_base_cmdq_latchram_wen_np"/>
<input name="vtu_base_cmdq_ff_wen_np"/>
<input name="vtu_base_cmdq_latchram_valid_np"/>
<input name="vtu_base_cmdq_ridx_dec_np"/>
<input name="vtu_base_cmdq_widx_dec_np"/>
<input name="vtu_base_cmd_np"/>
<input name="clk"/>
<input name="vtu_vmu_cmdq_wen_np"/>
<input name="vtu_vmu_cmdq_ridx_dec_np"/>
<input name="vtu_vmu_cmdq_widx_dec_np"/>
<input name="vtu_vmu_cmd_np"/>
<input name="clk"/>
<input name="vru_cmdq_wen_np"/>
<input name="vru_cmdq_ridx_dec_np"/>
<input name="vru_cmdq_widx_dec_np"/>
<input name="vru_cmd_np"/>
<input name="clk"/>
<input name="vlu_cmdq_wen_maybe_np"/>
<input name="vlu_cmdq_wen_np"/>
<input name="vlu_cmdq_ridx_dec_np"/>
<input name="vlu_cmdq_widx_dec_np"/>
<input name="c_vlu_cmd_np"/>
<input name="clk"/>
<input name="vsu_cmdq_wen_maybe_np"/>
<input name="vsu_cmdq_wen_np"/>
<input name="vsu_cmdq_ridx_dec_np"/>
<input name="vsu_cmdq_widx_dec_np"/>
<input name="c_vsu_cmd_np"/>
<output name="c_base_cmd_np"/>
<output name="c_vmu_cmd_np"/>
<output name="vc_vru_cmd_np"/>
<output name="vc_vlu_cmd_np"/>
<output name="vc_vsu_cmd_np"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpMux2"/>
<instance name="dpPFF_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatchRAM_h"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="202" nStmts="0" nExprs="75" nInputs="30" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="127" />
</block>
<block name="dpXVPStartStopQ">
<input name="clk"/>
<input name="l0_in_data_pn"/>
<input name="l1_in_data_pn"/>
<input name="l2_in_data_pn"/>
<input name="l3_in_data_pn"/>
<input name="lastvp_lane_pn"/>
<input name="l0_in_recv_vp0_pn"/>
<input name="vp0q_ridx_dec_np"/>
<input name="vp0q_widx_dec_np"/>
<input name="vp0q_wen_np"/>
<input name="vp0q_valid_np"/>
<output name="l0_out_data_pn"/>
<instance name="dpMux4"/>
<instance name="dpLatchRAM_h"/>
<instance name="dpLatch_l_en"/>
<instance name="dpMux2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="67" nStmts="0" nExprs="25" nInputs="11" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="42" />
</block>
<block name="mClusterSD">
<input name="clk"/>
<input name="reset"/>
<input name="lane_num"/>
<input name="fill_uopb_np"/>
<input name="local_fill_en_np"/>
<input name="fill_idx_np"/>
<input name="fill_first_np"/>
<input name="i_newexecdv_np"/>
<input name="i_newexecdv_valid_maybe_np"/>
<input name="i_newexecdv_valid_np"/>
<input name="xport_in_data_c0_np"/>
<input name="xport_in_data_c1_np"/>
<input name="xport_in_data_c2_np"/>
<input name="xport_in_data_c3_np"/>
<input name="xport_in_data_vl_np"/>
<input name="xport_in_recv_np"/>
<input name="xport_in_send_np"/>
<input name="xport_in_send_maybe_np"/>
<input name="xport_in_kill_np"/>
<input name="nextvp_in_recv_np"/>
<input name="prevvp_in_send_np"/>
<input name="lastvp_in_recv_np"/>
<input name="change_lastvp_lane_ack_np"/>
<input name="prevvp_in_data_pn"/>
<input name="clk"/>
<input name="reset"/>
<input name="lane_num"/>
<input name="vtu_mem_req_stop"/>
<input name="fill_uopb_np"/>
<input name="local_fill_en_np"/>
<input name="fill_idx_np"/>
<input name="fill_first_np"/>
<input name="i_newexecdv_np"/>
<input name="i_newexecdv_valid_maybe_np"/>
<input name="i_newexecdv_valid_np"/>
<input name="xport_in_data_c0_np"/>
<input name="xport_in_data_c1_np"/>
<input name="xport_in_data_c2_np"/>
<input name="xport_in_data_c3_np"/>
<input name="xport_in_data_vl_np"/>
<input name="xport_in_recv_np"/>
<input name="xport_in_send_np"/>
<input name="xport_in_send_maybe_np"/>
<input name="xport_in_kill_np"/>
<input name="nextvp_in_recv_np"/>
<input name="prevvp_in_send_np"/>
<input name="lastvp_in_recv_np"/>
<input name="change_lastvp_lane_ack_np"/>
<input name="prevvp_in_data_pn"/>
<input name="d_sd_unlock_ready_np"/>
<input name="m23_load_data_pn"/>
<input name="m2_vpload_data_valid_np"/>
<input name="m2_vpload_data_tag_np"/>
<input name="m0_saq_pop_np"/>
<input name="m0_vpload_req_ack_np"/>
<input name="t_cpdata_in_np"/>
<input name="t_cpdataq_maybe_push_np"/>
<input name="t_cpdataq_push_np"/>
<input name="clk"/>
<input name="reset"/>
<input name="lane_num"/>
<input name="fill_uopb_np"/>
<input name="local_fill_en_np"/>
<input name="fill_idx_np"/>
<input name="fill_first_np"/>
<input name="i_newexecdv_np"/>
<input name="i_newexecdv_valid_maybe_np"/>
<input name="i_newexecdv_valid_np"/>
<input name="xport_in_data_c0_np"/>
<input name="xport_in_data_c1_np"/>
<input name="xport_in_data_c2_np"/>
<input name="xport_in_data_c3_np"/>
<input name="xport_in_data_vl_np"/>
<input name="xport_in_recv_np"/>
<input name="xport_in_send_np"/>
<input name="xport_in_send_maybe_np"/>
<input name="xport_in_kill_np"/>
<input name="nextvp_in_recv_np"/>
<input name="prevvp_in_send_np"/>
<input name="lastvp_in_recv_np"/>
<input name="change_lastvp_lane_ack_np"/>
<input name="prevvp_in_data_pn"/>
<input name="clk"/>
<input name="reset"/>
<input name="lane_num"/>
<input name="fill_uopb_np"/>
<input name="local_fill_en_np"/>
<input name="fill_idx_np"/>
<input name="fill_first_np"/>
<input name="i_newexecdv_np"/>
<input name="i_newexecdv_valid_maybe_np"/>
<input name="i_newexecdv_valid_np"/>
<input name="xport_in_data_c0_np"/>
<input name="xport_in_data_c1_np"/>
<input name="xport_in_data_c2_np"/>
<input name="xport_in_data_c3_np"/>
<input name="xport_in_data_vl_np"/>
<input name="xport_in_recv_np"/>
<input name="xport_in_send_np"/>
<input name="xport_in_send_maybe_np"/>
<input name="xport_in_kill_np"/>
<input name="nextvp_in_recv_np"/>
<input name="prevvp_in_send_np"/>
<input name="lastvp_in_recv_np"/>
<input name="change_lastvp_lane_ack_np"/>
<input name="prevvp_in_data_pn"/>
<input name="clk"/>
<input name="reset"/>
<input name="lane_num"/>
<input name="fill_uopb_np"/>
<input name="local_fill_en_np"/>
<input name="fill_idx_np"/>
<input name="fill_first_np"/>
<input name="i_newexecdv_np"/>
<input name="i_newexecdv_valid_maybe_np"/>
<input name="i_newexecdv_valid_np"/>
<input name="xport_in_data_c0_np"/>
<input name="xport_in_data_c1_np"/>
<input name="xport_in_data_c2_np"/>
<input name="xport_in_data_c3_np"/>
<input name="xport_in_data_vl_np"/>
<input name="xport_in_send_np"/>
<input name="xport_in_send_maybe_np"/>
<input name="xport_in_kill_np"/>
<input name="sd_kill_unlock_np"/>
<input name="m0_vpstore_addr_valid_np"/>
<input name="m0_vpstore_addr_offset_np"/>
<input name="m0_vpstore_req_ack_np"/>
<input name="m0_vsd_req_ack_np"/>
<output name="i_edq_full_np"/>
<output name="cluster_idle_np"/>
<output name="xport_out_data_np"/>
<output name="xport_out_kill_np"/>
<output name="xport_out_send_np"/>
<output name="xport_out_send_maybe_np"/>
<output name="xport_out_recv_np"/>
<output name="nextvp_out_send_np"/>
<output name="lastvp_out_send_np"/>
<output name="prevvp_out_recv_np"/>
<output name="xvpssq_out_recv_vp0_np"/>
<output name="nextvp_out_data_pn"/>
<output name="lastvp_lane_np"/>
<output name="change_lastvp_lane_np"/>
<output name="execdv_aibc_done_np"/>
<output name="execdv_aibc_done_idx_np"/>
<output name="i_edq_full_np"/>
<output name="cluster_idle_np"/>
<output name="c0_mem_idle"/>
<output name="xport_out_data_np"/>
<output name="xport_out_kill_np"/>
<output name="xport_out_send_np"/>
<output name="xport_out_send_maybe_np"/>
<output name="xport_out_recv_np"/>
<output name="sd_kill_unlock_np"/>
<output name="m0_vpload_req_valid_np"/>
<output name="m0_vpload_req_maybe_np"/>
<output name="m0_vpload_addr_top_np"/>
<output name="m0_vpload_addr_bank_np"/>
<output name="m0_vpload_addr_qw_np"/>
<output name="m0_vpload_tag_np"/>
<output name="m0_vpload_signext_np"/>
<output name="m0_vpload_elg_np"/>
<output name="m0_vpload_elm_np"/>
<output name="m0_vpload_lock_np"/>
<output name="m0_vpstore_addr_top_np"/>
<output name="m0_vpstore_addr_bank_np"/>
<output name="m0_vpstore_addr_qw_np"/>
<output name="m0_vpstore_addr_offset_np"/>
<output name="m0_vpstore_addr_valid_np"/>
<output name="nextvp_out_send_np"/>
<output name="lastvp_out_send_np"/>
<output name="prevvp_out_recv_np"/>
<output name="xvpssq_out_recv_vp0_np"/>
<output name="nextvp_out_data_pn"/>
<output name="lastvp_lane_np"/>
<output name="change_lastvp_lane_np"/>
<output name="execdv_aibc_done_np"/>
<output name="execdv_aibc_done_idx_np"/>
<output name="cpdataq_full_np"/>
<output name="x_cpdata_send_np"/>
<output name="x_cpdata_out_np"/>
<output name="i_edq_full_np"/>
<output name="cluster_idle_np"/>
<output name="xport_out_data_np"/>
<output name="xport_out_kill_np"/>
<output name="xport_out_send_np"/>
<output name="xport_out_send_maybe_np"/>
<output name="xport_out_recv_np"/>
<output name="nextvp_out_send_np"/>
<output name="lastvp_out_send_np"/>
<output name="prevvp_out_recv_np"/>
<output name="xvpssq_out_recv_vp0_np"/>
<output name="nextvp_out_data_pn"/>
<output name="lastvp_lane_np"/>
<output name="change_lastvp_lane_np"/>
<output name="execdv_aibc_done_np"/>
<output name="execdv_aibc_done_idx_np"/>
<output name="c1_exec_done_np"/>
<output name="c1_exec_done_idx_np"/>
<output name="x_threadfetch_en_np"/>
<output name="x_threadfetch_np"/>
<output name="i_edq_full_np"/>
<output name="cluster_idle_np"/>
<output name="xport_out_data_np"/>
<output name="xport_out_kill_np"/>
<output name="xport_out_send_np"/>
<output name="xport_out_send_maybe_np"/>
<output name="xport_out_recv_np"/>
<output name="nextvp_out_send_np"/>
<output name="lastvp_out_send_np"/>
<output name="prevvp_out_recv_np"/>
<output name="xvpssq_out_recv_vp0_np"/>
<output name="nextvp_out_data_pn"/>
<output name="lastvp_lane_np"/>
<output name="change_lastvp_lane_np"/>
<output name="execdv_aibc_done_np"/>
<output name="execdv_aibc_done_idx_np"/>
<output name="i_edq_full_np"/>
<output name="cluster_idle_np"/>
<output name="xport_out_recv_np"/>
<output name="d_sd_unlock_ready_np"/>
<output name="m0_vpstore_req_valid_np"/>
<output name="m0_vsd_req_valid_np"/>
<output name="m0_vsd_kill_np"/>
<output name="m0_vpstore_word_np"/>
<output name="m0_vpstore_byteen_np"/>
<output name="m1_store_data_np"/>
<output name="m0_saq_pop_np"/>
<output name="execdv_aibc_done_np"/>
<output name="execdv_aibc_done_idx_np"/>
<instance name="mRegfile"/>
<instance name="dpBasicCluster"/>
<instance name="ctrlClkGate"/>
<instance name="ctrlClkGate"/>
<instance name="ramAibRAM"/>
<instance name="ctrlAibCache"/>
<instance name="ctrlQueue"/>
<instance name="ctrlQueue"/>
<instance name="ctrlQueue"/>
<instance name="dpEDQ"/>
<instance name="ctrlEDSequencer"/>
<instance name="ctrlWriteback"/>
<instance name="ctrlBaseCluster"/>
<instance name="ctrlXport"/>
<instance name="mRegfile"/>
<instance name="dpCluster0"/>
<instance name="ctrlClkGate"/>
<instance name="ctrlClkGate"/>
<instance name="ramAibRAM"/>
<instance name="ctrlAibCache"/>
<instance name="ctrlQueue"/>
<instance name="ctrlQueue"/>
<instance name="ctrlQueue"/>
<instance name="ctrlReorderQueue"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlDecoder"/>
<instance name="ctrlQueue"/>
<instance name="dpEDQ"/>
<instance name="ctrlEDSequencer"/>
<instance name="ctrlWriteback"/>
<instance name="ctrlBaseCluster"/>
<instance name="ctrlCluster0"/>
<instance name="ctrlXport"/>
<instance name="ctrlDataGate"/>
<instance name="mRegfile"/>
<instance name="dpCluster1"/>
<instance name="ctrlClkGate"/>
<instance name="ctrlClkGate"/>
<instance name="ramAibRAM"/>
<instance name="ctrlAibCache"/>
<instance name="ctrlQueue"/>
<instance name="ctrlQueue"/>
<instance name="ctrlQueue"/>
<instance name="dpEDQ"/>
<instance name="ctrlEDSequencer"/>
<instance name="ctrlWriteback"/>
<instance name="ctrlBaseCluster"/>
<instance name="ctrlXport"/>
<instance name="ctrlCluster1"/>
<instance name="mRegfile"/>
<instance name="dpCluster3"/>
<instance name="ctrlMultiplier16"/>
<instance name="mMultDiv"/>
<instance name="ctrlClkGate"/>
<instance name="ctrlClkGate"/>
<instance name="ramAibRAM"/>
<instance name="ctrlAibCache"/>
<instance name="ctrlQueue"/>
<instance name="ctrlQueue"/>
<instance name="ctrlQueue"/>
<instance name="ctrlRegisterQueue"/>
<instance name="ctrlQueue"/>
<instance name="dpEDQ"/>
<instance name="ctrlEDSequencer"/>
<instance name="ctrlWriteback"/>
<instance name="ctrlBaseCluster"/>
<instance name="ctrlXport"/>
<instance name="ctrlCluster3"/>
<instance name="dpClusterSD"/>
<instance name="ramSDRegfile"/>
<instance name="ctrlClkGate"/>
<instance name="ctrlClkGate"/>
<instance name="ramSDAibRAM"/>
<instance name="ctrlAibCache"/>
<instance name="ctrlQueue"/>
<instance name="dpSDEDQ"/>
<instance name="ctrlEDSequencer"/>
<instance name="ctrlWriteback"/>
<instance name="ctrlClusterSD"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3745" nStmts="0" nExprs="1681" nInputs="129" nOutputs="101" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="69" nOther="1995" />
</block>
<block name="mFillUnit">
<input name="m2_vtui_load_data"/>
<input name="clk"/>
<input name="l0_fa0_miss_np"/>
<input name="l0_fa1_miss_addr_pn"/>
<input name="l0_stall_fill_np"/>
<input name="l0_vfsync_ready_np"/>
<input name="l1_fa0_miss_np"/>
<input name="l1_fa1_miss_addr_pn"/>
<input name="l1_stall_fill_np"/>
<input name="l1_vfsync_ready_np"/>
<input name="l2_fa0_miss_np"/>
<input name="l2_fa1_miss_addr_pn"/>
<input name="l2_stall_fill_np"/>
<input name="l2_vfsync_ready_np"/>
<input name="l3_fa0_miss_np"/>
<input name="l3_fa1_miss_addr_pn"/>
<input name="l3_stall_fill_np"/>
<input name="l3_vfsync_ready_np"/>
<input name="m0_vtui_grant"/>
<input name="m2_vtui_load_data_tag"/>
<input name="m2_vtui_load_data_valid"/>
<input name="reset"/>
<input name="vtu_mem_req_stop"/>
<output name="c0_fill_uopb_np"/>
<output name="c1_fill_uopb_np"/>
<output name="c2_fill_uopb_np"/>
<output name="c3_fill_uopb_np"/>
<output name="sd_fill_uopb_np"/>
<output name="vtui_mem_idle"/>
<output name="l0_c0_fill_en_maybe_np"/>
<output name="l0_c1_fill_en_maybe_np"/>
<output name="l0_c2_fill_en_maybe_np"/>
<output name="l0_c3_fill_en_maybe_np"/>
<output name="l0_fill_en_maybe_np"/>
<output name="l0_sd_fill_en_maybe_np"/>
<output name="l1_c0_fill_en_maybe_np"/>
<output name="l1_c1_fill_en_maybe_np"/>
<output name="l1_c2_fill_en_maybe_np"/>
<output name="l1_c3_fill_en_maybe_np"/>
<output name="l1_fill_en_maybe_np"/>
<output name="l1_sd_fill_en_maybe_np"/>
<output name="l2_c0_fill_en_maybe_np"/>
<output name="l2_c1_fill_en_maybe_np"/>
<output name="l2_c2_fill_en_maybe_np"/>
<output name="l2_c3_fill_en_maybe_np"/>
<output name="l2_fill_en_maybe_np"/>
<output name="l2_sd_fill_en_maybe_np"/>
<output name="l3_c0_fill_en_maybe_np"/>
<output name="l3_c1_fill_en_maybe_np"/>
<output name="l3_c2_fill_en_maybe_np"/>
<output name="l3_c3_fill_en_maybe_np"/>
<output name="l3_fill_en_maybe_np"/>
<output name="l3_sd_fill_en_maybe_np"/>
<output name="fill_c0_valid_np"/>
<output name="fill_c1_valid_np"/>
<output name="fill_c2_valid_np"/>
<output name="fill_c3_valid_np"/>
<output name="fill_first_np"/>
<output name="fill_has_fetch_np"/>
<output name="fill_last_np"/>
<output name="fill_sd_valid_np"/>
<output name="l0_c0_fill_en_np"/>
<output name="l0_c1_fill_en_np"/>
<output name="l0_c2_fill_en_np"/>
<output name="l0_c3_fill_en_np"/>
<output name="l0_fill_en_np"/>
<output name="l0_miss_ack_np"/>
<output name="l0_sd_fill_en_np"/>
<output name="l1_c0_fill_en_np"/>
<output name="l1_c1_fill_en_np"/>
<output name="l1_c2_fill_en_np"/>
<output name="l1_c3_fill_en_np"/>
<output name="l1_fill_en_np"/>
<output name="l1_miss_ack_np"/>
<output name="l1_sd_fill_en_np"/>
<output name="l2_c0_fill_en_np"/>
<output name="l2_c1_fill_en_np"/>
<output name="l2_c2_fill_en_np"/>
<output name="l2_c3_fill_en_np"/>
<output name="l2_fill_en_np"/>
<output name="l2_miss_ack_np"/>
<output name="l2_sd_fill_en_np"/>
<output name="l3_c0_fill_en_np"/>
<output name="l3_c1_fill_en_np"/>
<output name="l3_c2_fill_en_np"/>
<output name="l3_c3_fill_en_np"/>
<output name="l3_fill_en_np"/>
<output name="l3_miss_ack_np"/>
<output name="l3_sd_fill_en_np"/>
<output name="m01_vtui_addr_top_pn"/>
<output name="m0_vtui_bank"/>
<output name="m0_vtui_qw"/>
<output name="m0_vtui_tag"/>
<output name="m0_vtui_req"/>
<output name="vfsync_ack_np"/>
<instance name="ctrlFillUnit"/>
<instance name="dpFillLDQ_UOPB"/>
<instance name="dpFillLDQ_UOPB"/>
<instance name="dpFillLDQ_UOPB"/>
<instance name="dpFillLDQ_NONUOPB"/>
<instance name="dpFillDataCluster"/>
<instance name="dpFillDataCluster"/>
<instance name="dpFillDataCluster"/>
<instance name="dpFillDataCluster"/>
<instance name="dpFillDataSD"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="507" nStmts="0" nExprs="200" nInputs="23" nOutputs="72" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="306" />
</block>
<block name="mLane">
<input name="clk"/>
<input name="reset"/>
<input name="lane_num"/>
<input name="vtu_mem_req_stop"/>
<input name="miss_ack_np"/>
<input name="vfsync_ack_np"/>
<input name="fill_en_maybe_np"/>
<input name="fill_en_np"/>
<input name="fill_first_np"/>
<input name="fill_last_np"/>
<input name="fill_has_fetch_np"/>
<input name="fill_c0_valid_np"/>
<input name="fill_c1_valid_np"/>
<input name="fill_c2_valid_np"/>
<input name="fill_c3_valid_np"/>
<input name="fill_sd_valid_np"/>
<input name="c0_fill_uopb_np"/>
<input name="c0_fill_en_maybe_np"/>
<input name="c0_fill_en_np"/>
<input name="c1_fill_uopb_np"/>
<input name="c1_fill_en_maybe_np"/>
<input name="c1_fill_en_np"/>
<input name="c2_fill_uopb_np"/>
<input name="c2_fill_en_maybe_np"/>
<input name="c2_fill_en_np"/>
<input name="c3_fill_uopb_np"/>
<input name="c3_fill_en_maybe_np"/>
<input name="c3_fill_en_np"/>
<input name="sd_fill_uopb_np"/>
<input name="sd_fill_en_maybe_np"/>
<input name="sd_fill_en_np"/>
<input name="c_cmd_np"/>
<input name="c_issue_vtu_iflanesready_np"/>
<input name="c_lanes_vtu_cmd_valid_np"/>
<input name="lanes_ready_for_cmd_np"/>
<input name="c_vtu_cmd_valid_np"/>
<input name="c0_nextvp_in_recv_np"/>
<input name="c0_prevvp_in_send_np"/>
<input name="c1_nextvp_in_recv_np"/>
<input name="c1_prevvp_in_send_np"/>
<input name="c2_nextvp_in_recv_np"/>
<input name="c2_prevvp_in_send_np"/>
<input name="c3_nextvp_in_recv_np"/>
<input name="c3_prevvp_in_send_np"/>
<input name="c0_lastvp_in_recv_np"/>
<input name="c0_change_lastvp_lane_ack_np"/>
<input name="c1_lastvp_in_recv_np"/>
<input name="c1_change_lastvp_lane_ack_np"/>
<input name="c2_lastvp_in_recv_np"/>
<input name="c2_change_lastvp_lane_ack_np"/>
<input name="c3_lastvp_in_recv_np"/>
<input name="c3_change_lastvp_lane_ack_np"/>
<input name="c0_prevvp_in_data_pn"/>
<input name="c1_prevvp_in_data_pn"/>
<input name="c2_prevvp_in_data_pn"/>
<input name="c3_prevvp_in_data_pn"/>
<input name="vc_vluseg_cmd_issue_np"/>
<input name="vc_vlu_cmd_issue_np"/>
<input name="vc_vlu_vl_np"/>
<input name="vc_vlucmd_n_np"/>
<input name="vc_vlucmd_u_np"/>
<input name="vc_vlucmd_lgwidth_np"/>
<input name="vc_vlucmd_c_np"/>
<input name="va_vlu_us_active_np"/>
<input name="va_vlu_us_tagtable_wen_np"/>
<input name="va_vlu_us_tagtable_idx_np"/>
<input name="va_vlu_us_lane_issue_np"/>
<input name="vc_vluseg_base_inv_np"/>
<input name="va_vluseg_stride_diff_np"/>
<input name="vc_vsuseg_cmd_issue_np"/>
<input name="vc_vsu_cmd_issue_np"/>
<input name="vc_vsu_vl_np"/>
<input name="vc_vsucmd_n_np"/>
<input name="vc_vsucmd_lgwidth_np"/>
<input name="vc_vsuseg_base_inv_np"/>
<input name="va_vsuseg_stride_diff_np"/>
<input name="m0_vsu_us_lane_req_stalled_np"/>
<input name="va_vsu_us_lane_issue_np"/>
<input name="va_vsu_us_addr_offset_np"/>
<input name="m0_lane_grant_np"/>
<input name="m2_load_data_valid_np"/>
<input name="m2_load_data_vmu_np"/>
<input name="m2_load_data_vluseg_np"/>
<input name="m2_load_data_tag_np"/>
<input name="m23_load_data_pn"/>
<output name="ready_for_cmd_np"/>
<output name="lane_idle_np"/>
<output name="lane_mem_idle"/>
<output name="fa0_miss_np"/>
<output name="fa1_miss_addr_pn"/>
<output name="vfsync_ready_np"/>
<output name="stall_fill_np"/>
<output name="c0_nextvp_out_send_np"/>
<output name="c0_lastvp_out_send_np"/>
<output name="c0_prevvp_out_recv_np"/>
<output name="c1_nextvp_out_send_np"/>
<output name="c1_lastvp_out_send_np"/>
<output name="c1_prevvp_out_recv_np"/>
<output name="c2_nextvp_out_send_np"/>
<output name="c2_lastvp_out_send_np"/>
<output name="c2_prevvp_out_recv_np"/>
<output name="c3_nextvp_out_send_np"/>
<output name="c3_lastvp_out_send_np"/>
<output name="c3_prevvp_out_recv_np"/>
<output name="c0_xvpssq_out_recv_vp0_np"/>
<output name="c1_xvpssq_out_recv_vp0_np"/>
<output name="c2_xvpssq_out_recv_vp0_np"/>
<output name="c3_xvpssq_out_recv_vp0_np"/>
<output name="c0_nextvp_out_data_pn"/>
<output name="c1_nextvp_out_data_pn"/>
<output name="c2_nextvp_out_data_pn"/>
<output name="c3_nextvp_out_data_pn"/>
<output name="c0_lastvp_lane_np"/>
<output name="c0_change_lastvp_lane_np"/>
<output name="c1_lastvp_lane_np"/>
<output name="c1_change_lastvp_lane_np"/>
<output name="c2_lastvp_lane_np"/>
<output name="c2_change_lastvp_lane_np"/>
<output name="c3_lastvp_lane_np"/>
<output name="c3_change_lastvp_lane_np"/>
<output name="va_vluseg_active_np"/>
<output name="va_vluseg_inactive_or_done_np"/>
<output name="vldq_full_np"/>
<output name="m0_vsd_req_ready_np"/>
<output name="va_vsuseg_active_np"/>
<output name="va_vsuseg_inactive_or_done_np"/>
<output name="m01_lane_addr_top_pn"/>
<output name="m0_lane_req_np"/>
<output name="m0_lane_req_store_np"/>
<output name="m0_lane_req_lock_unlock_np"/>
<output name="m0_lane_req_tag_np"/>
<output name="m0_lane_req_signext_np"/>
<output name="m0_lane_req_elg_np"/>
<output name="m0_lane_req_elm_np"/>
<output name="m0_lane_req_bank_np"/>
<output name="m0_lane_req_qw_np"/>
<output name="m0_lane_req_n_np"/>
<output name="m0_lane_req_vluseg_np"/>
<output name="m1_storebuf_word_np"/>
<output name="m1_storebuf_bwe_np"/>
<output name="m1_storebuf_clear_np"/>
<output name="m1_store_data_np"/>
<output name="x_cpdata_send_np"/>
<output name="x_cpdata_out_np"/>
<instance name="mLaneCMU"/>
<instance name="mCluster0"/>
<instance name="mCluster1"/>
<instance name="mBasicCluster"/>
<instance name="mCluster3"/>
<instance name="mClusterSD"/>
<instance name="mLaneVMU"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="939" nStmts="0" nExprs="382" nInputs="85" nOutputs="59" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="23" nOther="534" />
</block>
<block name="mLaneCMU">
<input name="c0_aibc_done_idx_np"/>
<input name="c0_aibc_done_np"/>
<input name="c1_aibc_done_idx_np"/>
<input name="c1_aibc_done_np"/>
<input name="c1_exec_done_idx_np"/>
<input name="c1_exec_done_np"/>
<input name="c2_aibc_done_idx_np"/>
<input name="c2_aibc_done_np"/>
<input name="c3_aibc_done_idx_np"/>
<input name="c3_aibc_done_np"/>
<input name="c_cmd_np"/>
<input name="c_issue_vtu_iflanesready_np"/>
<input name="c_lanes_vtu_cmd_valid_np"/>
<input name="c_vtu_cmd_valid_np"/>
<input name="clk"/>
<input name="cpdataq_full_np"/>
<input name="fill_c0_valid_np"/>
<input name="fill_c1_valid_np"/>
<input name="fill_c2_valid_np"/>
<input name="fill_c3_valid_np"/>
<input name="fill_en_maybe_np"/>
<input name="fill_en_np"/>
<input name="fill_first_np"/>
<input name="fill_has_fetch_np"/>
<input name="fill_last_np"/>
<input name="fill_sd_valid_np"/>
<input name="i_c0_edq_full_np"/>
<input name="i_c1_edq_full_np"/>
<input name="i_c2_edq_full_np"/>
<input name="i_c3_edq_full_np"/>
<input name="i_sd_edq_full_np"/>
<input name="lane_num"/>
<input name="lanes_ready_for_cmd_np"/>
<input name="miss_ack_np"/>
<input name="reset"/>
<input name="sd_aibc_done_idx_np"/>
<input name="sd_aibc_done_np"/>
<input name="vfsync_ack_np"/>
<input name="x_threadfetch_en_np"/>
<input name="x_threadfetch_np"/>
<output name="c_ptfq_ren_np"/>
<output name="c_ptfq_ridx_np"/>
<output name="c_ptfq_wen_np"/>
<output name="c_ptfq_widx_np"/>
<output name="cmu_idle_np"/>
<output name="fa0_miss_np"/>
<output name="fa1_miss_addr_pn"/>
<output name="fill_idx_np"/>
<output name="i_c0_newexecdv_np"/>
<output name="i_c0_newexecdv_valid_maybe_np"/>
<output name="i_c0_newexecdv_valid_np"/>
<output name="i_c1_newexecdv_np"/>
<output name="i_c1_newexecdv_valid_maybe_np"/>
<output name="i_c1_newexecdv_valid_np"/>
<output name="i_c2_newexecdv_np"/>
<output name="i_c2_newexecdv_valid_maybe_np"/>
<output name="i_c2_newexecdv_valid_np"/>
<output name="i_c3_newexecdv_np"/>
<output name="i_c3_newexecdv_valid_maybe_np"/>
<output name="i_c3_newexecdv_valid_np"/>
<output name="i_sd_newexecdv_np"/>
<output name="i_sd_newexecdv_valid_maybe_np"/>
<output name="i_sd_newexecdv_valid_np"/>
<output name="ready_for_cmd_np"/>
<output name="stall_fill_np"/>
<output name="t_cpdata_in_np"/>
<output name="t_cpdataq_maybe_push_np"/>
<output name="t_cpdataq_push_np"/>
<output name="vfsync_ready_np"/>
<instance name="ctrlClkGate"/>
<instance name="ramPTFQ"/>
<instance name="ctrlLaneCMU"/>
<instance name="dpLaneCMU"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="280" nStmts="0" nExprs="102" nInputs="40" nOutputs="29" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="176" />
</block>
<block name="mLaneVMU">
<input name="clk"/>
<input name="lane_num"/>
<input name="m0_lane_grant_np"/>
<input name="m0_vpload_addr_bank_np"/>
<input name="m0_vpload_addr_qw_np"/>
<input name="m0_vpload_addr_top_np"/>
<input name="m0_vpload_elg_np"/>
<input name="m0_vpload_elm_np"/>
<input name="m0_vpload_lock_np"/>
<input name="m0_vpload_req_maybe_np"/>
<input name="m0_vpload_req_valid_np"/>
<input name="m0_vpload_signext_np"/>
<input name="m0_vpload_tag_np"/>
<input name="m0_vpstore_addr_bank_np"/>
<input name="m0_vpstore_addr_qw_np"/>
<input name="m0_vpstore_addr_top_np"/>
<input name="m0_vpstore_byteen_np"/>
<input name="m0_vpstore_req_valid_np"/>
<input name="m0_vpstore_word_np"/>
<input name="m0_vsd_kill_np"/>
<input name="m0_vsd_req_valid_np"/>
<input name="m0_vsu_us_lane_req_stalled_np"/>
<input name="m23_load_data_pn"/>
<input name="m2_load_data_tag_np"/>
<input name="m2_load_data_valid_np"/>
<input name="m2_load_data_vluseg_np"/>
<input name="m2_load_data_vmu_np"/>
<input name="reset"/>
<input name="va_vlu_us_active_np"/>
<input name="va_vlu_us_lane_issue_np"/>
<input name="va_vlu_us_tagtable_idx_np"/>
<input name="va_vlu_us_tagtable_wen_np"/>
<input name="va_vluseg_stride_diff_np"/>
<input name="va_vsu_us_addr_offset_np"/>
<input name="va_vsu_us_lane_issue_np"/>
<input name="va_vsuseg_stride_diff_np"/>
<input name="vc_vlu_cmd_issue_np"/>
<input name="vc_vlu_vl_np"/>
<input name="vc_vlucmd_c_np"/>
<input name="vc_vlucmd_lgwidth_np"/>
<input name="vc_vlucmd_n_np"/>
<input name="vc_vlucmd_u_np"/>
<input name="vc_vluseg_base_inv_np"/>
<input name="vc_vluseg_cmd_issue_np"/>
<input name="vc_vsu_cmd_issue_np"/>
<input name="vc_vsu_vl_np"/>
<input name="vc_vsucmd_lgwidth_np"/>
<input name="vc_vsucmd_n_np"/>
<input name="vc_vsuseg_base_inv_np"/>
<input name="vc_vsuseg_cmd_issue_np"/>
<input name="vl_xport_in_recv_np"/>
<input name="vtu_mem_req_stop"/>
<output name="va_vluseg_inactive_or_done_np"/>
<output name="va_vsuseg_inactive_or_done_np"/>
<output name="lanevmu_idle_np"/>
<output name="lanevmu_mem_idle"/>
<output name="m01_lane_addr_top_pn"/>
<output name="m0_lane_req_bank_np"/>
<output name="m0_lane_req_elg_np"/>
<output name="m0_lane_req_elm_np"/>
<output name="m0_lane_req_lock_unlock_np"/>
<output name="m0_lane_req_n_np"/>
<output name="m0_lane_req_np"/>
<output name="m0_lane_req_qw_np"/>
<output name="m0_lane_req_signext_np"/>
<output name="m0_lane_req_store_np"/>
<output name="m0_lane_req_tag_np"/>
<output name="m0_lane_req_vluseg_np"/>
<output name="m0_vpload_req_ack_np"/>
<output name="m0_vpstore_req_ack_np"/>
<output name="m0_vsd_req_ack_np"/>
<output name="m0_vsd_req_ready_np"/>
<output name="m1_storebuf_bwe_np"/>
<output name="m1_storebuf_clear_np"/>
<output name="m1_storebuf_word_np"/>
<output name="m2_vpload_data_tag_np"/>
<output name="m2_vpload_data_valid_np"/>
<output name="va_vluseg_active_np"/>
<output name="va_vsuseg_active_np"/>
<output name="vl_xport_data_np"/>
<output name="vl_xport_out_send_maybe_np"/>
<output name="vl_xport_out_send_np"/>
<output name="vldq_full_np"/>
<instance name="dpLaneVMU"/>
<instance name="ctrlLaneVMU"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="326" nStmts="0" nExprs="120" nInputs="52" nOutputs="31" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="206" />
</block>
<block name="mVTU">
<input name="clk"/>
<input name="reset"/>
<input name="vru_enable"/>
<input name="vtu_base_cmd_np"/>
<input name="vtu_vmu_cmd_np"/>
<input name="vtu_cmd_valid_np"/>
<input name="vtu_mem_req_stop"/>
<input name="m0_vlu_grant"/>
<input name="m0_vsu_grant"/>
<input name="m0_vru_grant"/>
<input name="m0_l0_grant"/>
<input name="m0_l1_grant"/>
<input name="m0_l2_grant"/>
<input name="m0_l3_grant"/>
<input name="m23_l0_load_data_pn"/>
<input name="m2_l0_load_data_valid"/>
<input name="m2_l0_load_data_tag"/>
<input name="m23_l1_load_data_pn"/>
<input name="m2_l1_load_data_valid"/>
<input name="m2_l1_load_data_tag"/>
<input name="m23_l2_load_data_pn"/>
<input name="m2_l2_load_data_valid"/>
<input name="m2_l2_load_data_tag"/>
<input name="m23_l3_load_data_pn"/>
<input name="m2_l3_load_data_valid"/>
<input name="m2_l3_load_data_tag"/>
<input name="m2_l0_load_data_vmu"/>
<input name="m2_l0_load_data_vluseg"/>
<input name="m2_l1_load_data_vmu"/>
<input name="m2_l1_load_data_vluseg"/>
<input name="m2_l2_load_data_vmu"/>
<input name="m2_l2_load_data_vluseg"/>
<input name="m2_l3_load_data_vmu"/>
<input name="m2_l3_load_data_vluseg"/>
<input name="m0_vtui_grant"/>
<input name="m2_vtui_load_data"/>
<input name="m2_vtui_load_data_valid"/>
<input name="m2_vtui_load_data_tag"/>
<output name="vtu_cmdq_full_np"/>
<output name="vtu_idle_np"/>
<output name="vtu_sync_done_np"/>
<output name="vtu_cpdata_valid_np"/>
<output name="vtu_cpdata_out_np"/>
<output name="vtu_mem_idle"/>
<output name="m0_l0_req"/>
<output name="m01_l0_addr_top_pn"/>
<output name="m0_l0_tag"/>
<output name="m0_l1_req"/>
<output name="m01_l1_addr_top_pn"/>
<output name="m0_l1_tag"/>
<output name="m0_l2_req"/>
<output name="m01_l2_addr_top_pn"/>
<output name="m0_l2_tag"/>
<output name="m0_l3_req"/>
<output name="m01_l3_addr_top_pn"/>
<output name="m0_l3_tag"/>
<output name="m0_l0_signext"/>
<output name="m0_l0_elg"/>
<output name="m0_l0_elm"/>
<output name="m0_l1_signext"/>
<output name="m0_l1_elg"/>
<output name="m0_l1_elm"/>
<output name="m0_l2_signext"/>
<output name="m0_l2_elg"/>
<output name="m0_l2_elm"/>
<output name="m0_l3_signext"/>
<output name="m0_l3_elg"/>
<output name="m0_l3_elm"/>
<output name="m0_l0_bank"/>
<output name="m0_l0_qw"/>
<output name="m0_l1_bank"/>
<output name="m0_l1_qw"/>
<output name="m0_l2_bank"/>
<output name="m0_l2_qw"/>
<output name="m0_l3_bank"/>
<output name="m0_l3_qw"/>
<output name="m0_l0_n"/>
<output name="m0_l0_vluseg"/>
<output name="m0_l1_n"/>
<output name="m0_l1_vluseg"/>
<output name="m0_l2_n"/>
<output name="m0_l2_vluseg"/>
<output name="m0_l3_n"/>
<output name="m0_l3_vluseg"/>
<output name="m0_l0_store"/>
<output name="m0_l1_store"/>
<output name="m0_l2_store"/>
<output name="m0_l3_store"/>
<output name="m0_l0_lock_unlock"/>
<output name="m0_l1_lock_unlock"/>
<output name="m0_l2_lock_unlock"/>
<output name="m0_l3_lock_unlock"/>
<output name="m1_l0_storebuf_word"/>
<output name="m1_l0_storebuf_bwe"/>
<output name="m1_l0_storebuf_clear"/>
<output name="m1_l1_storebuf_word"/>
<output name="m1_l1_storebuf_bwe"/>
<output name="m1_l1_storebuf_clear"/>
<output name="m1_l2_storebuf_word"/>
<output name="m1_l2_storebuf_bwe"/>
<output name="m1_l2_storebuf_clear"/>
<output name="m1_l3_storebuf_word"/>
<output name="m1_l3_storebuf_bwe"/>
<output name="m1_l3_storebuf_clear"/>
<output name="m1_l0_store_data"/>
<output name="m1_l1_store_data"/>
<output name="m1_l2_store_data"/>
<output name="m1_l3_store_data"/>
<output name="m0_vlu_req"/>
<output name="m0_vlu_tag"/>
<output name="m0_vlu_signext"/>
<output name="m0_vlu_laneen"/>
<output name="m0_vlu_elg"/>
<output name="m0_vlu_rot"/>
<output name="m0_vlu_bank"/>
<output name="m0_vlu_qw"/>
<output name="m0_vlu_shared"/>
<output name="m01_vlu_addr_top_pn"/>
<output name="m0_vsu_req"/>
<output name="m0_vsu_bank"/>
<output name="m0_vsu_qw"/>
<output name="m0_vsu_laneen"/>
<output name="m01_vsu_addr_top_pn"/>
<output name="m0_vru_req"/>
<output name="m0_vru_bank"/>
<output name="m01_vru_addr_top_pn"/>
<output name="m0_vtui_req"/>
<output name="m0_vtui_tag"/>
<output name="m0_vtui_bank"/>
<output name="m0_vtui_qw"/>
<output name="m01_vtui_addr_top_pn"/>
<instance name="mVTUControl"/>
<instance name="mFillUnit"/>
<instance name="mLane"/>
<instance name="mLane"/>
<instance name="mLane"/>
<instance name="mLane"/>
<instance name="mXVPStartStopQ"/>
<instance name="mXVPStartStopQ"/>
<instance name="mXVPStartStopQ"/>
<instance name="mXVPStartStopQ"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2048" nStmts="0" nExprs="928" nInputs="38" nOutputs="93" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="50" nOther="1070" />
</block>
<block name="mVTUControl">
<input name="clk"/>
<input name="l0_lane_idle_np"/>
<input name="l0_va_vluseg_active_np"/>
<input name="l0_va_vluseg_inactive_or_done_np"/>
<input name="l0_va_vsuseg_active_np"/>
<input name="l0_va_vsuseg_inactive_or_done_np"/>
<input name="l0_vldq_full_np"/>
<input name="l0_x_cpdata_out_np"/>
<input name="l0_x_cpdata_send_np"/>
<input name="l1_lane_idle_np"/>
<input name="l1_va_vluseg_active_np"/>
<input name="l1_va_vluseg_inactive_or_done_np"/>
<input name="l1_va_vsuseg_active_np"/>
<input name="l1_va_vsuseg_inactive_or_done_np"/>
<input name="l1_vldq_full_np"/>
<input name="l1_x_cpdata_out_np"/>
<input name="l1_x_cpdata_send_np"/>
<input name="l2_lane_idle_np"/>
<input name="l2_va_vluseg_active_np"/>
<input name="l2_va_vluseg_inactive_or_done_np"/>
<input name="l2_va_vsuseg_active_np"/>
<input name="l2_va_vsuseg_inactive_or_done_np"/>
<input name="l2_vldq_full_np"/>
<input name="l2_x_cpdata_out_np"/>
<input name="l2_x_cpdata_send_np"/>
<input name="l3_lane_idle_np"/>
<input name="l3_va_vluseg_active_np"/>
<input name="l3_va_vluseg_inactive_or_done_np"/>
<input name="l3_va_vsuseg_active_np"/>
<input name="l3_va_vsuseg_inactive_or_done_np"/>
<input name="l3_vldq_full_np"/>
<input name="l3_x_cpdata_out_np"/>
<input name="l3_x_cpdata_send_np"/>
<input name="lanes_ready_for_cmd_np"/>
<input name="m0_l0_vsd_req_ready_np"/>
<input name="m0_l1_vsd_req_ready_np"/>
<input name="m0_l2_vsd_req_ready_np"/>
<input name="m0_l3_vsd_req_ready_np"/>
<input name="m0_vlu_grant"/>
<input name="m0_vru_grant"/>
<input name="m0_vsu_grant"/>
<input name="m2_l0_load_data_tag"/>
<input name="m2_l0_load_data_valid"/>
<input name="m2_l0_load_data_vmu"/>
<input name="m2_l1_load_data_tag"/>
<input name="m2_l1_load_data_valid"/>
<input name="m2_l1_load_data_vmu"/>
<input name="m2_l2_load_data_tag"/>
<input name="m2_l2_load_data_valid"/>
<input name="m2_l2_load_data_vmu"/>
<input name="m2_l3_load_data_tag"/>
<input name="m2_l3_load_data_valid"/>
<input name="m2_l3_load_data_vmu"/>
<input name="reset"/>
<input name="vru_enable"/>
<input name="vtu_base_cmd_np"/>
<input name="vtu_cmd_valid_np"/>
<input name="vtu_mem_req_stop"/>
<input name="vtu_vmu_cmd_np"/>
<output name="c_cmd_np"/>
<output name="c_issue_vtu_iflanesready_np"/>
<output name="c_lanes_vtu_cmd_valid_np"/>
<output name="l0_va_vlu_us_lane_issue_np"/>
<output name="l0_va_vsu_us_addr_offset_np"/>
<output name="l0_va_vsu_us_lane_issue_np"/>
<output name="l0_vc_vluseg_base_inv_np"/>
<output name="l0_vc_vsuseg_base_inv_np"/>
<output name="l1_va_vlu_us_lane_issue_np"/>
<output name="l1_va_vsu_us_addr_offset_np"/>
<output name="l1_va_vsu_us_lane_issue_np"/>
<output name="l1_vc_vluseg_base_inv_np"/>
<output name="l1_vc_vsuseg_base_inv_np"/>
<output name="l2_va_vlu_us_lane_issue_np"/>
<output name="l2_va_vsu_us_addr_offset_np"/>
<output name="l2_va_vsu_us_lane_issue_np"/>
<output name="l2_vc_vluseg_base_inv_np"/>
<output name="l2_vc_vsuseg_base_inv_np"/>
<output name="l3_va_vlu_us_lane_issue_np"/>
<output name="l3_va_vsu_us_addr_offset_np"/>
<output name="l3_va_vsu_us_lane_issue_np"/>
<output name="l3_vc_vluseg_base_inv_np"/>
<output name="l3_vc_vsuseg_base_inv_np"/>
<output name="m01_vlu_addr_top_pn"/>
<output name="m01_vru_addr_top_pn"/>
<output name="m01_vsu_addr_top_pn"/>
<output name="m0_l0_vsu_us_lane_req_stalled_np"/>
<output name="m0_l1_vsu_us_lane_req_stalled_np"/>
<output name="m0_l2_vsu_us_lane_req_stalled_np"/>
<output name="m0_l3_vsu_us_lane_req_stalled_np"/>
<output name="m0_vlu_bank"/>
<output name="m0_vlu_elg"/>
<output name="m0_vlu_laneen"/>
<output name="m0_vlu_qw"/>
<output name="m0_vlu_req"/>
<output name="m0_vlu_rot"/>
<output name="m0_vlu_shared"/>
<output name="m0_vlu_signext"/>
<output name="m0_vlu_tag"/>
<output name="m0_vru_bank"/>
<output name="m0_vru_req"/>
<output name="m0_vsu_bank"/>
<output name="m0_vsu_laneen"/>
<output name="m0_vsu_qw"/>
<output name="m0_vsu_req"/>
<output name="va_vlu_us_active_np"/>
<output name="va_vlu_us_tagtable_idx_np"/>
<output name="va_vlu_us_tagtable_wen_np"/>
<output name="va_vluseg_stride_diff_np"/>
<output name="va_vsuseg_stride_diff_np"/>
<output name="vc_vlu_cmd_issue_np"/>
<output name="vc_vlu_vl_np"/>
<output name="vc_vlucmd_c_np"/>
<output name="vc_vlucmd_lgwidth_np"/>
<output name="vc_vlucmd_n_np"/>
<output name="vc_vlucmd_u_np"/>
<output name="vc_vluseg_cmd_issue_np"/>
<output name="vc_vsu_cmd_issue_np"/>
<output name="vc_vsu_vl_np"/>
<output name="vc_vsucmd_lgwidth_np"/>
<output name="vc_vsucmd_n_np"/>
<output name="vc_vsuseg_cmd_issue_np"/>
<output name="vlu_mem_idle"/>
<output name="vru_mem_idle"/>
<output name="vsu_mem_idle"/>
<output name="vtu_cmdq_full_np"/>
<output name="vtu_cpdata_out_np"/>
<output name="vtu_cpdata_valid_np"/>
<output name="vtu_idle_np"/>
<output name="vtu_sync_done_np"/>
<instance name="ctrlVTUCmdQ"/>
<instance name="dpVTUBaseCmdQ"/>
<instance name="dpVTUVMUCmdQ"/>
<instance name="dpVRUCmdQ"/>
<instance name="dpVLUCmdQ"/>
<instance name="dpVSUCmdQ"/>
<instance name="ctrlVLU"/>
<instance name="ctrlVSU"/>
<instance name="ctrlVRU"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="576" nStmts="0" nExprs="218" nInputs="59" nOutputs="70" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="357" />
</block>
<block name="mXVPStartStopQ">
<input name="clk"/>
<input name="l0_change_lastvp_lane_np"/>
<input name="l0_in_data_pn"/>
<input name="l0_in_recv_np"/>
<input name="l0_in_recv_vp0_np"/>
<input name="l0_lastvp_in_send_np"/>
<input name="l0_lastvp_lane_np"/>
<input name="l1_change_lastvp_lane_np"/>
<input name="l1_in_data_pn"/>
<input name="l1_lastvp_in_send_np"/>
<input name="l1_lastvp_lane_np"/>
<input name="l2_change_lastvp_lane_np"/>
<input name="l2_in_data_pn"/>
<input name="l2_lastvp_in_send_np"/>
<input name="l2_lastvp_lane_np"/>
<input name="l3_change_lastvp_lane_np"/>
<input name="l3_in_data_pn"/>
<input name="l3_in_send_np"/>
<input name="l3_lastvp_in_send_np"/>
<input name="l3_lastvp_lane_np"/>
<input name="reset"/>
<output name="l0_change_lastvp_lane_ack_np"/>
<output name="l0_lastvp_out_recv_np"/>
<output name="l0_out_data_pn"/>
<output name="l0_out_send_np"/>
<output name="l1_change_lastvp_lane_ack_np"/>
<output name="l1_lastvp_out_recv_np"/>
<output name="l2_change_lastvp_lane_ack_np"/>
<output name="l2_lastvp_out_recv_np"/>
<output name="l3_change_lastvp_lane_ack_np"/>
<output name="l3_lastvp_out_recv_np"/>
<output name="l3_out_recv_np"/>
<instance name="ctrlXVPStartStopQ"/>
<instance name="ctrlQueue"/>
<instance name="dpXVPStartStopQ"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="158" nStmts="0" nExprs="61" nInputs="21" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="97" />
</block>
<block name="ramSDRegfile">
<input name="AA"/>
<input name="AB"/>
<input name="CENA"/>
<input name="CENB"/>
<input name="CLKA"/>
<input name="CLKB"/>
<input name="DB"/>
<input name="AA"/>
<input name="AB"/>
<input name="CENA"/>
<input name="CENB"/>
<input name="CLKA"/>
<input name="CLKB"/>
<input name="DB"/>
<input name="AA"/>
<input name="AB"/>
<input name="CENA"/>
<input name="CENB"/>
<input name="CLKA"/>
<input name="CLKB"/>
<input name="DB"/>
<output name="QA"/>
<output name="QA"/>
<output name="QA"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<instance name="ramArtisanRF2"/>
<instance name="ramArtisanRF2"/>
<instance name="ramArtisanRF2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="96" nStmts="0" nExprs="33" nInputs="21" nOutputs="3" nParams="9" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="63" />
</block>
<block name="ramPTFQ">
<input name="AA"/>
<input name="AB"/>
<input name="CENA"/>
<input name="CENB"/>
<input name="CLKA"/>
<input name="CLKB"/>
<input name="DB"/>
<output name="QA"/>
<param name="BITWIDTH"/>
<param name="ENTRIES"/>
<param name="PTR_BITWIDTH"/>
<instance name="ramArtisanRF2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="32" nStmts="0" nExprs="11" nInputs="7" nOutputs="1" nParams="3" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="21" />
</block>
</project>
