{
  "design": {
    "design_info": {
      "boundary_crc": "0xF3B2E28FE4209E4B",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../vivado_ban.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "ban_interface_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": ""
    },
    "interface_ports": {
      "ap_ctrl_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:acc_handshake:1.0",
        "vlnv": "xilinx.com:interface:acc_handshake_rtl:1.0"
      }
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ap_local_block_0": {
        "direction": "O"
      },
      "ap_local_deadlock_0": {
        "direction": "O"
      },
      "ap_return_0": {
        "type": "data",
        "direction": "O",
        "left": "159",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "b_op1_0": {
        "type": "data",
        "direction": "I",
        "left": "127",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "b_op2_0": {
        "type": "data",
        "direction": "I",
        "left": "127",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "f_op_0": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "op_0": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ban_interface_0": {
        "vlnv": "xilinx.com:hls:ban_interface:1.0",
        "xci_name": "design_1_ban_interface_0_0",
        "xci_path": "ip/design_1_ban_interface_0_0/design_1_ban_interface_0_0.xci",
        "inst_hier_path": "ban_interface_0"
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_0",
        "xci_path": "ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "ap_ctrl_0_1": {
        "interface_ports": [
          "ap_ctrl_0",
          "ban_interface_0/ap_ctrl"
        ]
      }
    },
    "nets": {
      "b_op1_0_1": {
        "ports": [
          "b_op1_0",
          "ban_interface_0/b_op1"
        ]
      },
      "b_op2_0_1": {
        "ports": [
          "b_op2_0",
          "ban_interface_0/b_op2"
        ]
      },
      "ban_interface_0_ap_local_block": {
        "ports": [
          "ban_interface_0/ap_local_block",
          "ap_local_block_0"
        ]
      },
      "ban_interface_0_ap_local_deadlock": {
        "ports": [
          "ban_interface_0/ap_local_deadlock",
          "ap_local_deadlock_0"
        ]
      },
      "ban_interface_0_ap_return": {
        "ports": [
          "ban_interface_0/ap_return",
          "ap_return_0"
        ]
      },
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "ban_interface_0/ap_clk",
          "rst_clk_wiz_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "f_op_0_1": {
        "ports": [
          "f_op_0",
          "ban_interface_0/f_op"
        ]
      },
      "op_0_1": {
        "ports": [
          "op_0",
          "ban_interface_0/op"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_reset",
          "ban_interface_0/ap_rst"
        ]
      }
    }
  }
}