var group___t_p_i_u___peripheral =
[
    [ "TPIU - Register accessor macros", "group___t_p_i_u___register___accessor___macros.html", null ],
    [ "TPIU Register Masks", "group___t_p_i_u___register___masks.html", null ],
    [ "TPIU_MemMap", "struct_t_p_i_u___mem_map.html", [
      [ "ACPR", "struct_t_p_i_u___mem_map.html#a007e503f472f605b40c6f7425e4bdf77", null ],
      [ "CID0", "struct_t_p_i_u___mem_map.html#a396bb8a0f5c7a9494f0cd0973e8a141d", null ],
      [ "CID1", "struct_t_p_i_u___mem_map.html#afa92c6c4b400339e646d717e30b505b7", null ],
      [ "CID2", "struct_t_p_i_u___mem_map.html#a3b613f265bf4b8c679e4da5f002eb4cd", null ],
      [ "CID4", "struct_t_p_i_u___mem_map.html#ae113185bb92abeaaa996a345b28d33a8", null ],
      [ "CLAIMCLR", "struct_t_p_i_u___mem_map.html#a01f1e255c3a45165fab0992c2db91029", null ],
      [ "CLAIMSET", "struct_t_p_i_u___mem_map.html#a70bd66aa2144dae3d99cda444fe4110d", null ],
      [ "CSPSR", "struct_t_p_i_u___mem_map.html#a9f8c3b9dcdcb9d2677b661fe2f8a5489", null ],
      [ "DEVID", "struct_t_p_i_u___mem_map.html#a31752201ff5297f2a82d228387b252c1", null ],
      [ "FFCR", "struct_t_p_i_u___mem_map.html#a34d81bddad51a7dcdbf76548b3809d82", null ],
      [ "FFSR", "struct_t_p_i_u___mem_map.html#ada0d6c32bb6a91e5edfcbbe7f37e6fd6", null ],
      [ "FIFODATA0", "struct_t_p_i_u___mem_map.html#abb1cb9e6415fb7a020856a400197b7bf", null ],
      [ "FIFODATA1", "struct_t_p_i_u___mem_map.html#a49b8e093cff84e13fc33a98587395a39", null ],
      [ "FSCR", "struct_t_p_i_u___mem_map.html#a86904c5ac326d4cca551c4fb45a9f9ba", null ],
      [ "ITATBCTR0", "struct_t_p_i_u___mem_map.html#a1b09ee3aba38ca90fb73747e55d0f775", null ],
      [ "ITATBCTR2", "struct_t_p_i_u___mem_map.html#a1f6d13a29acd05c39533ebb6616cc67a", null ],
      [ "ITCTRL", "struct_t_p_i_u___mem_map.html#ac4619f833066fb015a2ff4679fd50fb5", null ],
      [ "PID0", "struct_t_p_i_u___mem_map.html#a8cf104c851fc40c954ff97ddff1d8d3b", null ],
      [ "PID1", "struct_t_p_i_u___mem_map.html#a2f7285e167ba972adc7d760671b6cd94", null ],
      [ "PID2", "struct_t_p_i_u___mem_map.html#a9c86b62f691869178b490b1641d83afe", null ],
      [ "PID3", "struct_t_p_i_u___mem_map.html#abf0fc2738afe793c35be489ddee5c0e0", null ],
      [ "PID4", "struct_t_p_i_u___mem_map.html#ad70cfe6551cef4070f3f838a9a66c821", null ],
      [ "PID5", "struct_t_p_i_u___mem_map.html#a538891793ff7ccfae685d49a0603dc77", null ],
      [ "PID6", "struct_t_p_i_u___mem_map.html#a185d2c4d405ba5af792d84b79491b64c", null ],
      [ "PID7", "struct_t_p_i_u___mem_map.html#a1b71c0dea2679488ce2ba937ed68597a", null ],
      [ "RESERVED_0", "struct_t_p_i_u___mem_map.html#a7f1e970de71aa3def6bdd4ff5ca6e0fc", null ],
      [ "RESERVED_1", "struct_t_p_i_u___mem_map.html#a1f32f0c1a3bb1f5b84aab2aebb0f8c8c", null ],
      [ "RESERVED_2", "struct_t_p_i_u___mem_map.html#ae71bb17bd9d36839896cdc4132574344", null ],
      [ "RESERVED_3", "struct_t_p_i_u___mem_map.html#ad18d4a1b7a55cd48c435ffab34425cd2", null ],
      [ "RESERVED_4", "struct_t_p_i_u___mem_map.html#a65a20e11a4607dc2dea6225c53dcabfd", null ],
      [ "RESERVED_5", "struct_t_p_i_u___mem_map.html#a0aa85a9c5ed85a0099e24d99526186b3", null ],
      [ "RESERVED_6", "struct_t_p_i_u___mem_map.html#a594cc6c2774df8a9d4575d7cb3657dd3", null ],
      [ "RESERVED_7", "struct_t_p_i_u___mem_map.html#a76b3719cc3c928e534a794be0a0351a1", null ],
      [ "SPPR", "struct_t_p_i_u___mem_map.html#a1b821d4f74563499ff569877ae672742", null ],
      [ "SSPSR", "struct_t_p_i_u___mem_map.html#a3570cf26e2ddc1d5700776743b0506e3", null ],
      [ "TRIGGER", "struct_t_p_i_u___mem_map.html#a267271b4e2d7ad48cba1614440c741fb", null ]
    ] ],
    [ "TPIU_BASE_PTR", "group___t_p_i_u___peripheral.html#ga9294dc3ec1881014ac83408db60de6a0", null ],
    [ "TPIU_BASE_PTRS", "group___t_p_i_u___peripheral.html#ga3d9db14d6200532bc2307ba24bd4f4e9", null ],
    [ "TPIU_MemMapPtr", "group___t_p_i_u___peripheral.html#ga300f3eea21a542970734e2c9c0953f4f", null ]
];