{
  "module_name": "test-bitrotate.c",
  "hash_id": "9d9f8f8af9226403b67a6137f49edd769897189b7cd9cbf6ec91c101b9a146c9",
  "original_prompt": "Ingested from coreutils-9.4/gnulib-tests/test-bitrotate.c",
  "human_readable_source": " \n\n#include <config.h>\n\n#include \"bitrotate.h\"\n\n#include \"macros.h\"\n\nint\nmain (void)\n{\n  ASSERT (rotl8 (42, 0) == 42);\n  ASSERT (rotl8 (42, 1) == 84);\n  ASSERT (rotl8 (42, 2) == 168);\n  ASSERT (rotl8 (42, 3) == 81);\n  ASSERT (rotl8 (42, 4) == 162);\n  ASSERT (rotl8 (42, 5) == 69);\n  ASSERT (rotl8 (42, 6) == 138);\n  ASSERT (rotl8 (42, 7) == 21);\n  ASSERT (rotl8 (42, 8) == 42);\n\n  ASSERT (rotr8 (42, 0) == 42);\n  ASSERT (rotr8 (42, 1) == 21);\n  ASSERT (rotr8 (42, 2) == 138);\n  ASSERT (rotr8 (42, 3) == 69);\n  ASSERT (rotr8 (42, 4) == 162);\n  ASSERT (rotr8 (42, 5) == 81);\n  ASSERT (rotr8 (42, 6) == 168);\n  ASSERT (rotr8 (42, 7) == 84);\n  ASSERT (rotr8 (42, 8) == 42);\n\n  ASSERT (rotl16 (43981, 0) == 43981);\n  ASSERT (rotl16 (43981, 1) == 22427);\n  ASSERT (rotl16 (43981, 2) == 44854);\n  ASSERT (rotl16 (43981, 3) == 24173);\n  ASSERT (rotl16 (43981, 4) == 48346);\n  ASSERT (rotl16 (43981, 5) == 31157);\n  ASSERT (rotl16 (43981, 6) == 62314);\n  ASSERT (rotl16 (43981, 7) == 59093);\n  ASSERT (rotl16 (43981, 8) == 52651);\n  ASSERT (rotl16 (43981, 9) == 39767);\n  ASSERT (rotl16 (43981, 10) == 13999);\n  ASSERT (rotl16 (43981, 11) == 27998);\n  ASSERT (rotl16 (43981, 12) == 55996);\n  ASSERT (rotl16 (43981, 13) == 46457);\n  ASSERT (rotl16 (43981, 14) == 27379);\n  ASSERT (rotl16 (43981, 15) == 54758);\n  ASSERT (rotl16 (43981, 16) == 43981);\n\n  ASSERT (rotr16 (43981, 0) == 43981);\n  ASSERT (rotr16 (43981, 1) == 54758);\n  ASSERT (rotr16 (43981, 2) == 27379);\n  ASSERT (rotr16 (43981, 3) == 46457);\n  ASSERT (rotr16 (43981, 4) == 55996);\n  ASSERT (rotr16 (43981, 5) == 27998);\n  ASSERT (rotr16 (43981, 6) == 13999);\n  ASSERT (rotr16 (43981, 7) == 39767);\n  ASSERT (rotr16 (43981, 8) == 52651);\n  ASSERT (rotr16 (43981, 9) == 59093);\n  ASSERT (rotr16 (43981, 10) == 62314);\n  ASSERT (rotr16 (43981, 11) == 31157);\n  ASSERT (rotr16 (43981, 12) == 48346);\n  ASSERT (rotr16 (43981, 13) == 24173);\n  ASSERT (rotr16 (43981, 14) == 44854);\n  ASSERT (rotr16 (43981, 15) == 22427);\n  ASSERT (rotr16 (43981, 16) == 43981);\n\n  ASSERT (rotl32 (2309737967U, 1) == 324508639U);\n  ASSERT (rotl32 (2309737967U, 2) == 649017278U);\n  ASSERT (rotl32 (2309737967U, 3) == 1298034556U);\n  ASSERT (rotl32 (2309737967U, 4) == 2596069112U);\n  ASSERT (rotl32 (2309737967U, 5) == 897170929U);\n  ASSERT (rotl32 (2309737967U, 6) == 1794341858U);\n  ASSERT (rotl32 (2309737967U, 7) == 3588683716U);\n  ASSERT (rotl32 (2309737967U, 8) == 2882400137U);\n  ASSERT (rotl32 (2309737967U, 9) == 1469832979U);\n  ASSERT (rotl32 (2309737967U, 10) == 2939665958U);\n  ASSERT (rotl32 (2309737967U, 11) == 1584364621U);\n  ASSERT (rotl32 (2309737967U, 12) == 3168729242U);\n  ASSERT (rotl32 (2309737967U, 13) == 2042491189U);\n  ASSERT (rotl32 (2309737967U, 14) == 4084982378U);\n  ASSERT (rotl32 (2309737967U, 15) == 3874997461U);\n  ASSERT (rotl32 (2309737967U, 16) == 3455027627U);\n  ASSERT (rotl32 (2309737967U, 17) == 2615087959U);\n  ASSERT (rotl32 (2309737967U, 18) == 935208623U);\n  ASSERT (rotl32 (2309737967U, 19) == 1870417246U);\n  ASSERT (rotl32 (2309737967U, 20) == 3740834492U);\n  ASSERT (rotl32 (2309737967U, 21) == 3186701689U);\n  ASSERT (rotl32 (2309737967U, 22) == 2078436083U);\n  ASSERT (rotl32 (2309737967U, 23) == 4156872166U);\n  ASSERT (rotl32 (2309737967U, 24) == 4018777037U);\n  ASSERT (rotl32 (2309737967U, 25) == 3742586779U);\n  ASSERT (rotl32 (2309737967U, 26) == 3190206263U);\n  ASSERT (rotl32 (2309737967U, 27) == 2085445231U);\n  ASSERT (rotl32 (2309737967U, 28) == 4170890462U);\n  ASSERT (rotl32 (2309737967U, 29) == 4046813629U);\n  ASSERT (rotl32 (2309737967U, 30) == 3798659963U);\n  ASSERT (rotl32 (2309737967U, 31) == 3302352631U);\n\n  ASSERT (rotr32 (2309737967U, 1) == 3302352631lU);\n  ASSERT (rotr32 (2309737967U, 2) == 3798659963lU);\n  ASSERT (rotr32 (2309737967U, 3) == 4046813629lU);\n  ASSERT (rotr32 (2309737967U, 4) == 4170890462lU);\n  ASSERT (rotr32 (2309737967U, 5) == 2085445231lU);\n  ASSERT (rotr32 (2309737967U, 6) == 3190206263lU);\n  ASSERT (rotr32 (2309737967U, 7) == 3742586779lU);\n  ASSERT (rotr32 (2309737967U, 8) == 4018777037lU);\n  ASSERT (rotr32 (2309737967U, 9) == 4156872166lU);\n  ASSERT (rotr32 (2309737967U, 10) == 2078436083lU);\n  ASSERT (rotr32 (2309737967U, 11) == 3186701689lU);\n  ASSERT (rotr32 (2309737967U, 12) == 3740834492lU);\n  ASSERT (rotr32 (2309737967U, 13) == 1870417246lU);\n  ASSERT (rotr32 (2309737967U, 14) == 935208623lU);\n  ASSERT (rotr32 (2309737967U, 15) == 2615087959lU);\n  ASSERT (rotr32 (2309737967U, 16) == 3455027627lU);\n  ASSERT (rotr32 (2309737967U, 17) == 3874997461lU);\n  ASSERT (rotr32 (2309737967U, 18) == 4084982378lU);\n  ASSERT (rotr32 (2309737967U, 19) == 2042491189lU);\n  ASSERT (rotr32 (2309737967U, 20) == 3168729242lU);\n  ASSERT (rotr32 (2309737967U, 21) == 1584364621lU);\n  ASSERT (rotr32 (2309737967U, 22) == 2939665958lU);\n  ASSERT (rotr32 (2309737967U, 23) == 1469832979lU);\n  ASSERT (rotr32 (2309737967U, 24) == 2882400137lU);\n  ASSERT (rotr32 (2309737967U, 25) == 3588683716lU);\n  ASSERT (rotr32 (2309737967U, 26) == 1794341858lU);\n  ASSERT (rotr32 (2309737967U, 27) == 897170929lU);\n  ASSERT (rotr32 (2309737967U, 28) == 2596069112lU);\n  ASSERT (rotr32 (2309737967U, 29) == 1298034556lU);\n  ASSERT (rotr32 (2309737967U, 30) == 649017278lU);\n  ASSERT (rotr32 (2309737967U, 31) == 324508639lU);\n\n#ifdef UINT64_MAX\n  ASSERT (rotl64 (16045690984503098046ULL, 1) == 13644637895296644477ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 2) == 8842531716883737339ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 3) == 17685063433767474678ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 4) == 16923382793825397741ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 5) == 15400021513941243867ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 6) == 12353298954172936119ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 7) == 6259853834636320623ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 8) == 12519707669272641246ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 9) == 6592671264835730877ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 10) == 13185342529671461754ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 11) == 7923940985633371893ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 12) == 15847881971266743786ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 13) == 13249019868823935957ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 14) == 8051295663938320299ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 15) == 16102591327876640598ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 16) == 13758438582043729581ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 17) == 9070133090377907547ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 18) == 18140266180755815094ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 19) == 17833788287802078573ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 20) == 17220832501894605531ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 21) == 15994920930079659447ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 22) == 13543097786449767279ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 23) == 8639451499189982943ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 24) == 17278902998379965886ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 25) == 16111061923050380157ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 26) == 13775379772391208699ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 27) == 9104015471072865783ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 28) == 18208030942145731566ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 29) == 17969317810581911517ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 30) == 17491891547454271419ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 31) == 16537039021198991223ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 32) == 14627333968688430831ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 33) == 10807923863667310047ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 34) == 3169103653625068479ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 35) == 6338207307250136958ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 36) == 12676414614500273916ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 37) == 6906085155290996217ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 38) == 13812170310581992434ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 39) == 9177596547454433253ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 40) == 18355193094908866506ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 41) == 18263642116108181397ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 42) == 18080540158506811179ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 43) == 17714336243304070743ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 44) == 16981928412898589871ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 45) == 15517112752087628127ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 46) == 12587481430465704639ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 47) == 6728218787221857663ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 48) == 13456437574443715326ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 49) == 8466131075177879037ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 50) == 16932262150355758074ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 51) == 15417780227001964533ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 52) == 12388816380294377451ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 53) == 6330888686879203287ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 54) == 12661777373758406574ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 55) == 6876810673807261533ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 56) == 13753621347614523066ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 57) == 9060498621519494517ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 58) == 18120997243038989034ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 59) == 17795250412368426453ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 60) == 17143756751027301291ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 61) == 15840769428345050967ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 62) == 13234794782980550319ULL);\n  ASSERT (rotl64 (16045690984503098046ULL, 63) == 8022845492251549023ULL);\n\n  ASSERT (rotr64 (16045690984503098046ULL, 1) == 8022845492251549023ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 2) == 13234794782980550319ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 3) == 15840769428345050967ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 4) == 17143756751027301291ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 5) == 17795250412368426453ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 6) == 18120997243038989034ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 7) == 9060498621519494517ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 8) == 13753621347614523066ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 9) == 6876810673807261533ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 10) == 12661777373758406574ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 11) == 6330888686879203287ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 12) == 12388816380294377451ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 13) == 15417780227001964533ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 14) == 16932262150355758074ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 15) == 8466131075177879037ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 16) == 13456437574443715326ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 17) == 6728218787221857663ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 18) == 12587481430465704639ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 19) == 15517112752087628127ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 20) == 16981928412898589871ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 21) == 17714336243304070743ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 22) == 18080540158506811179ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 23) == 18263642116108181397ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 24) == 18355193094908866506ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 25) == 9177596547454433253ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 26) == 13812170310581992434ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 27) == 6906085155290996217ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 28) == 12676414614500273916ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 29) == 6338207307250136958ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 30) == 3169103653625068479ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 31) == 10807923863667310047ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 32) == 14627333968688430831ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 33) == 16537039021198991223ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 34) == 17491891547454271419ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 35) == 17969317810581911517ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 36) == 18208030942145731566ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 37) == 9104015471072865783ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 38) == 13775379772391208699ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 39) == 16111061923050380157ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 40) == 17278902998379965886ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 41) == 8639451499189982943ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 42) == 13543097786449767279ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 43) == 15994920930079659447ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 44) == 17220832501894605531ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 45) == 17833788287802078573ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 46) == 18140266180755815094ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 47) == 9070133090377907547ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 48) == 13758438582043729581ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 49) == 16102591327876640598ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 50) == 8051295663938320299ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 51) == 13249019868823935957ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 52) == 15847881971266743786ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 53) == 7923940985633371893ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 54) == 13185342529671461754ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 55) == 6592671264835730877ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 56) == 12519707669272641246ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 57) == 6259853834636320623ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 58) == 12353298954172936119ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 59) == 15400021513941243867ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 60) == 16923382793825397741ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 61) == 17685063433767474678ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 62) == 8842531716883737339ULL);\n  ASSERT (rotr64 (16045690984503098046ULL, 63) == 13644637895296644477ULL);\n#endif  \n\n  return 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}