<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pmhal_prm_int.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_b2d25e736410ebfda5a8e69f98d60d0c.html">prcm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">pmhal_prm_int.h File Reference<div class="ingroups"><a class="el" href="group___m_i_s_c.html">Infrastructure and Domain List</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the PRM Interrupt interface declarations. This file contains declarations of APIs which provide:  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaca568223b82dcc0e716e70a7e0f552e2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_s_c.html#gaca568223b82dcc0e716e70a7e0f552e2">PMHALPrmIntEnableInterrupt</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId, <a class="el" href="group___m_i_s_c.html#gab00763be6d05129d21fd1bfbf442f0a3">pmhalPrcmPrmIntId_t</a> intId)</td></tr>
<tr class="memdesc:gaca568223b82dcc0e716e70a7e0f552e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function allows enabling a single interrupt line from the PRM for a given CPU. Register abstraction is provided by this API.  <a href="group___m_i_s_c.html#gaca568223b82dcc0e716e70a7e0f552e2">More...</a><br /></td></tr>
<tr class="separator:gaca568223b82dcc0e716e70a7e0f552e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45be02f92cbdf335a8d75f7f371dc94e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_s_c.html#ga45be02f92cbdf335a8d75f7f371dc94e">PMHALPrmIntDisableInterrupt</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId, <a class="el" href="group___m_i_s_c.html#gab00763be6d05129d21fd1bfbf442f0a3">pmhalPrcmPrmIntId_t</a> intId)</td></tr>
<tr class="memdesc:ga45be02f92cbdf335a8d75f7f371dc94e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function allows disabling a single interrupt line from the PRM for a given CPU. Register abstraction is provided by this API.  <a href="group___m_i_s_c.html#ga45be02f92cbdf335a8d75f7f371dc94e">More...</a><br /></td></tr>
<tr class="separator:ga45be02f92cbdf335a8d75f7f371dc94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250ea071b4bf4e9828e08bbb1739f57f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_s_c.html#ga250ea071b4bf4e9828e08bbb1739f57f">PMHALPrmIntGetEnabledInts</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId, uint64_t *interrupts)</td></tr>
<tr class="memdesc:ga250ea071b4bf4e9828e08bbb1739f57f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function allows reading all the SW enabled interrupts for a given CPU from the Interrupt Enable register.  <a href="group___m_i_s_c.html#ga250ea071b4bf4e9828e08bbb1739f57f">More...</a><br /></td></tr>
<tr class="separator:ga250ea071b4bf4e9828e08bbb1739f57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e25a8fa1c376f8bd7be21e42d6c1a2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_s_c.html#ga89e25a8fa1c376f8bd7be21e42d6c1a2">PMHALPrmIntEnableAllInts</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId)</td></tr>
<tr class="memdesc:ga89e25a8fa1c376f8bd7be21e42d6c1a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function allows enabling all the interrupts of the PRM for a given CPU using the Interrupt Enable register.  <a href="group___m_i_s_c.html#ga89e25a8fa1c376f8bd7be21e42d6c1a2">More...</a><br /></td></tr>
<tr class="separator:ga89e25a8fa1c376f8bd7be21e42d6c1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e807206098730884d0135af8dbde5ba"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_s_c.html#ga4e807206098730884d0135af8dbde5ba">PMHALPrmIntDisableAllInts</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId)</td></tr>
<tr class="memdesc:ga4e807206098730884d0135af8dbde5ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function allows disabling all the interrupts from the PRM for a given CPU by clearing the Interrupt Enable register.  <a href="group___m_i_s_c.html#ga4e807206098730884d0135af8dbde5ba">More...</a><br /></td></tr>
<tr class="separator:ga4e807206098730884d0135af8dbde5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6da8a112b7085ed66b739b1be0b728c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_s_c.html#gad6da8a112b7085ed66b739b1be0b728c">PMHALPrmIntGetStatus</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId, <a class="el" href="group___m_i_s_c.html#gab00763be6d05129d21fd1bfbf442f0a3">pmhalPrcmPrmIntId_t</a> intId, uint32_t *isSet)</td></tr>
<tr class="memdesc:gad6da8a112b7085ed66b739b1be0b728c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function allows getting the status of an interrupt of the PRM for a given CPU using the Interrupt Status register.  <a href="group___m_i_s_c.html#gad6da8a112b7085ed66b739b1be0b728c">More...</a><br /></td></tr>
<tr class="separator:gad6da8a112b7085ed66b739b1be0b728c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512ce58532c3e43315f68935cdf1d6ec"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_s_c.html#ga512ce58532c3e43315f68935cdf1d6ec">PMHALPrmIntWaitforInt</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId, <a class="el" href="group___m_i_s_c.html#gab00763be6d05129d21fd1bfbf442f0a3">pmhalPrcmPrmIntId_t</a> intId, uint32_t timeout)</td></tr>
<tr class="memdesc:ga512ce58532c3e43315f68935cdf1d6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function allows waiting for a given interrupt to occur. This is used for polling for an interrupt.  <a href="group___m_i_s_c.html#ga512ce58532c3e43315f68935cdf1d6ec">More...</a><br /></td></tr>
<tr class="separator:ga512ce58532c3e43315f68935cdf1d6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702e19d03078d1a316a18521a69876aa"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_s_c.html#ga702e19d03078d1a316a18521a69876aa">PMHALPrmIntClearStatus</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId, <a class="el" href="group___m_i_s_c.html#gab00763be6d05129d21fd1bfbf442f0a3">pmhalPrcmPrmIntId_t</a> intId)</td></tr>
<tr class="memdesc:ga702e19d03078d1a316a18521a69876aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function allows clearing the status of an interrupt which is pending.  <a href="group___m_i_s_c.html#ga702e19d03078d1a316a18521a69876aa">More...</a><br /></td></tr>
<tr class="separator:ga702e19d03078d1a316a18521a69876aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58aefa036fc9880f31472eb8ab36f99a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_s_c.html#ga58aefa036fc9880f31472eb8ab36f99a">PMHALPrmIntClearAllStatus</a> (<a class="el" href="group___m_i_s_c.html#gab8f62632aea40d303dbfd2b1f84202c5">pmhalPrcmSocCpuId_t</a> cpuId)</td></tr>
<tr class="memdesc:ga58aefa036fc9880f31472eb8ab36f99a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function allows clearing the status of all interrupts which are pending.  <a href="group___m_i_s_c.html#ga58aefa036fc9880f31472eb8ab36f99a">More...</a><br /></td></tr>
<tr class="separator:ga58aefa036fc9880f31472eb8ab36f99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the PRM Interrupt interface declarations. This file contains declarations of APIs which provide: </p>
<ul>
<li>Enabling the particular interrupt line for a particular CPU.</li>
<li>Disabling the particular interrupt line for a particular CPU.</li>
<li>Reading the status of a particular interrupt for a particular CPU</li>
<li>Clearing the status of a particular interrupt for a particular CPU.</li>
<li>Waiting for the reception of a given interrupt for a given core. </li>
</ul>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
